#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 10 14:43:50 2025
# Process ID: 16117
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 3136.395 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.242 ; gain = 115.023 ; free physical = 445299 ; free virtual = 839039
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16259
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2837.699 ; gain = 405.539 ; free physical = 442980 ; free virtual = 837440
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_6ns_18s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_6ns_18s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3345.473 ; gain = 913.312 ; free physical = 436988 ; free virtual = 832796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3345.473 ; gain = 913.312 ; free physical = 436883 ; free virtual = 832807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3365.398 ; gain = 933.238 ; free physical = 436881 ; free virtual = 832805
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 4048.270 ; gain = 1616.109 ; free physical = 426713 ; free virtual = 824390
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   18 Bit       Adders := 20    
	   2 Input   10 Bit       Adders := 90    
	   3 Input   10 Bit       Adders := 60    
	   5 Input   10 Bit       Adders := 30    
	  10 Input   10 Bit       Adders := 30    
	   3 Input    5 Bit       Adders := 360   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 220   
+---XORs : 
	   2 Input      1 Bit         XORs := 1261  
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 1348  
	                9 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 123   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 110   
	                1 Bit    Registers := 2455  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input   10 Bit        Muxes := 1322  
	   3 Input   10 Bit        Muxes := 1080  
	   6 Input   10 Bit        Muxes := 91    
	   4 Input   10 Bit        Muxes := 450   
	   7 Input   10 Bit        Muxes := 89    
	   2 Input    9 Bit        Muxes := 600   
	   3 Input    9 Bit        Muxes := 360   
	   7 Input    9 Bit        Muxes := 90    
	   5 Input    9 Bit        Muxes := 180   
	   2 Input    8 Bit        Muxes := 720   
	   3 Input    8 Bit        Muxes := 90    
	   3 Input    7 Bit        Muxes := 180   
	   2 Input    7 Bit        Muxes := 94    
	   3 Input    5 Bit        Muxes := 90    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 180   
	   2 Input    2 Bit        Muxes := 113   
	   2 Input    1 Bit        Muxes := 820   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element tmp_241_reg_111586_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32047]
WARNING: [Synth 8-6014] Unused sequential element tmp_261_reg_112410_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32058]
WARNING: [Synth 8-6014] Unused sequential element tmp_281_reg_112460_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32069]
WARNING: [Synth 8-6014] Unused sequential element tmp_301_reg_112614_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32080]
WARNING: [Synth 8-6014] Unused sequential element tmp_321_reg_113450_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32091]
WARNING: [Synth 8-6014] Unused sequential element tmp_341_reg_113500_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32102]
WARNING: [Synth 8-6014] Unused sequential element tmp_427_reg_114976_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32150]
WARNING: [Synth 8-6014] Unused sequential element tmp_435_reg_115380_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32154]
WARNING: [Synth 8-6014] Unused sequential element tmp_447_reg_115509_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32161]
WARNING: [Synth 8-6014] Unused sequential element tmp_455_reg_115529_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32165]
WARNING: [Synth 8-6014] Unused sequential element tmp_467_reg_115559_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32172]
WARNING: [Synth 8-6014] Unused sequential element tmp_475_reg_115579_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32176]
WARNING: [Synth 8-6014] Unused sequential element tmp_483_reg_115796_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32181]
WARNING: [Synth 8-6014] Unused sequential element tmp_491_reg_116200_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32185]
WARNING: [Synth 8-6014] Unused sequential element tmp_503_reg_116521_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32192]
WARNING: [Synth 8-6014] Unused sequential element tmp_511_reg_116541_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32196]
WARNING: [Synth 8-6014] Unused sequential element tmp_523_reg_116571_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32203]
WARNING: [Synth 8-6014] Unused sequential element tmp_531_reg_116591_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32207]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_107792_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32267]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_108104_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31990]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_107492_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32135]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_108306_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32012]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_107694_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32256]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_107896_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32024]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_reg_107590_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32245]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_108331_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32068]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_108346_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32101]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_108316_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32035]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_108356_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32123]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_108326_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32057]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg_108311_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32023]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_108336_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32079]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_108321_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32046]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_108381_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32179]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_108396_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32212]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_108366_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32146]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_108406_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32234]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_108376_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32168]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_108361_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32134]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_108386_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32190]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_108371_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32157]
WARNING: [Synth 8-6014] Unused sequential element tmp_75_reg_109224_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32253]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_108826_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32249]
WARNING: [Synth 8-6014] Unused sequential element tmp_73_reg_109120_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32252]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_108520_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32246]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_109328_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32254]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_108722_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32248]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_108924_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32250]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_108624_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32247]
WARNING: [Synth 8-6014] Unused sequential element tmp_95_reg_109373_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32264]
WARNING: [Synth 8-6014] Unused sequential element tmp_87_reg_109353_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32260]
WARNING: [Synth 8-6014] Unused sequential element tmp_93_reg_109368_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32263]
WARNING: [Synth 8-6014] Unused sequential element tmp_81_reg_109338_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32257]
WARNING: [Synth 8-6014] Unused sequential element tmp_97_reg_109378_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32265]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_109348_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32259]
WARNING: [Synth 8-6014] Unused sequential element tmp_79_reg_109333_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32255]
WARNING: [Synth 8-6014] Unused sequential element tmp_89_reg_109358_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32261]
WARNING: [Synth 8-6014] Unused sequential element tmp_83_reg_109343_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32258]
WARNING: [Synth 8-6014] Unused sequential element tmp_115_reg_109423_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31976]
WARNING: [Synth 8-6014] Unused sequential element tmp_107_reg_109403_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31972]
WARNING: [Synth 8-6014] Unused sequential element tmp_113_reg_109418_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31975]
WARNING: [Synth 8-6014] Unused sequential element tmp_101_reg_109388_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31969]
WARNING: [Synth 8-6014] Unused sequential element tmp_117_reg_109428_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31977]
WARNING: [Synth 8-6014] Unused sequential element tmp_105_reg_109398_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31971]
WARNING: [Synth 8-6014] Unused sequential element tmp_99_reg_109383_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32266]
WARNING: [Synth 8-6014] Unused sequential element tmp_109_reg_109408_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31973]
WARNING: [Synth 8-6014] Unused sequential element tmp_103_reg_109393_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31970]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_110246_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31987]
WARNING: [Synth 8-6014] Unused sequential element tmp_127_reg_109842_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31983]
WARNING: [Synth 8-6014] Unused sequential element tmp_133_reg_110148_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31986]
WARNING: [Synth 8-6014] Unused sequential element tmp_121_reg_109536_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31980]
WARNING: [Synth 8-6014] Unused sequential element tmp_137_reg_110344_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31988]
WARNING: [Synth 8-6014] Unused sequential element tmp_125_reg_109738_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31982]
WARNING: [Synth 8-6014] Unused sequential element tmp_129_reg_109946_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31984]
WARNING: [Synth 8-6014] Unused sequential element tmp_123_reg_109640_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31981]
WARNING: [Synth 8-6014] Unused sequential element tmp_155_reg_110389_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31998]
WARNING: [Synth 8-6014] Unused sequential element tmp_147_reg_110369_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31994]
WARNING: [Synth 8-6014] Unused sequential element tmp_153_reg_110384_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31997]
WARNING: [Synth 8-6014] Unused sequential element tmp_141_reg_110354_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31991]
WARNING: [Synth 8-6014] Unused sequential element tmp_157_reg_110394_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31999]
WARNING: [Synth 8-6014] Unused sequential element tmp_145_reg_110364_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31993]
WARNING: [Synth 8-6014] Unused sequential element tmp_139_reg_110349_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31989]
WARNING: [Synth 8-6014] Unused sequential element tmp_149_reg_110374_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31995]
WARNING: [Synth 8-6014] Unused sequential element tmp_143_reg_110359_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:31992]
WARNING: [Synth 8-6014] Unused sequential element tmp_175_reg_110439_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32009]
WARNING: [Synth 8-6014] Unused sequential element tmp_167_reg_110419_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32005]
WARNING: [Synth 8-6014] Unused sequential element tmp_173_reg_110434_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32008]
WARNING: [Synth 8-6014] Unused sequential element tmp_161_reg_110404_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32002]
WARNING: [Synth 8-6014] Unused sequential element tmp_177_reg_110444_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32010]
WARNING: [Synth 8-6014] Unused sequential element tmp_165_reg_110414_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32004]
WARNING: [Synth 8-6014] Unused sequential element tmp_159_reg_110399_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32000]
WARNING: [Synth 8-6014] Unused sequential element tmp_169_reg_110424_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32006]
WARNING: [Synth 8-6014] Unused sequential element tmp_163_reg_110409_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32003]
WARNING: [Synth 8-6014] Unused sequential element tmp_195_reg_111268_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32020]
WARNING: [Synth 8-6014] Unused sequential element tmp_187_reg_110864_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32016]
WARNING: [Synth 8-6014] Unused sequential element tmp_193_reg_111164_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32019]
WARNING: [Synth 8-6014] Unused sequential element tmp_181_reg_110558_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32013]
WARNING: [Synth 8-6014] Unused sequential element tmp_185_reg_110766_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32015]
WARNING: [Synth 8-6014] Unused sequential element tmp_189_reg_110968_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32017]
WARNING: [Synth 8-6014] Unused sequential element tmp_215_reg_111417_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f3/conv-p10-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s.v:32032]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U779/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U789/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U799/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U808/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U818/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U828/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U869/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U873/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U879/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U883/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U889/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U893/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U896/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1186/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U900/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U906/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U910/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U916/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U920/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U666/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U956/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U669/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U959/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U663/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U953/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U671/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U961/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U665/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U955/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_reg_107383_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_reg_107383_reg is absorbed into DSP tmp_reg_107383_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U363/tmp_product is absorbed into DSP tmp_reg_107383_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U667/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U957/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U664/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U954/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U676/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U966/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U679/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U969/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U673/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U963/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U681/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U971/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U675/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U965/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U672/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U962/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U962/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U962/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U962/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U962/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U962/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U962/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U677/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U967/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U674/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U964/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U686/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U976/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U689/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U979/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U683/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U973/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U691/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U981/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U685/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U975/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U682/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U682/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U682/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U682/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U682/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U682/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U682/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U972/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U687/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U977/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U684/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U974/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U699/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U695/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U985/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U698/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U692/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U982/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U700/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U694/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U984/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_59_reg_108411_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_59_reg_108411_reg is absorbed into DSP tmp_59_reg_108411_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U393/tmp_product is absorbed into DSP tmp_59_reg_108411_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U696/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U986/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U693/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U983/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U709/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U705/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U708/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U702/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U710/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U704/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U701/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U991/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U706/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U703/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U719/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U715/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U718/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U712/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U720/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U714/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U711/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U711/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U711/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U711/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U711/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U711/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U711/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1001/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U716/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U713/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U728/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U724/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U727/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U721/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1011/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U729/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U723/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U725/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U722/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U738/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U734/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U737/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U731/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U739/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U733/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U730/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1020/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U735/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U732/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U748/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U744/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U747/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U741/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U749/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U743/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U740/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U740/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U740/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U740/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U740/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U740/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U740/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1030/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U745/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U742/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U757/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U753/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U756/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U750/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U752/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_179_reg_110449_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_179_reg_110449_reg is absorbed into DSP tmp_179_reg_110449_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U453/tmp_product is absorbed into DSP tmp_179_reg_110449_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U754/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U767/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U763/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U766/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U760/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U762/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U759/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1049/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U764/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U777/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U773/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U776/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U770/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U772/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U769/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U769/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U769/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U769/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U769/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U769/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U769/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1059/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U774/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U844/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U840/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U842/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U843/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U837/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U845/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U839/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U841/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U838/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U854/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U850/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U852/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U853/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U847/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U855/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U849/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U851/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U848/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U864/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U860/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U862/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U863/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U857/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U865/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U859/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U861/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U858/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U931/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U927/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U929/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U932/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U926/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_539_reg_116611_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_539_reg_116611_reg is absorbed into DSP tmp_539_reg_116611_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U633/tmp_product is absorbed into DSP tmp_539_reg_116611_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U928/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U925/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U941/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U937/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U939/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U934/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U942/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U936/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U933/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U933/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U933/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U933/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U933/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U933/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U933/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1223/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U938/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U935/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U951/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U947/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U949/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U944/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U952/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U946/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1236/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U943/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U943/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U943/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U943/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U943/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U943/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U943/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1233/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U948/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U945/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U950/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U940/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U930/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U922/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U918/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U921/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1211/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U915/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U923/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U917/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U914/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U914/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U914/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U914/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U914/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U914/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U914/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1204/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U919/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U912/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U908/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U911/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U905/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U913/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U907/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U904/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U904/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U904/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U904/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U904/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U904/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U904/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1194/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U909/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U902/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U898/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U901/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U895/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U903/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U897/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_479_reg_115589_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_479_reg_115589_reg is absorbed into DSP tmp_479_reg_115589_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U603/tmp_product is absorbed into DSP tmp_479_reg_115589_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U899/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U888/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U886/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U878/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U876/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U866/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U856/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U856/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U856/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U856/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U856/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U856/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U856/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1146/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U846/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1136/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_359_reg_113545_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_359_reg_113545_reg is absorbed into DSP tmp_359_reg_113545_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U543/tmp_product is absorbed into DSP tmp_359_reg_113545_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U778/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U775/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U768/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U765/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U758/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U755/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_119_reg_109433_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_119_reg_109433_reg is absorbed into DSP tmp_119_reg_109433_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U423/tmp_product is absorbed into DSP tmp_119_reg_109433_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U717/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U707/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U697/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U688/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U978/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U690/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U980/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U678/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U968/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U680/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U970/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U668/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U958/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U670/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U960/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U891/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U892/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U894/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U885/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U885/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U885/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U885/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U885/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U885/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U885/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1175/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U890/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U887/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U881/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U882/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U884/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U875/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U875/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U875/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U875/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U875/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U875/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U875/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1165/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U880/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U877/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U871/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U872/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U874/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_419_reg_114567_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_419_reg_114567_reg is absorbed into DSP tmp_419_reg_114567_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U573/tmp_product is absorbed into DSP tmp_419_reg_114567_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U870/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U867/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U835/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U831/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U833/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U834/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U836/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U830/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U827/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U827/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U827/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U827/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U827/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U827/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U827/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1117/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U832/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U829/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U825/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U821/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1111/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U823/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U824/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U826/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U820/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U817/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1107/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U822/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U819/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U815/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U811/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U813/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U814/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U816/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U810/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_299_reg_112505_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_299_reg_112505_reg is absorbed into DSP tmp_299_reg_112505_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U513/tmp_product is absorbed into DSP tmp_299_reg_112505_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U809/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U806/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U802/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U804/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U805/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U807/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U801/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_6ns_18s_18_1_1_U798/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p, operation Mode is: C'+A*(B:0x23).
DSP Report: register mac_muladd_10s_6ns_18s_18_1_1_U798/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U798/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U798/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U798/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_10s_6ns_18s_18_1_1_U798/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10s_6ns_18s_18_1_1_U798/hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mac_muladd_10s_8ns_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p, operation Mode is: C'+A*(B:0xbf).
DSP Report: register mac_muladd_10s_8ns_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: operator mac_muladd_10s_8ns_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10s_8ns_18ns_18_1_1_U1088/hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U803/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U800/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U796/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1086/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U792/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U794/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U795/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U797/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U791/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_7ns_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x5c).
DSP Report: register mac_muladd_10s_7ns_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_7ns_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_7ns_18ns_18_1_1_U788/hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p, operation Mode is: C'+A*(B:0x3ff19).
DSP Report: register mac_muladd_10s_9s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: operator mac_muladd_10s_9s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10s_9s_18ns_18_1_1_U1078/hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U793/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U790/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U786/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U782/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U784/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U785/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U787/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U781/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_239_reg_111477_reg, operation Mode is: (A*(B:0x106))'.
DSP Report: register tmp_239_reg_111477_reg is absorbed into DSP tmp_239_reg_111477_reg.
DSP Report: operator mul_10s_10ns_18_1_1_U483/tmp_product is absorbed into DSP tmp_239_reg_111477_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U783/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U780/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U771/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1061/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U761/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U751/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U746/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1036/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U736/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U726/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U20/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U20/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U50/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U50/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U80/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U80/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U110/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U110/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U140/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U140/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U170/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U170/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U200/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U200/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U230/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U230/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U260/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U260/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U290/tmp_product, operation Mode is: A*(B:0x11e).
DSP Report: operator mul_10s_10ns_18_1_1_U290/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U290/tmp_product.
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_7585_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_7585_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_7555_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_7555_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_7525_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_7485_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_7495_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i139_i_i_1_reg_7465_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_7475_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_7505_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_7515_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_7565_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_7565_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_7575_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_7575_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_7605_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_7605_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_7615_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_7615_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_7585_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i_i140_i_1_reg_7545_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_7555_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_7525_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_7525_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_7485_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_7485_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_7495_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_7495_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_7475_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_7475_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_7505_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_7505_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_7515_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_7515_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_7565_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_7575_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_7605_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_7615_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i_i140_i_1_reg_7545_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_7555_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_7525_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_7525_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_7485_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_7495_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i139_i_i_1_reg_7465_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_7475_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_7515_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_7515_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_7565_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_7575_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_7605_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_7605_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_7615_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_7615_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_7585_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_7595_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i_i140_i_1_reg_7545_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_7555_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_7495_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_7495_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i139_i_i_1_reg_7465_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_7475_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_7535_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_7505_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_7515_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_7575_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_7575_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_7615_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_7615_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_7585_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i_i140_i_1_reg_7545_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_7525_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_7485_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i139_i_i_1_reg_7465_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_7505_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_7565_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_7605_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i68_i_reg_7590_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i66_i_reg_7580_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i66_i_reg_7580_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_reg_7570_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i108_i_reg_7570_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i106_i_reg_7560_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i106_i_reg_7560_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i142_i_reg_7550_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i142_i_reg_7550_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i_i140_i_reg_7540_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i_i140_i_reg_7540_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_7530_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i_i34_i_reg_7610_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_7530_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i_i32_i_reg_7600_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_7530_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_7530_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_reg_7520_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i31_i31_i_i_reg_7520_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_reg_7510_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i67_i_i_reg_7510_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i65_i_i_reg_7500_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i65_i_i_reg_7500_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_reg_7490_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i107_i_i_reg_7490_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i105_i_i_reg_7480_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i105_i_i_reg_7480_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i141_i_i_reg_7470_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i141_i_i_reg_7470_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i139_i_i_reg_7460_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\agg_tmp_i_i_i139_i_i_reg_7460_reg[9] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i67_i_i_i_reg_7450_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i_i_reg_7440_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i65_i_i_i_reg_7440_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i_i_reg_7430_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i33_i_i_i_i_reg_7430_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i_i_reg_7420_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i31_i_i_i_i_reg_7420_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i_i_reg_7410_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_i_i_i_reg_7410_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_i_i_i_reg_7400_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\agg_tmp_i_i_i_i_i_reg_7400_reg[9] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/reg_2468_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/reg_2468_reg[5]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/reg_2468_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/reg_2468_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/reg_2468_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/reg_2468_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/reg_2462_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/reg_2450_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\reg_2450_reg[9] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp3_i_i_reg_7630_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/agg_tmp_i_i_reg_7620_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\agg_tmp_i_i_reg_7620_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_10_fu_1290_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_9_fu_1286_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_8_fu_1282_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_7_fu_1278_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_6_fu_1274_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_5_fu_1270_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_4_fu_1266_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_3_fu_1262_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_2_fu_1258_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0/\pair_value_1_fu_1254_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_entry28_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_entry28_proc_U0/ap_done_reg_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 4267.348 ; gain = 1835.188 ; free physical = 418301 ; free virtual = 817023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0x23)    | 10     | 7      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0xbf)    | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0x5c)    | 10     | 8      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*(B:0x3ff19) | 10     | 9      | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (A*(B:0x106))'   | 10     | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B           | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | A*(B:0x11e)      | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:03:24 . Memory (MB): peak = 4308.121 ; gain = 1875.961 ; free physical = 417685 ; free virtual = 816513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:26 ; elapsed = 00:03:41 . Memory (MB): peak = 4328.055 ; gain = 1895.895 ; free physical = 416069 ; free virtual = 814932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:43 ; elapsed = 00:03:59 . Memory (MB): peak = 4382.023 ; gain = 1949.863 ; free physical = 416008 ; free virtual = 814960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:44 ; elapsed = 00:04:00 . Memory (MB): peak = 4382.023 ; gain = 1949.863 ; free physical = 415998 ; free virtual = 814949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:56 ; elapsed = 00:04:12 . Memory (MB): peak = 4382.023 ; gain = 1949.863 ; free physical = 416004 ; free virtual = 814955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:00 ; elapsed = 00:04:16 . Memory (MB): peak = 4382.023 ; gain = 1949.863 ; free physical = 415994 ; free virtual = 814945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:03 ; elapsed = 00:04:20 . Memory (MB): peak = 4382.023 ; gain = 1949.863 ; free physical = 415911 ; free virtual = 814862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:05 ; elapsed = 00:04:21 . Memory (MB): peak = 4382.023 ; gain = 1949.863 ; free physical = 415998 ; free virtual = 814949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1                                                   | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (A*B)'      | 30     | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 6      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | C'+A*B      | 30     | 7      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 8      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB1 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  6180|
|3     |DSP48E2         |   118|
|4     |DSP_ALU         |   482|
|5     |DSP_A_B_DATA    |   482|
|6     |DSP_C_DATA      |   482|
|7     |DSP_MULTIPLIER  |   482|
|8     |DSP_M_DATA      |   482|
|9     |DSP_OUTPUT      |   482|
|10    |DSP_PREADD      |   482|
|11    |DSP_PREADD_DATA |   482|
|12    |LUT1            |  1354|
|13    |LUT2            | 19043|
|14    |LUT3            | 10568|
|15    |LUT4            | 21670|
|16    |LUT5            |  6366|
|17    |LUT6            | 42604|
|18    |MUXF7           |    14|
|19    |FDRE            |  7563|
|20    |FDSE            |   333|
|21    |IBUF            |  1004|
|22    |OBUF            |   333|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                                                                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                                                                                                                          | 121007|
|2     |  Block_entry28_proc_U0                                              |hls_dummy_Block_entry28_proc                                                                                                                                              |    480|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w10_d2_S                                                                                                                                                   |     46|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1950                                                                                                                                     |     36|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w10_d2_S_0                                                                                                                                                 |     63|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1949                                                                                                                                     |     54|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w10_d2_S_1                                                                                                                                                 |   1646|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1948                                                                                                                                     |   1635|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w10_d2_S_2                                                                                                                                                 |     45|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1947                                                                                                                                     |     36|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w10_d2_S_3                                                                                                                                                 |     63|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1946                                                                                                                                     |     54|
|13    |  sparse_arr_feat_conv1_out_15_U                                     |hls_dummy_fifo_w10_d2_S_4                                                                                                                                                 |   1646|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1945                                                                                                                                     |   1636|
|15    |  sparse_arr_feat_conv1_out_16_U                                     |hls_dummy_fifo_w10_d2_S_5                                                                                                                                                 |     47|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1944                                                                                                                                     |     36|
|17    |  sparse_arr_feat_conv1_out_17_U                                     |hls_dummy_fifo_w10_d2_S_6                                                                                                                                                 |     68|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1943                                                                                                                                     |     54|
|19    |  sparse_arr_feat_conv1_out_18_U                                     |hls_dummy_fifo_w10_d2_S_7                                                                                                                                                 |   1602|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1942                                                                                                                                     |   1593|
|21    |  sparse_arr_feat_conv1_out_19_U                                     |hls_dummy_fifo_w10_d2_S_8                                                                                                                                                 |     46|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1941                                                                                                                                     |     36|
|23    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w10_d2_S_9                                                                                                                                                 |     45|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1940                                                                                                                                     |     36|
|25    |  sparse_arr_feat_conv1_out_20_U                                     |hls_dummy_fifo_w10_d2_S_10                                                                                                                                                |     63|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1939                                                                                                                                     |     54|
|27    |  sparse_arr_feat_conv1_out_21_U                                     |hls_dummy_fifo_w10_d2_S_11                                                                                                                                                |   1633|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1938                                                                                                                                     |   1623|
|29    |  sparse_arr_feat_conv1_out_22_U                                     |hls_dummy_fifo_w10_d2_S_12                                                                                                                                                |     48|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1937                                                                                                                                     |     36|
|31    |  sparse_arr_feat_conv1_out_23_U                                     |hls_dummy_fifo_w10_d2_S_13                                                                                                                                                |     64|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1936                                                                                                                                     |     54|
|33    |  sparse_arr_feat_conv1_out_24_U                                     |hls_dummy_fifo_w10_d2_S_14                                                                                                                                                |   1614|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1935                                                                                                                                     |   1605|
|35    |  sparse_arr_feat_conv1_out_25_U                                     |hls_dummy_fifo_w10_d2_S_15                                                                                                                                                |     46|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1934                                                                                                                                     |     36|
|37    |  sparse_arr_feat_conv1_out_26_U                                     |hls_dummy_fifo_w10_d2_S_16                                                                                                                                                |     63|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1933                                                                                                                                     |     54|
|39    |  sparse_arr_feat_conv1_out_27_U                                     |hls_dummy_fifo_w10_d2_S_17                                                                                                                                                |   1612|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1932                                                                                                                                     |   1601|
|41    |  sparse_arr_feat_conv1_out_28_U                                     |hls_dummy_fifo_w10_d2_S_18                                                                                                                                                |     46|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1931                                                                                                                                     |     36|
|43    |  sparse_arr_feat_conv1_out_29_U                                     |hls_dummy_fifo_w10_d2_S_19                                                                                                                                                |     63|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1930                                                                                                                                     |     54|
|45    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w10_d2_S_20                                                                                                                                                |     65|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1929                                                                                                                                     |     55|
|47    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w10_d2_S_21                                                                                                                                                |   1601|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1928                                                                                                                                     |   1592|
|49    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w10_d2_S_22                                                                                                                                                |     46|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1927                                                                                                                                     |     36|
|51    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w10_d2_S_23                                                                                                                                                |     67|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1926                                                                                                                                     |     54|
|53    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w10_d2_S_24                                                                                                                                                |   1648|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1925                                                                                                                                     |   1638|
|55    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w10_d2_S_25                                                                                                                                                |     46|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1924                                                                                                                                     |     36|
|57    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w10_d2_S_26                                                                                                                                                |     65|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1923                                                                                                                                     |     54|
|59    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w10_d2_S_27                                                                                                                                                |   1636|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1922                                                                                                                                     |   1627|
|61    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w10_d2_S_28                                                                                                                                                |   1646|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1921                                                                                                                                     |   1634|
|63    |  sparse_arr_feat_conv2_out_10_U                                     |hls_dummy_fifo_w10_d2_S_29                                                                                                                                                |     52|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1920                                                                                                                                     |     40|
|65    |  sparse_arr_feat_conv2_out_11_U                                     |hls_dummy_fifo_w10_d2_S_30                                                                                                                                                |     49|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1919                                                                                                                                     |     40|
|67    |  sparse_arr_feat_conv2_out_12_U                                     |hls_dummy_fifo_w10_d2_S_31                                                                                                                                                |     50|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1918                                                                                                                                     |     40|
|69    |  sparse_arr_feat_conv2_out_13_U                                     |hls_dummy_fifo_w10_d2_S_32                                                                                                                                                |     49|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1917                                                                                                                                     |     40|
|71    |  sparse_arr_feat_conv2_out_14_U                                     |hls_dummy_fifo_w10_d2_S_33                                                                                                                                                |     50|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1916                                                                                                                                     |     40|
|73    |  sparse_arr_feat_conv2_out_15_U                                     |hls_dummy_fifo_w10_d2_S_34                                                                                                                                                |     49|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1915                                                                                                                                     |     40|
|75    |  sparse_arr_feat_conv2_out_16_U                                     |hls_dummy_fifo_w10_d2_S_35                                                                                                                                                |     53|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1914                                                                                                                                     |     40|
|77    |  sparse_arr_feat_conv2_out_17_U                                     |hls_dummy_fifo_w10_d2_S_36                                                                                                                                                |     51|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1913                                                                                                                                     |     40|
|79    |  sparse_arr_feat_conv2_out_18_U                                     |hls_dummy_fifo_w10_d2_S_37                                                                                                                                                |     49|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1912                                                                                                                                     |     40|
|81    |  sparse_arr_feat_conv2_out_19_U                                     |hls_dummy_fifo_w10_d2_S_38                                                                                                                                                |     50|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1911                                                                                                                                     |     40|
|83    |  sparse_arr_feat_conv2_out_1_U                                      |hls_dummy_fifo_w10_d2_S_39                                                                                                                                                |     49|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1910                                                                                                                                     |     40|
|85    |  sparse_arr_feat_conv2_out_20_U                                     |hls_dummy_fifo_w10_d2_S_40                                                                                                                                                |     51|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1909                                                                                                                                     |     40|
|87    |  sparse_arr_feat_conv2_out_21_U                                     |hls_dummy_fifo_w10_d2_S_41                                                                                                                                                |     31|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1908                                                                                                                                     |     21|
|89    |  sparse_arr_feat_conv2_out_22_U                                     |hls_dummy_fifo_w10_d2_S_42                                                                                                                                                |     31|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1907                                                                                                                                     |     21|
|91    |  sparse_arr_feat_conv2_out_23_U                                     |hls_dummy_fifo_w10_d2_S_43                                                                                                                                                |     33|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1906                                                                                                                                     |     21|
|93    |  sparse_arr_feat_conv2_out_24_U                                     |hls_dummy_fifo_w10_d2_S_44                                                                                                                                                |     32|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1905                                                                                                                                     |     21|
|95    |  sparse_arr_feat_conv2_out_25_U                                     |hls_dummy_fifo_w10_d2_S_45                                                                                                                                                |     32|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1904                                                                                                                                     |     21|
|97    |  sparse_arr_feat_conv2_out_26_U                                     |hls_dummy_fifo_w10_d2_S_46                                                                                                                                                |     33|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1903                                                                                                                                     |     21|
|99    |  sparse_arr_feat_conv2_out_27_U                                     |hls_dummy_fifo_w10_d2_S_47                                                                                                                                                |     32|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1902                                                                                                                                     |     21|
|101   |  sparse_arr_feat_conv2_out_28_U                                     |hls_dummy_fifo_w10_d2_S_48                                                                                                                                                |     31|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1901                                                                                                                                     |     21|
|103   |  sparse_arr_feat_conv2_out_29_U                                     |hls_dummy_fifo_w10_d2_S_49                                                                                                                                                |     33|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1900                                                                                                                                     |     21|
|105   |  sparse_arr_feat_conv2_out_2_U                                      |hls_dummy_fifo_w10_d2_S_50                                                                                                                                                |     52|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1899                                                                                                                                     |     40|
|107   |  sparse_arr_feat_conv2_out_3_U                                      |hls_dummy_fifo_w10_d2_S_51                                                                                                                                                |     49|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1898                                                                                                                                     |     40|
|109   |  sparse_arr_feat_conv2_out_4_U                                      |hls_dummy_fifo_w10_d2_S_52                                                                                                                                                |     49|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1897                                                                                                                                     |     40|
|111   |  sparse_arr_feat_conv2_out_5_U                                      |hls_dummy_fifo_w10_d2_S_53                                                                                                                                                |     55|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1896                                                                                                                                     |     40|
|113   |  sparse_arr_feat_conv2_out_6_U                                      |hls_dummy_fifo_w10_d2_S_54                                                                                                                                                |     51|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1895                                                                                                                                     |     40|
|115   |  sparse_arr_feat_conv2_out_7_U                                      |hls_dummy_fifo_w10_d2_S_55                                                                                                                                                |     50|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1894                                                                                                                                     |     40|
|117   |  sparse_arr_feat_conv2_out_8_U                                      |hls_dummy_fifo_w10_d2_S_56                                                                                                                                                |     50|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1893                                                                                                                                     |     40|
|119   |  sparse_arr_feat_conv2_out_9_U                                      |hls_dummy_fifo_w10_d2_S_57                                                                                                                                                |     49|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1892                                                                                                                                     |     40|
|121   |  sparse_arr_feat_conv2_out_U                                        |hls_dummy_fifo_w10_d2_S_58                                                                                                                                                |     51|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1891                                                                                                                                     |     40|
|123   |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_59                                                                                                                                                |   1690|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1890                                                                                                                                     |   1681|
|125   |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_60                                                                                                                                                |   1676|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1889                                                                                                                                     |   1666|
|127   |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_61                                                                                                                                                |   1675|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1888                                                                                                                                     |   1666|
|129   |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_62                                                                                                                                                |   1677|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1887                                                                                                                                     |   1666|
|131   |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_63                                                                                                                                                |   1675|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1886                                                                                                                                     |   1666|
|133   |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_64                                                                                                                                                |   1727|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1885                                                                                                                                     |   1718|
|135   |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_65                                                                                                                                                |   1760|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1884                                                                                                                                     |   1749|
|137   |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_66                                                                                                                                                |   1755|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1883                                                                                                                                     |   1745|
|139   |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_67                                                                                                                                                |   1677|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_1882                                                                                                                                     |   1666|
|141   |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_68                                                                                                                                                |   1795|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                                                                                                                          |   1785|
|143   |  sparse_arr_hash_reduce_out_10_c22_channel_U                        |hls_dummy_fifo_w4_d2_S                                                                                                                                                    |     63|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1881                                                                                                                                      |     52|
|145   |  sparse_arr_hash_reduce_out_10_c_U                                  |hls_dummy_fifo_w4_d2_S_69                                                                                                                                                 |     87|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1880                                                                                                                                      |     77|
|147   |  sparse_arr_hash_reduce_out_11_c23_channel_U                        |hls_dummy_fifo_w4_d2_S_70                                                                                                                                                 |     82|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1879                                                                                                                                      |     72|
|149   |  sparse_arr_hash_reduce_out_11_c_U                                  |hls_dummy_fifo_w4_d2_S_71                                                                                                                                                 |     82|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1878                                                                                                                                      |     73|
|151   |  sparse_arr_hash_reduce_out_12_c24_channel_U                        |hls_dummy_fifo_w4_d2_S_72                                                                                                                                                 |     72|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1877                                                                                                                                      |     62|
|153   |  sparse_arr_hash_reduce_out_12_c_U                                  |hls_dummy_fifo_w4_d2_S_73                                                                                                                                                 |     67|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1876                                                                                                                                      |     56|
|155   |  sparse_arr_hash_reduce_out_13_c25_channel_U                        |hls_dummy_fifo_w4_d2_S_74                                                                                                                                                 |     97|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1875                                                                                                                                      |     88|
|157   |  sparse_arr_hash_reduce_out_13_c_U                                  |hls_dummy_fifo_w4_d2_S_75                                                                                                                                                 |     58|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1874                                                                                                                                      |     48|
|159   |  sparse_arr_hash_reduce_out_14_c26_channel_U                        |hls_dummy_fifo_w4_d2_S_76                                                                                                                                                 |     90|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1873                                                                                                                                      |     80|
|161   |  sparse_arr_hash_reduce_out_14_c_U                                  |hls_dummy_fifo_w4_d2_S_77                                                                                                                                                 |     82|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1872                                                                                                                                      |     72|
|163   |  sparse_arr_hash_reduce_out_15_c27_channel_U                        |hls_dummy_fifo_w4_d2_S_78                                                                                                                                                 |    103|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1871                                                                                                                                      |     94|
|165   |  sparse_arr_hash_reduce_out_15_c_U                                  |hls_dummy_fifo_w4_d2_S_79                                                                                                                                                 |     77|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1870                                                                                                                                      |     67|
|167   |  sparse_arr_hash_reduce_out_16_c28_channel_U                        |hls_dummy_fifo_w4_d2_S_80                                                                                                                                                 |    100|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1869                                                                                                                                      |     90|
|169   |  sparse_arr_hash_reduce_out_16_c_U                                  |hls_dummy_fifo_w4_d2_S_81                                                                                                                                                 |     58|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1868                                                                                                                                      |     49|
|171   |  sparse_arr_hash_reduce_out_17_c29_channel_U                        |hls_dummy_fifo_w4_d2_S_82                                                                                                                                                 |    108|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1867                                                                                                                                      |     98|
|173   |  sparse_arr_hash_reduce_out_17_c_U                                  |hls_dummy_fifo_w4_d2_S_83                                                                                                                                                 |     77|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1866                                                                                                                                      |     67|
|175   |  sparse_arr_hash_reduce_out_18_c30_channel_U                        |hls_dummy_fifo_w4_d2_S_84                                                                                                                                                 |     43|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1865                                                                                                                                      |     33|
|177   |  sparse_arr_hash_reduce_out_18_c_U                                  |hls_dummy_fifo_w4_d2_S_85                                                                                                                                                 |     75|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1864                                                                                                                                      |     66|
|179   |  sparse_arr_hash_reduce_out_19_c31_channel_U                        |hls_dummy_fifo_w4_d2_S_86                                                                                                                                                 |     57|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1863                                                                                                                                      |     48|
|181   |  sparse_arr_hash_reduce_out_19_c_U                                  |hls_dummy_fifo_w4_d2_S_87                                                                                                                                                 |     70|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1862                                                                                                                                      |     61|
|183   |  sparse_arr_hash_reduce_out_1_c13_channel_U                         |hls_dummy_fifo_w4_d2_S_88                                                                                                                                                 |    111|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1861                                                                                                                                      |    101|
|185   |  sparse_arr_hash_reduce_out_1_c_U                                   |hls_dummy_fifo_w4_d2_S_89                                                                                                                                                 |     75|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1860                                                                                                                                      |     65|
|187   |  sparse_arr_hash_reduce_out_2_c14_channel_U                         |hls_dummy_fifo_w4_d2_S_90                                                                                                                                                 |     91|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1859                                                                                                                                      |     81|
|189   |  sparse_arr_hash_reduce_out_2_c_U                                   |hls_dummy_fifo_w4_d2_S_91                                                                                                                                                 |     70|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1858                                                                                                                                      |     60|
|191   |  sparse_arr_hash_reduce_out_3_c15_channel_U                         |hls_dummy_fifo_w4_d2_S_92                                                                                                                                                 |     66|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1857                                                                                                                                      |     57|
|193   |  sparse_arr_hash_reduce_out_3_c_U                                   |hls_dummy_fifo_w4_d2_S_93                                                                                                                                                 |     64|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1856                                                                                                                                      |     55|
|195   |  sparse_arr_hash_reduce_out_4_c16_channel_U                         |hls_dummy_fifo_w4_d2_S_94                                                                                                                                                 |     48|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1855                                                                                                                                      |     37|
|197   |  sparse_arr_hash_reduce_out_4_c_U                                   |hls_dummy_fifo_w4_d2_S_95                                                                                                                                                 |     80|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1854                                                                                                                                      |     69|
|199   |  sparse_arr_hash_reduce_out_5_c17_channel_U                         |hls_dummy_fifo_w4_d2_S_96                                                                                                                                                 |     44|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1853                                                                                                                                      |     32|
|201   |  sparse_arr_hash_reduce_out_5_c_U                                   |hls_dummy_fifo_w4_d2_S_97                                                                                                                                                 |     64|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1852                                                                                                                                      |     54|
|203   |  sparse_arr_hash_reduce_out_6_c18_channel_U                         |hls_dummy_fifo_w4_d2_S_98                                                                                                                                                 |     42|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1851                                                                                                                                      |     31|
|205   |  sparse_arr_hash_reduce_out_6_c_U                                   |hls_dummy_fifo_w4_d2_S_99                                                                                                                                                 |     83|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1850                                                                                                                                      |     74|
|207   |  sparse_arr_hash_reduce_out_7_c19_channel_U                         |hls_dummy_fifo_w4_d2_S_100                                                                                                                                                |     46|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1849                                                                                                                                      |     37|
|209   |  sparse_arr_hash_reduce_out_7_c_U                                   |hls_dummy_fifo_w4_d2_S_101                                                                                                                                                |     96|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1848                                                                                                                                      |     77|
|211   |  sparse_arr_hash_reduce_out_8_c20_channel_U                         |hls_dummy_fifo_w4_d2_S_102                                                                                                                                                |     68|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1847                                                                                                                                      |     58|
|213   |  sparse_arr_hash_reduce_out_8_c_U                                   |hls_dummy_fifo_w4_d2_S_103                                                                                                                                                |     70|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1846                                                                                                                                      |     61|
|215   |  sparse_arr_hash_reduce_out_9_c21_channel_U                         |hls_dummy_fifo_w4_d2_S_104                                                                                                                                                |     72|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1845                                                                                                                                      |     61|
|217   |  sparse_arr_hash_reduce_out_9_c_U                                   |hls_dummy_fifo_w4_d2_S_105                                                                                                                                                |     85|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1844                                                                                                                                      |     75|
|219   |  sparse_arr_hash_reduce_out_c12_channel_U                           |hls_dummy_fifo_w4_d2_S_106                                                                                                                                                |    113|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_1843                                                                                                                                      |    103|
|221   |  sparse_arr_hash_reduce_out_c_U                                     |hls_dummy_fifo_w4_d2_S_107                                                                                                                                                |     79|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                           |     70|
|223   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s                                                                                                |  34048|
|224   |    mul_10s_10ns_18_1_1_U110                                         |hls_dummy_mul_10s_10ns_18_1_1                                                                                                                                             |     55|
|225   |    mul_10s_10ns_18_1_1_U140                                         |hls_dummy_mul_10s_10ns_18_1_1_1545                                                                                                                                        |     55|
|226   |    mul_10s_10ns_18_1_1_U170                                         |hls_dummy_mul_10s_10ns_18_1_1_1546                                                                                                                                        |     55|
|227   |    mul_10s_10ns_18_1_1_U20                                          |hls_dummy_mul_10s_10ns_18_1_1_1547                                                                                                                                        |     55|
|228   |    mul_10s_10ns_18_1_1_U200                                         |hls_dummy_mul_10s_10ns_18_1_1_1548                                                                                                                                        |     55|
|229   |    mul_10s_10ns_18_1_1_U230                                         |hls_dummy_mul_10s_10ns_18_1_1_1549                                                                                                                                        |     55|
|230   |    mul_10s_10ns_18_1_1_U260                                         |hls_dummy_mul_10s_10ns_18_1_1_1550                                                                                                                                        |     55|
|231   |    mul_10s_10ns_18_1_1_U290                                         |hls_dummy_mul_10s_10ns_18_1_1_1551                                                                                                                                        |     55|
|232   |    mul_10s_10ns_18_1_1_U50                                          |hls_dummy_mul_10s_10ns_18_1_1_1552                                                                                                                                        |     55|
|233   |    mul_10s_10ns_18_1_1_U80                                          |hls_dummy_mul_10s_10ns_18_1_1_1553                                                                                                                                        |     55|
|234   |    mul_10s_10s_18_1_1_U101                                          |hls_dummy_mul_10s_10s_18_1_1_1554                                                                                                                                         |    105|
|235   |    mul_10s_10s_18_1_1_U102                                          |hls_dummy_mul_10s_10s_18_1_1_1555                                                                                                                                         |    114|
|236   |    mul_10s_10s_18_1_1_U103                                          |hls_dummy_mul_10s_10s_18_1_1_1556                                                                                                                                         |    113|
|237   |    mul_10s_10s_18_1_1_U104                                          |hls_dummy_mul_10s_10s_18_1_1_1557                                                                                                                                         |    132|
|238   |    mul_10s_10s_18_1_1_U105                                          |hls_dummy_mul_10s_10s_18_1_1_1558                                                                                                                                         |    114|
|239   |    mul_10s_10s_18_1_1_U106                                          |hls_dummy_mul_10s_10s_18_1_1_1559                                                                                                                                         |    113|
|240   |    mul_10s_10s_18_1_1_U107                                          |hls_dummy_mul_10s_10s_18_1_1_1560                                                                                                                                         |    117|
|241   |    mul_10s_10s_18_1_1_U108                                          |hls_dummy_mul_10s_10s_18_1_1_1561                                                                                                                                         |    105|
|242   |    mul_10s_10s_18_1_1_U109                                          |hls_dummy_mul_10s_10s_18_1_1_1562                                                                                                                                         |    132|
|243   |    mul_10s_10s_18_1_1_U11                                           |hls_dummy_mul_10s_10s_18_1_1_1563                                                                                                                                         |    111|
|244   |    mul_10s_10s_18_1_1_U111                                          |hls_dummy_mul_10s_10s_18_1_1_1564                                                                                                                                         |     78|
|245   |    mul_10s_10s_18_1_1_U112                                          |hls_dummy_mul_10s_10s_18_1_1_1565                                                                                                                                         |     81|
|246   |    mul_10s_10s_18_1_1_U113                                          |hls_dummy_mul_10s_10s_18_1_1_1566                                                                                                                                         |     80|
|247   |    mul_10s_10s_18_1_1_U114                                          |hls_dummy_mul_10s_10s_18_1_1_1567                                                                                                                                         |     99|
|248   |    mul_10s_10s_18_1_1_U115                                          |hls_dummy_mul_10s_10s_18_1_1_1568                                                                                                                                         |     81|
|249   |    mul_10s_10s_18_1_1_U116                                          |hls_dummy_mul_10s_10s_18_1_1_1569                                                                                                                                         |     80|
|250   |    mul_10s_10s_18_1_1_U117                                          |hls_dummy_mul_10s_10s_18_1_1_1570                                                                                                                                         |     90|
|251   |    mul_10s_10s_18_1_1_U118                                          |hls_dummy_mul_10s_10s_18_1_1_1571                                                                                                                                         |     78|
|252   |    mul_10s_10s_18_1_1_U119                                          |hls_dummy_mul_10s_10s_18_1_1_1572                                                                                                                                         |     99|
|253   |    mul_10s_10s_18_1_1_U12                                           |hls_dummy_mul_10s_10s_18_1_1_1573                                                                                                                                         |    149|
|254   |    mul_10s_10s_18_1_1_U120                                          |hls_dummy_mul_10s_10s_18_1_1_1574                                                                                                                                         |      9|
|255   |    mul_10s_10s_18_1_1_U121                                          |hls_dummy_mul_10s_10s_18_1_1_1575                                                                                                                                         |     76|
|256   |    mul_10s_10s_18_1_1_U122                                          |hls_dummy_mul_10s_10s_18_1_1_1576                                                                                                                                         |    135|
|257   |    mul_10s_10s_18_1_1_U123                                          |hls_dummy_mul_10s_10s_18_1_1_1577                                                                                                                                         |    134|
|258   |    mul_10s_10s_18_1_1_U124                                          |hls_dummy_mul_10s_10s_18_1_1_1578                                                                                                                                         |    153|
|259   |    mul_10s_10s_18_1_1_U125                                          |hls_dummy_mul_10s_10s_18_1_1_1579                                                                                                                                         |    135|
|260   |    mul_10s_10s_18_1_1_U126                                          |hls_dummy_mul_10s_10s_18_1_1_1580                                                                                                                                         |    134|
|261   |    mul_10s_10s_18_1_1_U127                                          |hls_dummy_mul_10s_10s_18_1_1_1581                                                                                                                                         |     88|
|262   |    mul_10s_10s_18_1_1_U128                                          |hls_dummy_mul_10s_10s_18_1_1_1582                                                                                                                                         |     76|
|263   |    mul_10s_10s_18_1_1_U129                                          |hls_dummy_mul_10s_10s_18_1_1_1583                                                                                                                                         |    153|
|264   |    mul_10s_10s_18_1_1_U13                                           |hls_dummy_mul_10s_10s_18_1_1_1584                                                                                                                                         |    148|
|265   |    mul_10s_10s_18_1_1_U131                                          |hls_dummy_mul_10s_10s_18_1_1_1585                                                                                                                                         |    105|
|266   |    mul_10s_10s_18_1_1_U132                                          |hls_dummy_mul_10s_10s_18_1_1_1586                                                                                                                                         |    114|
|267   |    mul_10s_10s_18_1_1_U133                                          |hls_dummy_mul_10s_10s_18_1_1_1587                                                                                                                                         |    113|
|268   |    mul_10s_10s_18_1_1_U134                                          |hls_dummy_mul_10s_10s_18_1_1_1588                                                                                                                                         |    132|
|269   |    mul_10s_10s_18_1_1_U135                                          |hls_dummy_mul_10s_10s_18_1_1_1589                                                                                                                                         |    114|
|270   |    mul_10s_10s_18_1_1_U136                                          |hls_dummy_mul_10s_10s_18_1_1_1590                                                                                                                                         |    113|
|271   |    mul_10s_10s_18_1_1_U137                                          |hls_dummy_mul_10s_10s_18_1_1_1591                                                                                                                                         |    117|
|272   |    mul_10s_10s_18_1_1_U138                                          |hls_dummy_mul_10s_10s_18_1_1_1592                                                                                                                                         |    105|
|273   |    mul_10s_10s_18_1_1_U139                                          |hls_dummy_mul_10s_10s_18_1_1_1593                                                                                                                                         |    132|
|274   |    mul_10s_10s_18_1_1_U14                                           |hls_dummy_mul_10s_10s_18_1_1_1594                                                                                                                                         |    167|
|275   |    mul_10s_10s_18_1_1_U141                                          |hls_dummy_mul_10s_10s_18_1_1_1595                                                                                                                                         |     78|
|276   |    mul_10s_10s_18_1_1_U142                                          |hls_dummy_mul_10s_10s_18_1_1_1596                                                                                                                                         |     81|
|277   |    mul_10s_10s_18_1_1_U143                                          |hls_dummy_mul_10s_10s_18_1_1_1597                                                                                                                                         |     80|
|278   |    mul_10s_10s_18_1_1_U144                                          |hls_dummy_mul_10s_10s_18_1_1_1598                                                                                                                                         |     99|
|279   |    mul_10s_10s_18_1_1_U145                                          |hls_dummy_mul_10s_10s_18_1_1_1599                                                                                                                                         |     81|
|280   |    mul_10s_10s_18_1_1_U146                                          |hls_dummy_mul_10s_10s_18_1_1_1600                                                                                                                                         |     80|
|281   |    mul_10s_10s_18_1_1_U147                                          |hls_dummy_mul_10s_10s_18_1_1_1601                                                                                                                                         |     90|
|282   |    mul_10s_10s_18_1_1_U148                                          |hls_dummy_mul_10s_10s_18_1_1_1602                                                                                                                                         |     78|
|283   |    mul_10s_10s_18_1_1_U149                                          |hls_dummy_mul_10s_10s_18_1_1_1603                                                                                                                                         |     99|
|284   |    mul_10s_10s_18_1_1_U15                                           |hls_dummy_mul_10s_10s_18_1_1_1604                                                                                                                                         |    149|
|285   |    mul_10s_10s_18_1_1_U150                                          |hls_dummy_mul_10s_10s_18_1_1_1605                                                                                                                                         |      9|
|286   |    mul_10s_10s_18_1_1_U151                                          |hls_dummy_mul_10s_10s_18_1_1_1606                                                                                                                                         |     76|
|287   |    mul_10s_10s_18_1_1_U152                                          |hls_dummy_mul_10s_10s_18_1_1_1607                                                                                                                                         |    135|
|288   |    mul_10s_10s_18_1_1_U153                                          |hls_dummy_mul_10s_10s_18_1_1_1608                                                                                                                                         |    134|
|289   |    mul_10s_10s_18_1_1_U154                                          |hls_dummy_mul_10s_10s_18_1_1_1609                                                                                                                                         |    153|
|290   |    mul_10s_10s_18_1_1_U155                                          |hls_dummy_mul_10s_10s_18_1_1_1610                                                                                                                                         |    135|
|291   |    mul_10s_10s_18_1_1_U156                                          |hls_dummy_mul_10s_10s_18_1_1_1611                                                                                                                                         |    134|
|292   |    mul_10s_10s_18_1_1_U157                                          |hls_dummy_mul_10s_10s_18_1_1_1612                                                                                                                                         |     88|
|293   |    mul_10s_10s_18_1_1_U158                                          |hls_dummy_mul_10s_10s_18_1_1_1613                                                                                                                                         |     76|
|294   |    mul_10s_10s_18_1_1_U159                                          |hls_dummy_mul_10s_10s_18_1_1_1614                                                                                                                                         |    153|
|295   |    mul_10s_10s_18_1_1_U16                                           |hls_dummy_mul_10s_10s_18_1_1_1615                                                                                                                                         |    148|
|296   |    mul_10s_10s_18_1_1_U161                                          |hls_dummy_mul_10s_10s_18_1_1_1616                                                                                                                                         |    105|
|297   |    mul_10s_10s_18_1_1_U162                                          |hls_dummy_mul_10s_10s_18_1_1_1617                                                                                                                                         |    114|
|298   |    mul_10s_10s_18_1_1_U163                                          |hls_dummy_mul_10s_10s_18_1_1_1618                                                                                                                                         |    113|
|299   |    mul_10s_10s_18_1_1_U164                                          |hls_dummy_mul_10s_10s_18_1_1_1619                                                                                                                                         |    132|
|300   |    mul_10s_10s_18_1_1_U165                                          |hls_dummy_mul_10s_10s_18_1_1_1620                                                                                                                                         |    114|
|301   |    mul_10s_10s_18_1_1_U166                                          |hls_dummy_mul_10s_10s_18_1_1_1621                                                                                                                                         |    113|
|302   |    mul_10s_10s_18_1_1_U167                                          |hls_dummy_mul_10s_10s_18_1_1_1622                                                                                                                                         |    117|
|303   |    mul_10s_10s_18_1_1_U168                                          |hls_dummy_mul_10s_10s_18_1_1_1623                                                                                                                                         |    105|
|304   |    mul_10s_10s_18_1_1_U169                                          |hls_dummy_mul_10s_10s_18_1_1_1624                                                                                                                                         |    132|
|305   |    mul_10s_10s_18_1_1_U17                                           |hls_dummy_mul_10s_10s_18_1_1_1625                                                                                                                                         |    123|
|306   |    mul_10s_10s_18_1_1_U171                                          |hls_dummy_mul_10s_10s_18_1_1_1626                                                                                                                                         |     78|
|307   |    mul_10s_10s_18_1_1_U172                                          |hls_dummy_mul_10s_10s_18_1_1_1627                                                                                                                                         |     81|
|308   |    mul_10s_10s_18_1_1_U173                                          |hls_dummy_mul_10s_10s_18_1_1_1628                                                                                                                                         |     80|
|309   |    mul_10s_10s_18_1_1_U174                                          |hls_dummy_mul_10s_10s_18_1_1_1629                                                                                                                                         |     99|
|310   |    mul_10s_10s_18_1_1_U175                                          |hls_dummy_mul_10s_10s_18_1_1_1630                                                                                                                                         |     81|
|311   |    mul_10s_10s_18_1_1_U176                                          |hls_dummy_mul_10s_10s_18_1_1_1631                                                                                                                                         |     80|
|312   |    mul_10s_10s_18_1_1_U177                                          |hls_dummy_mul_10s_10s_18_1_1_1632                                                                                                                                         |     90|
|313   |    mul_10s_10s_18_1_1_U178                                          |hls_dummy_mul_10s_10s_18_1_1_1633                                                                                                                                         |     78|
|314   |    mul_10s_10s_18_1_1_U179                                          |hls_dummy_mul_10s_10s_18_1_1_1634                                                                                                                                         |     99|
|315   |    mul_10s_10s_18_1_1_U18                                           |hls_dummy_mul_10s_10s_18_1_1_1635                                                                                                                                         |    111|
|316   |    mul_10s_10s_18_1_1_U180                                          |hls_dummy_mul_10s_10s_18_1_1_1636                                                                                                                                         |      9|
|317   |    mul_10s_10s_18_1_1_U181                                          |hls_dummy_mul_10s_10s_18_1_1_1637                                                                                                                                         |     76|
|318   |    mul_10s_10s_18_1_1_U182                                          |hls_dummy_mul_10s_10s_18_1_1_1638                                                                                                                                         |    135|
|319   |    mul_10s_10s_18_1_1_U183                                          |hls_dummy_mul_10s_10s_18_1_1_1639                                                                                                                                         |    134|
|320   |    mul_10s_10s_18_1_1_U184                                          |hls_dummy_mul_10s_10s_18_1_1_1640                                                                                                                                         |    153|
|321   |    mul_10s_10s_18_1_1_U185                                          |hls_dummy_mul_10s_10s_18_1_1_1641                                                                                                                                         |    135|
|322   |    mul_10s_10s_18_1_1_U186                                          |hls_dummy_mul_10s_10s_18_1_1_1642                                                                                                                                         |    134|
|323   |    mul_10s_10s_18_1_1_U187                                          |hls_dummy_mul_10s_10s_18_1_1_1643                                                                                                                                         |     88|
|324   |    mul_10s_10s_18_1_1_U188                                          |hls_dummy_mul_10s_10s_18_1_1_1644                                                                                                                                         |     76|
|325   |    mul_10s_10s_18_1_1_U189                                          |hls_dummy_mul_10s_10s_18_1_1_1645                                                                                                                                         |    153|
|326   |    mul_10s_10s_18_1_1_U19                                           |hls_dummy_mul_10s_10s_18_1_1_1646                                                                                                                                         |    167|
|327   |    mul_10s_10s_18_1_1_U191                                          |hls_dummy_mul_10s_10s_18_1_1_1647                                                                                                                                         |    105|
|328   |    mul_10s_10s_18_1_1_U192                                          |hls_dummy_mul_10s_10s_18_1_1_1648                                                                                                                                         |    114|
|329   |    mul_10s_10s_18_1_1_U193                                          |hls_dummy_mul_10s_10s_18_1_1_1649                                                                                                                                         |    113|
|330   |    mul_10s_10s_18_1_1_U194                                          |hls_dummy_mul_10s_10s_18_1_1_1650                                                                                                                                         |    132|
|331   |    mul_10s_10s_18_1_1_U195                                          |hls_dummy_mul_10s_10s_18_1_1_1651                                                                                                                                         |    114|
|332   |    mul_10s_10s_18_1_1_U196                                          |hls_dummy_mul_10s_10s_18_1_1_1652                                                                                                                                         |    113|
|333   |    mul_10s_10s_18_1_1_U197                                          |hls_dummy_mul_10s_10s_18_1_1_1653                                                                                                                                         |     85|
|334   |    mul_10s_10s_18_1_1_U198                                          |hls_dummy_mul_10s_10s_18_1_1_1654                                                                                                                                         |     73|
|335   |    mul_10s_10s_18_1_1_U199                                          |hls_dummy_mul_10s_10s_18_1_1_1655                                                                                                                                         |    132|
|336   |    mul_10s_10s_18_1_1_U201                                          |hls_dummy_mul_10s_10s_18_1_1_1656                                                                                                                                         |     78|
|337   |    mul_10s_10s_18_1_1_U202                                          |hls_dummy_mul_10s_10s_18_1_1_1657                                                                                                                                         |     81|
|338   |    mul_10s_10s_18_1_1_U203                                          |hls_dummy_mul_10s_10s_18_1_1_1658                                                                                                                                         |     80|
|339   |    mul_10s_10s_18_1_1_U204                                          |hls_dummy_mul_10s_10s_18_1_1_1659                                                                                                                                         |     99|
|340   |    mul_10s_10s_18_1_1_U205                                          |hls_dummy_mul_10s_10s_18_1_1_1660                                                                                                                                         |     81|
|341   |    mul_10s_10s_18_1_1_U206                                          |hls_dummy_mul_10s_10s_18_1_1_1661                                                                                                                                         |     80|
|342   |    mul_10s_10s_18_1_1_U207                                          |hls_dummy_mul_10s_10s_18_1_1_1662                                                                                                                                         |     83|
|343   |    mul_10s_10s_18_1_1_U208                                          |hls_dummy_mul_10s_10s_18_1_1_1663                                                                                                                                         |     71|
|344   |    mul_10s_10s_18_1_1_U209                                          |hls_dummy_mul_10s_10s_18_1_1_1664                                                                                                                                         |     99|
|345   |    mul_10s_10s_18_1_1_U21                                           |hls_dummy_mul_10s_10s_18_1_1_1665                                                                                                                                         |     71|
|346   |    mul_10s_10s_18_1_1_U210                                          |hls_dummy_mul_10s_10s_18_1_1_1666                                                                                                                                         |      9|
|347   |    mul_10s_10s_18_1_1_U211                                          |hls_dummy_mul_10s_10s_18_1_1_1667                                                                                                                                         |     76|
|348   |    mul_10s_10s_18_1_1_U212                                          |hls_dummy_mul_10s_10s_18_1_1_1668                                                                                                                                         |    135|
|349   |    mul_10s_10s_18_1_1_U213                                          |hls_dummy_mul_10s_10s_18_1_1_1669                                                                                                                                         |    134|
|350   |    mul_10s_10s_18_1_1_U214                                          |hls_dummy_mul_10s_10s_18_1_1_1670                                                                                                                                         |    153|
|351   |    mul_10s_10s_18_1_1_U215                                          |hls_dummy_mul_10s_10s_18_1_1_1671                                                                                                                                         |    135|
|352   |    mul_10s_10s_18_1_1_U216                                          |hls_dummy_mul_10s_10s_18_1_1_1672                                                                                                                                         |    134|
|353   |    mul_10s_10s_18_1_1_U217                                          |hls_dummy_mul_10s_10s_18_1_1_1673                                                                                                                                         |     84|
|354   |    mul_10s_10s_18_1_1_U218                                          |hls_dummy_mul_10s_10s_18_1_1_1674                                                                                                                                         |     72|
|355   |    mul_10s_10s_18_1_1_U219                                          |hls_dummy_mul_10s_10s_18_1_1_1675                                                                                                                                         |    153|
|356   |    mul_10s_10s_18_1_1_U22                                           |hls_dummy_mul_10s_10s_18_1_1_1676                                                                                                                                         |     80|
|357   |    mul_10s_10s_18_1_1_U221                                          |hls_dummy_mul_10s_10s_18_1_1_1677                                                                                                                                         |     73|
|358   |    mul_10s_10s_18_1_1_U222                                          |hls_dummy_mul_10s_10s_18_1_1_1678                                                                                                                                         |    114|
|359   |    mul_10s_10s_18_1_1_U223                                          |hls_dummy_mul_10s_10s_18_1_1_1679                                                                                                                                         |    113|
|360   |    mul_10s_10s_18_1_1_U224                                          |hls_dummy_mul_10s_10s_18_1_1_1680                                                                                                                                         |    132|
|361   |    mul_10s_10s_18_1_1_U225                                          |hls_dummy_mul_10s_10s_18_1_1_1681                                                                                                                                         |    114|
|362   |    mul_10s_10s_18_1_1_U226                                          |hls_dummy_mul_10s_10s_18_1_1_1682                                                                                                                                         |    113|
|363   |    mul_10s_10s_18_1_1_U227                                          |hls_dummy_mul_10s_10s_18_1_1_1683                                                                                                                                         |     85|
|364   |    mul_10s_10s_18_1_1_U228                                          |hls_dummy_mul_10s_10s_18_1_1_1684                                                                                                                                         |     73|
|365   |    mul_10s_10s_18_1_1_U229                                          |hls_dummy_mul_10s_10s_18_1_1_1685                                                                                                                                         |    132|
|366   |    mul_10s_10s_18_1_1_U23                                           |hls_dummy_mul_10s_10s_18_1_1_1686                                                                                                                                         |     79|
|367   |    mul_10s_10s_18_1_1_U231                                          |hls_dummy_mul_10s_10s_18_1_1_1687                                                                                                                                         |     71|
|368   |    mul_10s_10s_18_1_1_U232                                          |hls_dummy_mul_10s_10s_18_1_1_1688                                                                                                                                         |     81|
|369   |    mul_10s_10s_18_1_1_U233                                          |hls_dummy_mul_10s_10s_18_1_1_1689                                                                                                                                         |     80|
|370   |    mul_10s_10s_18_1_1_U234                                          |hls_dummy_mul_10s_10s_18_1_1_1690                                                                                                                                         |     99|
|371   |    mul_10s_10s_18_1_1_U235                                          |hls_dummy_mul_10s_10s_18_1_1_1691                                                                                                                                         |     81|
|372   |    mul_10s_10s_18_1_1_U236                                          |hls_dummy_mul_10s_10s_18_1_1_1692                                                                                                                                         |     80|
|373   |    mul_10s_10s_18_1_1_U237                                          |hls_dummy_mul_10s_10s_18_1_1_1693                                                                                                                                         |     83|
|374   |    mul_10s_10s_18_1_1_U238                                          |hls_dummy_mul_10s_10s_18_1_1_1694                                                                                                                                         |     71|
|375   |    mul_10s_10s_18_1_1_U239                                          |hls_dummy_mul_10s_10s_18_1_1_1695                                                                                                                                         |     99|
|376   |    mul_10s_10s_18_1_1_U24                                           |hls_dummy_mul_10s_10s_18_1_1_1696                                                                                                                                         |     98|
|377   |    mul_10s_10s_18_1_1_U240                                          |hls_dummy_mul_10s_10s_18_1_1_1697                                                                                                                                         |      9|
|378   |    mul_10s_10s_18_1_1_U241                                          |hls_dummy_mul_10s_10s_18_1_1_1698                                                                                                                                         |     72|
|379   |    mul_10s_10s_18_1_1_U242                                          |hls_dummy_mul_10s_10s_18_1_1_1699                                                                                                                                         |    135|
|380   |    mul_10s_10s_18_1_1_U243                                          |hls_dummy_mul_10s_10s_18_1_1_1700                                                                                                                                         |    134|
|381   |    mul_10s_10s_18_1_1_U244                                          |hls_dummy_mul_10s_10s_18_1_1_1701                                                                                                                                         |    153|
|382   |    mul_10s_10s_18_1_1_U245                                          |hls_dummy_mul_10s_10s_18_1_1_1702                                                                                                                                         |    135|
|383   |    mul_10s_10s_18_1_1_U246                                          |hls_dummy_mul_10s_10s_18_1_1_1703                                                                                                                                         |    134|
|384   |    mul_10s_10s_18_1_1_U247                                          |hls_dummy_mul_10s_10s_18_1_1_1704                                                                                                                                         |     84|
|385   |    mul_10s_10s_18_1_1_U248                                          |hls_dummy_mul_10s_10s_18_1_1_1705                                                                                                                                         |     72|
|386   |    mul_10s_10s_18_1_1_U249                                          |hls_dummy_mul_10s_10s_18_1_1_1706                                                                                                                                         |    153|
|387   |    mul_10s_10s_18_1_1_U25                                           |hls_dummy_mul_10s_10s_18_1_1_1707                                                                                                                                         |     80|
|388   |    mul_10s_10s_18_1_1_U251                                          |hls_dummy_mul_10s_10s_18_1_1_1708                                                                                                                                         |     73|
|389   |    mul_10s_10s_18_1_1_U252                                          |hls_dummy_mul_10s_10s_18_1_1_1709                                                                                                                                         |    114|
|390   |    mul_10s_10s_18_1_1_U253                                          |hls_dummy_mul_10s_10s_18_1_1_1710                                                                                                                                         |    113|
|391   |    mul_10s_10s_18_1_1_U254                                          |hls_dummy_mul_10s_10s_18_1_1_1711                                                                                                                                         |    132|
|392   |    mul_10s_10s_18_1_1_U255                                          |hls_dummy_mul_10s_10s_18_1_1_1712                                                                                                                                         |    114|
|393   |    mul_10s_10s_18_1_1_U256                                          |hls_dummy_mul_10s_10s_18_1_1_1713                                                                                                                                         |    113|
|394   |    mul_10s_10s_18_1_1_U257                                          |hls_dummy_mul_10s_10s_18_1_1_1714                                                                                                                                         |     85|
|395   |    mul_10s_10s_18_1_1_U258                                          |hls_dummy_mul_10s_10s_18_1_1_1715                                                                                                                                         |     73|
|396   |    mul_10s_10s_18_1_1_U259                                          |hls_dummy_mul_10s_10s_18_1_1_1716                                                                                                                                         |    132|
|397   |    mul_10s_10s_18_1_1_U26                                           |hls_dummy_mul_10s_10s_18_1_1_1717                                                                                                                                         |     79|
|398   |    mul_10s_10s_18_1_1_U261                                          |hls_dummy_mul_10s_10s_18_1_1_1718                                                                                                                                         |     71|
|399   |    mul_10s_10s_18_1_1_U262                                          |hls_dummy_mul_10s_10s_18_1_1_1719                                                                                                                                         |     81|
|400   |    mul_10s_10s_18_1_1_U263                                          |hls_dummy_mul_10s_10s_18_1_1_1720                                                                                                                                         |     80|
|401   |    mul_10s_10s_18_1_1_U264                                          |hls_dummy_mul_10s_10s_18_1_1_1721                                                                                                                                         |     99|
|402   |    mul_10s_10s_18_1_1_U265                                          |hls_dummy_mul_10s_10s_18_1_1_1722                                                                                                                                         |     81|
|403   |    mul_10s_10s_18_1_1_U266                                          |hls_dummy_mul_10s_10s_18_1_1_1723                                                                                                                                         |     80|
|404   |    mul_10s_10s_18_1_1_U267                                          |hls_dummy_mul_10s_10s_18_1_1_1724                                                                                                                                         |     83|
|405   |    mul_10s_10s_18_1_1_U268                                          |hls_dummy_mul_10s_10s_18_1_1_1725                                                                                                                                         |     71|
|406   |    mul_10s_10s_18_1_1_U269                                          |hls_dummy_mul_10s_10s_18_1_1_1726                                                                                                                                         |     99|
|407   |    mul_10s_10s_18_1_1_U27                                           |hls_dummy_mul_10s_10s_18_1_1_1727                                                                                                                                         |     83|
|408   |    mul_10s_10s_18_1_1_U270                                          |hls_dummy_mul_10s_10s_18_1_1_1728                                                                                                                                         |      9|
|409   |    mul_10s_10s_18_1_1_U271                                          |hls_dummy_mul_10s_10s_18_1_1_1729                                                                                                                                         |     72|
|410   |    mul_10s_10s_18_1_1_U272                                          |hls_dummy_mul_10s_10s_18_1_1_1730                                                                                                                                         |    135|
|411   |    mul_10s_10s_18_1_1_U273                                          |hls_dummy_mul_10s_10s_18_1_1_1731                                                                                                                                         |    134|
|412   |    mul_10s_10s_18_1_1_U274                                          |hls_dummy_mul_10s_10s_18_1_1_1732                                                                                                                                         |    153|
|413   |    mul_10s_10s_18_1_1_U275                                          |hls_dummy_mul_10s_10s_18_1_1_1733                                                                                                                                         |    135|
|414   |    mul_10s_10s_18_1_1_U276                                          |hls_dummy_mul_10s_10s_18_1_1_1734                                                                                                                                         |    134|
|415   |    mul_10s_10s_18_1_1_U277                                          |hls_dummy_mul_10s_10s_18_1_1_1735                                                                                                                                         |     84|
|416   |    mul_10s_10s_18_1_1_U278                                          |hls_dummy_mul_10s_10s_18_1_1_1736                                                                                                                                         |     72|
|417   |    mul_10s_10s_18_1_1_U279                                          |hls_dummy_mul_10s_10s_18_1_1_1737                                                                                                                                         |    153|
|418   |    mul_10s_10s_18_1_1_U28                                           |hls_dummy_mul_10s_10s_18_1_1_1738                                                                                                                                         |     71|
|419   |    mul_10s_10s_18_1_1_U281                                          |hls_dummy_mul_10s_10s_18_1_1_1739                                                                                                                                         |    106|
|420   |    mul_10s_10s_18_1_1_U282                                          |hls_dummy_mul_10s_10s_18_1_1_1740                                                                                                                                         |    115|
|421   |    mul_10s_10s_18_1_1_U283                                          |hls_dummy_mul_10s_10s_18_1_1_1741                                                                                                                                         |    114|
|422   |    mul_10s_10s_18_1_1_U284                                          |hls_dummy_mul_10s_10s_18_1_1_1742                                                                                                                                         |    133|
|423   |    mul_10s_10s_18_1_1_U285                                          |hls_dummy_mul_10s_10s_18_1_1_1743                                                                                                                                         |    115|
|424   |    mul_10s_10s_18_1_1_U286                                          |hls_dummy_mul_10s_10s_18_1_1_1744                                                                                                                                         |    114|
|425   |    mul_10s_10s_18_1_1_U287                                          |hls_dummy_mul_10s_10s_18_1_1_1745                                                                                                                                         |    118|
|426   |    mul_10s_10s_18_1_1_U288                                          |hls_dummy_mul_10s_10s_18_1_1_1746                                                                                                                                         |    106|
|427   |    mul_10s_10s_18_1_1_U289                                          |hls_dummy_mul_10s_10s_18_1_1_1747                                                                                                                                         |    133|
|428   |    mul_10s_10s_18_1_1_U29                                           |hls_dummy_mul_10s_10s_18_1_1_1748                                                                                                                                         |     98|
|429   |    mul_10s_10s_18_1_1_U291                                          |hls_dummy_mul_10s_10s_18_1_1_1749                                                                                                                                         |     78|
|430   |    mul_10s_10s_18_1_1_U292                                          |hls_dummy_mul_10s_10s_18_1_1_1750                                                                                                                                         |     81|
|431   |    mul_10s_10s_18_1_1_U293                                          |hls_dummy_mul_10s_10s_18_1_1_1751                                                                                                                                         |     80|
|432   |    mul_10s_10s_18_1_1_U294                                          |hls_dummy_mul_10s_10s_18_1_1_1752                                                                                                                                         |     99|
|433   |    mul_10s_10s_18_1_1_U295                                          |hls_dummy_mul_10s_10s_18_1_1_1753                                                                                                                                         |     81|
|434   |    mul_10s_10s_18_1_1_U296                                          |hls_dummy_mul_10s_10s_18_1_1_1754                                                                                                                                         |     80|
|435   |    mul_10s_10s_18_1_1_U297                                          |hls_dummy_mul_10s_10s_18_1_1_1755                                                                                                                                         |     90|
|436   |    mul_10s_10s_18_1_1_U298                                          |hls_dummy_mul_10s_10s_18_1_1_1756                                                                                                                                         |     78|
|437   |    mul_10s_10s_18_1_1_U299                                          |hls_dummy_mul_10s_10s_18_1_1_1757                                                                                                                                         |     99|
|438   |    mul_10s_10s_18_1_1_U30                                           |hls_dummy_mul_10s_10s_18_1_1_1758                                                                                                                                         |      9|
|439   |    mul_10s_10s_18_1_1_U300                                          |hls_dummy_mul_10s_10s_18_1_1_1759                                                                                                                                         |      9|
|440   |    mul_10s_10s_18_1_1_U301                                          |hls_dummy_mul_10s_10s_18_1_1_1760                                                                                                                                         |     75|
|441   |    mul_10s_10s_18_1_1_U302                                          |hls_dummy_mul_10s_10s_18_1_1_1761                                                                                                                                         |    134|
|442   |    mul_10s_10s_18_1_1_U303                                          |hls_dummy_mul_10s_10s_18_1_1_1762                                                                                                                                         |    133|
|443   |    mul_10s_10s_18_1_1_U304                                          |hls_dummy_mul_10s_10s_18_1_1_1763                                                                                                                                         |    152|
|444   |    mul_10s_10s_18_1_1_U305                                          |hls_dummy_mul_10s_10s_18_1_1_1764                                                                                                                                         |    134|
|445   |    mul_10s_10s_18_1_1_U306                                          |hls_dummy_mul_10s_10s_18_1_1_1765                                                                                                                                         |    133|
|446   |    mul_10s_10s_18_1_1_U307                                          |hls_dummy_mul_10s_10s_18_1_1_1766                                                                                                                                         |     87|
|447   |    mul_10s_10s_18_1_1_U308                                          |hls_dummy_mul_10s_10s_18_1_1_1767                                                                                                                                         |     75|
|448   |    mul_10s_10s_18_1_1_U309                                          |hls_dummy_mul_10s_10s_18_1_1_1768                                                                                                                                         |    152|
|449   |    mul_10s_10s_18_1_1_U31                                           |hls_dummy_mul_10s_10s_18_1_1_1769                                                                                                                                         |     72|
|450   |    mul_10s_10s_18_1_1_U32                                           |hls_dummy_mul_10s_10s_18_1_1_1770                                                                                                                                         |    135|
|451   |    mul_10s_10s_18_1_1_U33                                           |hls_dummy_mul_10s_10s_18_1_1_1771                                                                                                                                         |    134|
|452   |    mul_10s_10s_18_1_1_U34                                           |hls_dummy_mul_10s_10s_18_1_1_1772                                                                                                                                         |    153|
|453   |    mul_10s_10s_18_1_1_U35                                           |hls_dummy_mul_10s_10s_18_1_1_1773                                                                                                                                         |    135|
|454   |    mul_10s_10s_18_1_1_U36                                           |hls_dummy_mul_10s_10s_18_1_1_1774                                                                                                                                         |    134|
|455   |    mul_10s_10s_18_1_1_U37                                           |hls_dummy_mul_10s_10s_18_1_1_1775                                                                                                                                         |     84|
|456   |    mul_10s_10s_18_1_1_U38                                           |hls_dummy_mul_10s_10s_18_1_1_1776                                                                                                                                         |     72|
|457   |    mul_10s_10s_18_1_1_U39                                           |hls_dummy_mul_10s_10s_18_1_1_1777                                                                                                                                         |    153|
|458   |    mul_10s_10s_18_1_1_U41                                           |hls_dummy_mul_10s_10s_18_1_1_1778                                                                                                                                         |     73|
|459   |    mul_10s_10s_18_1_1_U42                                           |hls_dummy_mul_10s_10s_18_1_1_1779                                                                                                                                         |    114|
|460   |    mul_10s_10s_18_1_1_U43                                           |hls_dummy_mul_10s_10s_18_1_1_1780                                                                                                                                         |    113|
|461   |    mul_10s_10s_18_1_1_U44                                           |hls_dummy_mul_10s_10s_18_1_1_1781                                                                                                                                         |    132|
|462   |    mul_10s_10s_18_1_1_U45                                           |hls_dummy_mul_10s_10s_18_1_1_1782                                                                                                                                         |    114|
|463   |    mul_10s_10s_18_1_1_U46                                           |hls_dummy_mul_10s_10s_18_1_1_1783                                                                                                                                         |    113|
|464   |    mul_10s_10s_18_1_1_U47                                           |hls_dummy_mul_10s_10s_18_1_1_1784                                                                                                                                         |    117|
|465   |    mul_10s_10s_18_1_1_U48                                           |hls_dummy_mul_10s_10s_18_1_1_1785                                                                                                                                         |    105|
|466   |    mul_10s_10s_18_1_1_U49                                           |hls_dummy_mul_10s_10s_18_1_1_1786                                                                                                                                         |    132|
|467   |    mul_10s_10s_18_1_1_U51                                           |hls_dummy_mul_10s_10s_18_1_1_1787                                                                                                                                         |     71|
|468   |    mul_10s_10s_18_1_1_U52                                           |hls_dummy_mul_10s_10s_18_1_1_1788                                                                                                                                         |     81|
|469   |    mul_10s_10s_18_1_1_U53                                           |hls_dummy_mul_10s_10s_18_1_1_1789                                                                                                                                         |     80|
|470   |    mul_10s_10s_18_1_1_U54                                           |hls_dummy_mul_10s_10s_18_1_1_1790                                                                                                                                         |     99|
|471   |    mul_10s_10s_18_1_1_U55                                           |hls_dummy_mul_10s_10s_18_1_1_1791                                                                                                                                         |     81|
|472   |    mul_10s_10s_18_1_1_U56                                           |hls_dummy_mul_10s_10s_18_1_1_1792                                                                                                                                         |     80|
|473   |    mul_10s_10s_18_1_1_U57                                           |hls_dummy_mul_10s_10s_18_1_1_1793                                                                                                                                         |     90|
|474   |    mul_10s_10s_18_1_1_U58                                           |hls_dummy_mul_10s_10s_18_1_1_1794                                                                                                                                         |     78|
|475   |    mul_10s_10s_18_1_1_U59                                           |hls_dummy_mul_10s_10s_18_1_1_1795                                                                                                                                         |     99|
|476   |    mul_10s_10s_18_1_1_U60                                           |hls_dummy_mul_10s_10s_18_1_1_1796                                                                                                                                         |      9|
|477   |    mul_10s_10s_18_1_1_U61                                           |hls_dummy_mul_10s_10s_18_1_1_1797                                                                                                                                         |     72|
|478   |    mul_10s_10s_18_1_1_U62                                           |hls_dummy_mul_10s_10s_18_1_1_1798                                                                                                                                         |    135|
|479   |    mul_10s_10s_18_1_1_U63                                           |hls_dummy_mul_10s_10s_18_1_1_1799                                                                                                                                         |    134|
|480   |    mul_10s_10s_18_1_1_U64                                           |hls_dummy_mul_10s_10s_18_1_1_1800                                                                                                                                         |    153|
|481   |    mul_10s_10s_18_1_1_U65                                           |hls_dummy_mul_10s_10s_18_1_1_1801                                                                                                                                         |    135|
|482   |    mul_10s_10s_18_1_1_U66                                           |hls_dummy_mul_10s_10s_18_1_1_1802                                                                                                                                         |    134|
|483   |    mul_10s_10s_18_1_1_U67                                           |hls_dummy_mul_10s_10s_18_1_1_1803                                                                                                                                         |     88|
|484   |    mul_10s_10s_18_1_1_U68                                           |hls_dummy_mul_10s_10s_18_1_1_1804                                                                                                                                         |     76|
|485   |    mul_10s_10s_18_1_1_U69                                           |hls_dummy_mul_10s_10s_18_1_1_1805                                                                                                                                         |    153|
|486   |    mul_10s_10s_18_1_1_U71                                           |hls_dummy_mul_10s_10s_18_1_1_1806                                                                                                                                         |    105|
|487   |    mul_10s_10s_18_1_1_U72                                           |hls_dummy_mul_10s_10s_18_1_1_1807                                                                                                                                         |    114|
|488   |    mul_10s_10s_18_1_1_U73                                           |hls_dummy_mul_10s_10s_18_1_1_1808                                                                                                                                         |    113|
|489   |    mul_10s_10s_18_1_1_U74                                           |hls_dummy_mul_10s_10s_18_1_1_1809                                                                                                                                         |    132|
|490   |    mul_10s_10s_18_1_1_U75                                           |hls_dummy_mul_10s_10s_18_1_1_1810                                                                                                                                         |    114|
|491   |    mul_10s_10s_18_1_1_U76                                           |hls_dummy_mul_10s_10s_18_1_1_1811                                                                                                                                         |    113|
|492   |    mul_10s_10s_18_1_1_U77                                           |hls_dummy_mul_10s_10s_18_1_1_1812                                                                                                                                         |    117|
|493   |    mul_10s_10s_18_1_1_U78                                           |hls_dummy_mul_10s_10s_18_1_1_1813                                                                                                                                         |    105|
|494   |    mul_10s_10s_18_1_1_U79                                           |hls_dummy_mul_10s_10s_18_1_1_1814                                                                                                                                         |    132|
|495   |    mul_10s_10s_18_1_1_U81                                           |hls_dummy_mul_10s_10s_18_1_1_1815                                                                                                                                         |     78|
|496   |    mul_10s_10s_18_1_1_U82                                           |hls_dummy_mul_10s_10s_18_1_1_1816                                                                                                                                         |     81|
|497   |    mul_10s_10s_18_1_1_U83                                           |hls_dummy_mul_10s_10s_18_1_1_1817                                                                                                                                         |     80|
|498   |    mul_10s_10s_18_1_1_U84                                           |hls_dummy_mul_10s_10s_18_1_1_1818                                                                                                                                         |     99|
|499   |    mul_10s_10s_18_1_1_U85                                           |hls_dummy_mul_10s_10s_18_1_1_1819                                                                                                                                         |     81|
|500   |    mul_10s_10s_18_1_1_U86                                           |hls_dummy_mul_10s_10s_18_1_1_1820                                                                                                                                         |     80|
|501   |    mul_10s_10s_18_1_1_U87                                           |hls_dummy_mul_10s_10s_18_1_1_1821                                                                                                                                         |     90|
|502   |    mul_10s_10s_18_1_1_U88                                           |hls_dummy_mul_10s_10s_18_1_1_1822                                                                                                                                         |     78|
|503   |    mul_10s_10s_18_1_1_U89                                           |hls_dummy_mul_10s_10s_18_1_1_1823                                                                                                                                         |     99|
|504   |    mul_10s_10s_18_1_1_U90                                           |hls_dummy_mul_10s_10s_18_1_1_1824                                                                                                                                         |      9|
|505   |    mul_10s_10s_18_1_1_U91                                           |hls_dummy_mul_10s_10s_18_1_1_1825                                                                                                                                         |     76|
|506   |    mul_10s_10s_18_1_1_U92                                           |hls_dummy_mul_10s_10s_18_1_1_1826                                                                                                                                         |    135|
|507   |    mul_10s_10s_18_1_1_U93                                           |hls_dummy_mul_10s_10s_18_1_1_1827                                                                                                                                         |    134|
|508   |    mul_10s_10s_18_1_1_U94                                           |hls_dummy_mul_10s_10s_18_1_1_1828                                                                                                                                         |    153|
|509   |    mul_10s_10s_18_1_1_U95                                           |hls_dummy_mul_10s_10s_18_1_1_1829                                                                                                                                         |    135|
|510   |    mul_10s_10s_18_1_1_U96                                           |hls_dummy_mul_10s_10s_18_1_1_1830                                                                                                                                         |    134|
|511   |    mul_10s_10s_18_1_1_U97                                           |hls_dummy_mul_10s_10s_18_1_1_1831                                                                                                                                         |     88|
|512   |    mul_10s_10s_18_1_1_U98                                           |hls_dummy_mul_10s_10s_18_1_1_1832                                                                                                                                         |     76|
|513   |    mul_10s_10s_18_1_1_U99                                           |hls_dummy_mul_10s_10s_18_1_1_1833                                                                                                                                         |    153|
|514   |    mul_10s_8ns_18_1_1_U10                                           |hls_dummy_mul_10s_8ns_18_1_1                                                                                                                                              |     15|
|515   |    mul_10s_8ns_18_1_1_U100                                          |hls_dummy_mul_10s_8ns_18_1_1_1834                                                                                                                                         |     15|
|516   |    mul_10s_8ns_18_1_1_U130                                          |hls_dummy_mul_10s_8ns_18_1_1_1835                                                                                                                                         |     15|
|517   |    mul_10s_8ns_18_1_1_U160                                          |hls_dummy_mul_10s_8ns_18_1_1_1836                                                                                                                                         |     15|
|518   |    mul_10s_8ns_18_1_1_U190                                          |hls_dummy_mul_10s_8ns_18_1_1_1837                                                                                                                                         |     15|
|519   |    mul_10s_8ns_18_1_1_U220                                          |hls_dummy_mul_10s_8ns_18_1_1_1838                                                                                                                                         |     15|
|520   |    mul_10s_8ns_18_1_1_U250                                          |hls_dummy_mul_10s_8ns_18_1_1_1839                                                                                                                                         |     15|
|521   |    mul_10s_8ns_18_1_1_U280                                          |hls_dummy_mul_10s_8ns_18_1_1_1840                                                                                                                                         |     15|
|522   |    mul_10s_8ns_18_1_1_U40                                           |hls_dummy_mul_10s_8ns_18_1_1_1841                                                                                                                                         |     15|
|523   |    mul_10s_8ns_18_1_1_U70                                           |hls_dummy_mul_10s_8ns_18_1_1_1842                                                                                                                                         |     15|
|524   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_s                                                                                                |  41795|
|525   |    tmp_reg_107383_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/tmp_539_reg_116611_reg_funnel__2                                                                       |      8|
|526   |    tmp_59_reg_108411_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/tmp_539_reg_116611_reg_funnel__3                                                                       |      8|
|527   |    tmp_179_reg_110449_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/tmp_539_reg_116611_reg_funnel__1                                                                       |      8|
|528   |    tmp_539_reg_116611_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/tmp_539_reg_116611_reg_funnel                                                                          |      8|
|529   |    tmp_479_reg_115589_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/tmp_479_reg_115589_reg_funnel                                                                          |      8|
|530   |    tmp_359_reg_113545_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/tmp_479_reg_115589_reg_funnel__1                                                                       |      8|
|531   |    tmp_119_reg_109433_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/tmp_479_reg_115589_reg_funnel__2                                                                       |      8|
|532   |    tmp_419_reg_114567_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/tmp_419_reg_114567_reg_funnel                                                                          |      8|
|533   |    tmp_299_reg_112505_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/tmp_419_reg_114567_reg_funnel__2                                                                       |      8|
|534   |    tmp_239_reg_111477_reg                                           |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/tmp_419_reg_114567_reg_funnel__1                                                                       |      8|
|535   |    mac_muladd_10s_10s_18ns_18_1_1_U1000                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                                                                                                                  |     19|
|536   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1544                                                                                                                     |     19|
|537   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__126  |      8|
|538   |    mac_muladd_10s_10s_18ns_18_1_1_U1002                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_108                                                                                                                              |     73|
|539   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1543                                                                                                                     |     73|
|540   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__98   |      8|
|541   |    mac_muladd_10s_10s_18ns_18_1_1_U1003                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_109                                                                                                                              |     23|
|542   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1542                                                                                                                     |     23|
|543   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__42   |      8|
|544   |    mac_muladd_10s_10s_18ns_18_1_1_U1004                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_110                                                                                                                              |     23|
|545   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1541                                                                                                                     |     23|
|546   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__14   |      8|
|547   |    mac_muladd_10s_10s_18ns_18_1_1_U1005                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_111                                                                                                                              |     42|
|548   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1540                                                                                                                     |     42|
|549   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__124  |      8|
|550   |    mac_muladd_10s_10s_18ns_18_1_1_U1006                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_112                                                                                                                              |     22|
|551   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1539                                                                                                                     |     22|
|552   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__8    |      8|
|553   |    mac_muladd_10s_10s_18ns_18_1_1_U1007                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_113                                                                                                                              |     20|
|554   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1538                                                                                                                     |     20|
|555   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__11   |      8|
|556   |    mac_muladd_10s_10s_18ns_18_1_1_U1008                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_114                                                                                                                              |     23|
|557   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1537                                                                                                                     |     23|
|558   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__11   |      8|
|559   |    mac_muladd_10s_10s_18ns_18_1_1_U1009                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_115                                                                                                                              |     22|
|560   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1536                                                                                                                     |     22|
|561   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__97   |      8|
|562   |    mac_muladd_10s_10s_18ns_18_1_1_U1010                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_116                                                                                                                              |     20|
|563   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1535                                                                                                                     |     20|
|564   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__128  |      8|
|565   |    mac_muladd_10s_10s_18ns_18_1_1_U1011                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_117                                                                                                                              |     73|
|566   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1534                                                                                                                     |     73|
|567   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__7    |      8|
|568   |    mac_muladd_10s_10s_18ns_18_1_1_U1012                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_118                                                                                                                              |     39|
|569   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1533                                                                                                                     |     39|
|570   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__45   |      8|
|571   |    mac_muladd_10s_10s_18ns_18_1_1_U1013                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_119                                                                                                                              |     23|
|572   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1532                                                                                                                     |     23|
|573   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__56   |      8|
|574   |    mac_muladd_10s_10s_18ns_18_1_1_U1014                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_120                                                                                                                              |     42|
|575   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1531                                                                                                                     |     42|
|576   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__77   |      8|
|577   |    mac_muladd_10s_10s_18ns_18_1_1_U1015                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_121                                                                                                                              |     21|
|578   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1530                                                                                                                     |     21|
|579   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__17   |      8|
|580   |    mac_muladd_10s_10s_18ns_18_1_1_U1016                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_122                                                                                                                              |     21|
|581   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1529                                                                                                                     |     21|
|582   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__16   |      8|
|583   |    mac_muladd_10s_10s_18ns_18_1_1_U1017                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_123                                                                                                                              |     23|
|584   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1528                                                                                                                     |     23|
|585   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__22   |      8|
|586   |    mac_muladd_10s_10s_18ns_18_1_1_U1018                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_124                                                                                                                              |     21|
|587   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1527                                                                                                                     |     21|
|588   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__91   |      8|
|589   |    mac_muladd_10s_10s_18ns_18_1_1_U1019                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_125                                                                                                                              |     20|
|590   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1526                                                                                                                     |     20|
|591   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__72   |      8|
|592   |    mac_muladd_10s_10s_18ns_18_1_1_U1021                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_126                                                                                                                              |     69|
|593   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1525                                                                                                                     |     69|
|594   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__81   |      8|
|595   |    mac_muladd_10s_10s_18ns_18_1_1_U1022                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_127                                                                                                                              |     21|
|596   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1524                                                                                                                     |     21|
|597   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__103  |      8|
|598   |    mac_muladd_10s_10s_18ns_18_1_1_U1023                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_128                                                                                                                              |     21|
|599   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1523                                                                                                                     |     21|
|600   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__127  |      8|
|601   |    mac_muladd_10s_10s_18ns_18_1_1_U1024                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_129                                                                                                                              |     40|
|602   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1522                                                                                                                     |     40|
|603   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__95   |      8|
|604   |    mac_muladd_10s_10s_18ns_18_1_1_U1025                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_130                                                                                                                              |     19|
|605   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1521                                                                                                                     |     19|
|606   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__83   |      8|
|607   |    mac_muladd_10s_10s_18ns_18_1_1_U1026                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_131                                                                                                                              |     17|
|608   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1520                                                                                                                     |     17|
|609   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__3    |      8|
|610   |    mac_muladd_10s_10s_18ns_18_1_1_U1027                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_132                                                                                                                              |     21|
|611   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1519                                                                                                                     |     21|
|612   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__115  |      8|
|613   |    mac_muladd_10s_10s_18ns_18_1_1_U1028                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_133                                                                                                                              |     19|
|614   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1518                                                                                                                     |     19|
|615   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__71   |      8|
|616   |    mac_muladd_10s_10s_18ns_18_1_1_U1029                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_134                                                                                                                              |     19|
|617   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1517                                                                                                                     |     19|
|618   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__101  |      8|
|619   |    mac_muladd_10s_10s_18ns_18_1_1_U1031                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_135                                                                                                                              |     73|
|620   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1516                                                                                                                     |     73|
|621   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__140  |      8|
|622   |    mac_muladd_10s_10s_18ns_18_1_1_U1032                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_136                                                                                                                              |     24|
|623   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1515                                                                                                                     |     24|
|624   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__135  |      8|
|625   |    mac_muladd_10s_10s_18ns_18_1_1_U1033                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_137                                                                                                                              |     24|
|626   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1514                                                                                                                     |     24|
|627   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__50   |      8|
|628   |    mac_muladd_10s_10s_18ns_18_1_1_U1034                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_138                                                                                                                              |     42|
|629   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1513                                                                                                                     |     42|
|630   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__88   |      8|
|631   |    mac_muladd_10s_10s_18ns_18_1_1_U1035                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_139                                                                                                                              |     21|
|632   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1512                                                                                                                     |     21|
|633   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__105  |      8|
|634   |    mac_muladd_10s_10s_18ns_18_1_1_U1036                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_140                                                                                                                              |     21|
|635   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1511                                                                                                                     |     21|
|636   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__13   |      8|
|637   |    mac_muladd_10s_10s_18ns_18_1_1_U1037                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_141                                                                                                                              |     23|
|638   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1510                                                                                                                     |     23|
|639   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__108  |      8|
|640   |    mac_muladd_10s_10s_18ns_18_1_1_U1038                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_142                                                                                                                              |     22|
|641   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1509                                                                                                                     |     22|
|642   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__132  |      8|
|643   |    mac_muladd_10s_10s_18ns_18_1_1_U1039                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_143                                                                                                                              |     20|
|644   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1508                                                                                                                     |     20|
|645   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__30   |      8|
|646   |    mac_muladd_10s_10s_18ns_18_1_1_U1040                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_144                                                                                                                              |     73|
|647   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1507                                                                                                                     |     73|
|648   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__40   |      8|
|649   |    mac_muladd_10s_10s_18ns_18_1_1_U1041                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_145                                                                                                                              |     40|
|650   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1506                                                                                                                     |     40|
|651   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__12   |      8|
|652   |    mac_muladd_10s_10s_18ns_18_1_1_U1042                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_146                                                                                                                              |     23|
|653   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1505                                                                                                                     |     23|
|654   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__21   |      8|
|655   |    mac_muladd_10s_10s_18ns_18_1_1_U1043                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_147                                                                                                                              |     42|
|656   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1504                                                                                                                     |     42|
|657   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__1    |      8|
|658   |    mac_muladd_10s_10s_18ns_18_1_1_U1044                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_148                                                                                                                              |     21|
|659   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1503                                                                                                                     |     21|
|660   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__35   |      8|
|661   |    mac_muladd_10s_10s_18ns_18_1_1_U1045                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_149                                                                                                                              |     22|
|662   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1502                                                                                                                     |     22|
|663   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__7    |      8|
|664   |    mac_muladd_10s_10s_18ns_18_1_1_U1046                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_150                                                                                                                              |     23|
|665   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1501                                                                                                                     |     23|
|666   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__130  |      8|
|667   |    mac_muladd_10s_10s_18ns_18_1_1_U1047                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_151                                                                                                                              |     21|
|668   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1500                                                                                                                     |     21|
|669   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__123  |      8|
|670   |    mac_muladd_10s_10s_18ns_18_1_1_U1048                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_152                                                                                                                              |     22|
|671   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1499                                                                                                                     |     22|
|672   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__6    |      8|
|673   |    mac_muladd_10s_10s_18ns_18_1_1_U1050                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_153                                                                                                                              |     69|
|674   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1498                                                                                                                     |     69|
|675   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__139  |      8|
|676   |    mac_muladd_10s_10s_18ns_18_1_1_U1051                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_154                                                                                                                              |     20|
|677   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1497                                                                                                                     |     20|
|678   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__6    |      8|
|679   |    mac_muladd_10s_10s_18ns_18_1_1_U1052                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_155                                                                                                                              |     21|
|680   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1496                                                                                                                     |     21|
|681   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__26   |      8|
|682   |    mac_muladd_10s_10s_18ns_18_1_1_U1053                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_156                                                                                                                              |     40|
|683   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1495                                                                                                                     |     40|
|684   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__89   |      8|
|685   |    mac_muladd_10s_10s_18ns_18_1_1_U1054                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_157                                                                                                                              |     19|
|686   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1494                                                                                                                     |     19|
|687   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__109  |      8|
|688   |    mac_muladd_10s_10s_18ns_18_1_1_U1055                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_158                                                                                                                              |     18|
|689   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1493                                                                                                                     |     18|
|690   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__1    |      8|
|691   |    mac_muladd_10s_10s_18ns_18_1_1_U1056                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_159                                                                                                                              |     21|
|692   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1492                                                                                                                     |     21|
|693   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__114  |      8|
|694   |    mac_muladd_10s_10s_18ns_18_1_1_U1057                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_160                                                                                                                              |     19|
|695   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1491                                                                                                                     |     19|
|696   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__63   |      8|
|697   |    mac_muladd_10s_10s_18ns_18_1_1_U1058                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_161                                                                                                                              |     19|
|698   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1490                                                                                                                     |     19|
|699   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__2    |      8|
|700   |    mac_muladd_10s_10s_18ns_18_1_1_U1060                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_162                                                                                                                              |     73|
|701   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1489                                                                                                                     |     73|
|702   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__61   |      8|
|703   |    mac_muladd_10s_10s_18ns_18_1_1_U1061                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_163                                                                                                                              |     24|
|704   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1488                                                                                                                     |     24|
|705   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__23   |      8|
|706   |    mac_muladd_10s_10s_18ns_18_1_1_U1062                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_164                                                                                                                              |     23|
|707   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1487                                                                                                                     |     23|
|708   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__90   |      8|
|709   |    mac_muladd_10s_10s_18ns_18_1_1_U1063                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_165                                                                                                                              |     43|
|710   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1486                                                                                                                     |     43|
|711   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__31   |      8|
|712   |    mac_muladd_10s_10s_18ns_18_1_1_U1064                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_166                                                                                                                              |     21|
|713   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1485                                                                                                                     |     21|
|714   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__99   |      8|
|715   |    mac_muladd_10s_10s_18ns_18_1_1_U1065                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_167                                                                                                                              |     20|
|716   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1484                                                                                                                     |     20|
|717   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__8    |      8|
|718   |    mac_muladd_10s_10s_18ns_18_1_1_U1066                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_168                                                                                                                              |     23|
|719   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1483                                                                                                                     |     23|
|720   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__64   |      8|
|721   |    mac_muladd_10s_10s_18ns_18_1_1_U1067                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_169                                                                                                                              |     21|
|722   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1482                                                                                                                     |     21|
|723   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__141  |      8|
|724   |    mac_muladd_10s_10s_18ns_18_1_1_U1068                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_170                                                                                                                              |     20|
|725   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1481                                                                                                                     |     20|
|726   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__22   |      8|
|727   |    mac_muladd_10s_10s_18ns_18_1_1_U1069                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_171                                                                                                                              |     74|
|728   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1480                                                                                                                     |     74|
|729   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__18   |      8|
|730   |    mac_muladd_10s_10s_18ns_18_1_1_U1070                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_172                                                                                                                              |     40|
|731   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1479                                                                                                                     |     40|
|732   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__28   |      8|
|733   |    mac_muladd_10s_10s_18ns_18_1_1_U1071                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_173                                                                                                                              |     25|
|734   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1478                                                                                                                     |     25|
|735   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__30   |      8|
|736   |    mac_muladd_10s_10s_18ns_18_1_1_U1072                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_174                                                                                                                              |     43|
|737   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1477                                                                                                                     |     43|
|738   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__11   |      8|
|739   |    mac_muladd_10s_10s_18ns_18_1_1_U1073                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_175                                                                                                                              |     22|
|740   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1476                                                                                                                     |     22|
|741   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__53   |      8|
|742   |    mac_muladd_10s_10s_18ns_18_1_1_U1074                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_176                                                                                                                              |     21|
|743   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1475                                                                                                                     |     21|
|744   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__1    |      8|
|745   |    mac_muladd_10s_10s_18ns_18_1_1_U1075                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_177                                                                                                                              |     25|
|746   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1474                                                                                                                     |     25|
|747   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__39   |      8|
|748   |    mac_muladd_10s_10s_18ns_18_1_1_U1076                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_178                                                                                                                              |     23|
|749   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1473                                                                                                                     |     23|
|750   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__24   |      8|
|751   |    mac_muladd_10s_10s_18ns_18_1_1_U1077                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_179                                                                                                                              |     21|
|752   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1472                                                                                                                     |     21|
|753   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__25   |      8|
|754   |    mac_muladd_10s_10s_18ns_18_1_1_U1079                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_180                                                                                                                              |     70|
|755   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1471                                                                                                                     |     70|
|756   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel       |      8|
|757   |    mac_muladd_10s_10s_18ns_18_1_1_U1080                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_181                                                                                                                              |     20|
|758   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1470                                                                                                                     |     20|
|759   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__37   |      8|
|760   |    mac_muladd_10s_10s_18ns_18_1_1_U1081                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_182                                                                                                                              |     21|
|761   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1469                                                                                                                     |     21|
|762   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__3    |      8|
|763   |    mac_muladd_10s_10s_18ns_18_1_1_U1082                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_183                                                                                                                              |     40|
|764   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1468                                                                                                                     |     40|
|765   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__9    |      8|
|766   |    mac_muladd_10s_10s_18ns_18_1_1_U1083                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_184                                                                                                                              |     19|
|767   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1467                                                                                                                     |     19|
|768   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__29   |      8|
|769   |    mac_muladd_10s_10s_18ns_18_1_1_U1084                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_185                                                                                                                              |     17|
|770   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1466                                                                                                                     |     17|
|771   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__52   |      8|
|772   |    mac_muladd_10s_10s_18ns_18_1_1_U1085                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_186                                                                                                                              |     21|
|773   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1465                                                                                                                     |     21|
|774   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__35   |      8|
|775   |    mac_muladd_10s_10s_18ns_18_1_1_U1086                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_187                                                                                                                              |     19|
|776   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1464                                                                                                                     |     19|
|777   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__20   |      8|
|778   |    mac_muladd_10s_10s_18ns_18_1_1_U1087                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_188                                                                                                                              |     18|
|779   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1463                                                                                                                     |     18|
|780   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__15   |      8|
|781   |    mac_muladd_10s_10s_18ns_18_1_1_U1089                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_189                                                                                                                              |     75|
|782   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1462                                                                                                                     |     75|
|783   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__20   |      8|
|784   |    mac_muladd_10s_10s_18ns_18_1_1_U1090                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_190                                                                                                                              |     24|
|785   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1461                                                                                                                     |     24|
|786   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__46   |      8|
|787   |    mac_muladd_10s_10s_18ns_18_1_1_U1091                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_191                                                                                                                              |     23|
|788   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1460                                                                                                                     |     23|
|789   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__43   |      8|
|790   |    mac_muladd_10s_10s_18ns_18_1_1_U1092                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_192                                                                                                                              |     43|
|791   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1459                                                                                                                     |     43|
|792   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__21   |      8|
|793   |    mac_muladd_10s_10s_18ns_18_1_1_U1093                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_193                                                                                                                              |     22|
|794   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1458                                                                                                                     |     22|
|795   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__14   |      8|
|796   |    mac_muladd_10s_10s_18ns_18_1_1_U1094                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_194                                                                                                                              |     21|
|797   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1457                                                                                                                     |     21|
|798   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__44   |      8|
|799   |    mac_muladd_10s_10s_18ns_18_1_1_U1095                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_195                                                                                                                              |     23|
|800   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1456                                                                                                                     |     23|
|801   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__23   |      8|
|802   |    mac_muladd_10s_10s_18ns_18_1_1_U1096                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_196                                                                                                                              |     21|
|803   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1455                                                                                                                     |     21|
|804   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__50   |      8|
|805   |    mac_muladd_10s_10s_18ns_18_1_1_U1097                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_197                                                                                                                              |     21|
|806   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1454                                                                                                                     |     21|
|807   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__10   |      8|
|808   |    mac_muladd_10s_10s_18ns_18_1_1_U1098                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_198                                                                                                                              |     74|
|809   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1453                                                                                                                     |     74|
|810   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__19   |      8|
|811   |    mac_muladd_10s_10s_18ns_18_1_1_U1099                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_199                                                                                                                              |     40|
|812   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1452                                                                                                                     |     40|
|813   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__38   |      8|
|814   |    mac_muladd_10s_10s_18ns_18_1_1_U1100                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_200                                                                                                                              |     25|
|815   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1451                                                                                                                     |     25|
|816   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__4    |      8|
|817   |    mac_muladd_10s_10s_18ns_18_1_1_U1101                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_201                                                                                                                              |     43|
|818   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1450                                                                                                                     |     43|
|819   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__32   |      8|
|820   |    mac_muladd_10s_10s_18ns_18_1_1_U1102                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_202                                                                                                                              |     23|
|821   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1449                                                                                                                     |     23|
|822   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel       |      8|
|823   |    mac_muladd_10s_10s_18ns_18_1_1_U1103                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_203                                                                                                                              |     21|
|824   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1448                                                                                                                     |     21|
|825   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__18   |      8|
|826   |    mac_muladd_10s_10s_18ns_18_1_1_U1104                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_204                                                                                                                              |     25|
|827   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1447                                                                                                                     |     25|
|828   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__31   |      8|
|829   |    mac_muladd_10s_10s_18ns_18_1_1_U1105                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_205                                                                                                                              |     23|
|830   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1446                                                                                                                     |     23|
|831   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__49   |      8|
|832   |    mac_muladd_10s_10s_18ns_18_1_1_U1106                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_206                                                                                                                              |     21|
|833   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1445                                                                                                                     |     21|
|834   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__17   |      8|
|835   |    mac_muladd_10s_10s_18ns_18_1_1_U1108                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_207                                                                                                                              |     70|
|836   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1444                                                                                                                     |     70|
|837   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__9    |      8|
|838   |    mac_muladd_10s_10s_18ns_18_1_1_U1109                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_208                                                                                                                              |     20|
|839   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1443                                                                                                                     |     20|
|840   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__34   |      8|
|841   |    mac_muladd_10s_10s_18ns_18_1_1_U1110                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_209                                                                                                                              |     21|
|842   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1442                                                                                                                     |     21|
|843   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__19   |      8|
|844   |    mac_muladd_10s_10s_18ns_18_1_1_U1111                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_210                                                                                                                              |     40|
|845   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1441                                                                                                                     |     40|
|846   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__40   |      8|
|847   |    mac_muladd_10s_10s_18ns_18_1_1_U1112                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_211                                                                                                                              |     19|
|848   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1440                                                                                                                     |     19|
|849   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__51   |      8|
|850   |    mac_muladd_10s_10s_18ns_18_1_1_U1113                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_212                                                                                                                              |     17|
|851   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1439                                                                                                                     |     17|
|852   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__16   |      8|
|853   |    mac_muladd_10s_10s_18ns_18_1_1_U1114                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_213                                                                                                                              |     21|
|854   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1438                                                                                                                     |     21|
|855   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__5    |      8|
|856   |    mac_muladd_10s_10s_18ns_18_1_1_U1115                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_214                                                                                                                              |     19|
|857   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1437                                                                                                                     |     19|
|858   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__2    |      8|
|859   |    mac_muladd_10s_10s_18ns_18_1_1_U1116                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_215                                                                                                                              |     18|
|860   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1436                                                                                                                     |     18|
|861   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__47   |      8|
|862   |    mac_muladd_10s_10s_18ns_18_1_1_U1118                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_216                                                                                                                              |     75|
|863   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1435                                                                                                                     |     75|
|864   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__17   |      8|
|865   |    mac_muladd_10s_10s_18ns_18_1_1_U1119                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_217                                                                                                                              |     24|
|866   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1434                                                                                                                     |     24|
|867   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__13   |      8|
|868   |    mac_muladd_10s_10s_18ns_18_1_1_U1120                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_218                                                                                                                              |     23|
|869   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1433                                                                                                                     |     23|
|870   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__41   |      8|
|871   |    mac_muladd_10s_10s_18ns_18_1_1_U1121                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_219                                                                                                                              |     43|
|872   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1432                                                                                                                     |     43|
|873   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__7    |      8|
|874   |    mac_muladd_10s_10s_18ns_18_1_1_U1122                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_220                                                                                                                              |     21|
|875   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1431                                                                                                                     |     21|
|876   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__6    |      8|
|877   |    mac_muladd_10s_10s_18ns_18_1_1_U1123                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_221                                                                                                                              |     21|
|878   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1430                                                                                                                     |     21|
|879   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__33   |      8|
|880   |    mac_muladd_10s_10s_18ns_18_1_1_U1124                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_222                                                                                                                              |     23|
|881   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1429                                                                                                                     |     23|
|882   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__48   |      8|
|883   |    mac_muladd_10s_10s_18ns_18_1_1_U1125                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_223                                                                                                                              |     21|
|884   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1428                                                                                                                     |     21|
|885   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__42   |      8|
|886   |    mac_muladd_10s_10s_18ns_18_1_1_U1126                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_224                                                                                                                              |     21|
|887   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1427                                                                                                                     |     21|
|888   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__22   |      8|
|889   |    mac_muladd_10s_10s_18ns_18_1_1_U1127                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_225                                                                                                                              |     73|
|890   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1426                                                                                                                     |     73|
|891   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__28   |      8|
|892   |    mac_muladd_10s_10s_18ns_18_1_1_U1128                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_226                                                                                                                              |     39|
|893   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1425                                                                                                                     |     39|
|894   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__138  |      8|
|895   |    mac_muladd_10s_10s_18ns_18_1_1_U1129                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_227                                                                                                                              |     23|
|896   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1424                                                                                                                     |     23|
|897   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__131  |      8|
|898   |    mac_muladd_10s_10s_18ns_18_1_1_U1130                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_228                                                                                                                              |     42|
|899   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1423                                                                                                                     |     42|
|900   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__70   |      8|
|901   |    mac_muladd_10s_10s_18ns_18_1_1_U1131                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_229                                                                                                                              |     21|
|902   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1422                                                                                                                     |     21|
|903   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__116  |      8|
|904   |    mac_muladd_10s_10s_18ns_18_1_1_U1132                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_230                                                                                                                              |     20|
|905   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1421                                                                                                                     |     20|
|906   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__85   |      8|
|907   |    mac_muladd_10s_10s_18ns_18_1_1_U1133                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_231                                                                                                                              |     23|
|908   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1420                                                                                                                     |     23|
|909   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__69   |      8|
|910   |    mac_muladd_10s_10s_18ns_18_1_1_U1134                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_232                                                                                                                              |     21|
|911   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1419                                                                                                                     |     21|
|912   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__39   |      8|
|913   |    mac_muladd_10s_10s_18ns_18_1_1_U1135                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_233                                                                                                                              |     20|
|914   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1418                                                                                                                     |     20|
|915   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__10   |      8|
|916   |    mac_muladd_10s_10s_18ns_18_1_1_U1137                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_234                                                                                                                              |     69|
|917   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1417                                                                                                                     |     69|
|918   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__52   |      8|
|919   |    mac_muladd_10s_10s_18ns_18_1_1_U1138                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_235                                                                                                                              |     21|
|920   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1416                                                                                                                     |     21|
|921   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__34   |      8|
|922   |    mac_muladd_10s_10s_18ns_18_1_1_U1139                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_236                                                                                                                              |     21|
|923   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1415                                                                                                                     |     21|
|924   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__68   |      8|
|925   |    mac_muladd_10s_10s_18ns_18_1_1_U1140                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_237                                                                                                                              |     40|
|926   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1414                                                                                                                     |     40|
|927   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__53   |      8|
|928   |    mac_muladd_10s_10s_18ns_18_1_1_U1141                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_238                                                                                                                              |     19|
|929   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1413                                                                                                                     |     19|
|930   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__94   |      8|
|931   |    mac_muladd_10s_10s_18ns_18_1_1_U1142                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_239                                                                                                                              |     18|
|932   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1412                                                                                                                     |     18|
|933   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__137  |      8|
|934   |    mac_muladd_10s_10s_18ns_18_1_1_U1143                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_240                                                                                                                              |     21|
|935   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1411                                                                                                                     |     21|
|936   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__24   |      8|
|937   |    mac_muladd_10s_10s_18ns_18_1_1_U1144                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_241                                                                                                                              |     19|
|938   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1410                                                                                                                     |     19|
|939   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__25   |      8|
|940   |    mac_muladd_10s_10s_18ns_18_1_1_U1145                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_242                                                                                                                              |     19|
|941   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1409                                                                                                                     |     19|
|942   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__44   |      8|
|943   |    mac_muladd_10s_10s_18ns_18_1_1_U1147                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_243                                                                                                                              |     73|
|944   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1408                                                                                                                     |     73|
|945   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__57   |      8|
|946   |    mac_muladd_10s_10s_18ns_18_1_1_U1148                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_244                                                                                                                              |     23|
|947   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1407                                                                                                                     |     23|
|948   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__33   |      8|
|949   |    mac_muladd_10s_10s_18ns_18_1_1_U1149                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_245                                                                                                                              |     23|
|950   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1406                                                                                                                     |     23|
|951   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__107  |      8|
|952   |    mac_muladd_10s_10s_18ns_18_1_1_U1150                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_246                                                                                                                              |     42|
|953   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1405                                                                                                                     |     42|
|954   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__93   |      8|
|955   |    mac_muladd_10s_10s_18ns_18_1_1_U1151                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_247                                                                                                                              |     21|
|956   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1404                                                                                                                     |     21|
|957   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel       |      8|
|958   |    mac_muladd_10s_10s_18ns_18_1_1_U1152                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_248                                                                                                                              |     20|
|959   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1403                                                                                                                     |     20|
|960   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__120  |      8|
|961   |    mac_muladd_10s_10s_18ns_18_1_1_U1153                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_249                                                                                                                              |     23|
|962   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1402                                                                                                                     |     23|
|963   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__20   |      8|
|964   |    mac_muladd_10s_10s_18ns_18_1_1_U1154                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_250                                                                                                                              |     21|
|965   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1401                                                                                                                     |     21|
|966   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__65   |      8|
|967   |    mac_muladd_10s_10s_18ns_18_1_1_U1155                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_251                                                                                                                              |     20|
|968   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1400                                                                                                                     |     20|
|969   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__86   |      8|
|970   |    mac_muladd_10s_10s_18ns_18_1_1_U1156                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_252                                                                                                                              |     76|
|971   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1399                                                                                                                     |     76|
|972   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__3    |      8|
|973   |    mac_muladd_10s_10s_18ns_18_1_1_U1157                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_253                                                                                                                              |     40|
|974   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1398                                                                                                                     |     40|
|975   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__12   |      8|
|976   |    mac_muladd_10s_10s_18ns_18_1_1_U1158                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_254                                                                                                                              |     25|
|977   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1397                                                                                                                     |     25|
|978   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel       |      8|
|979   |    mac_muladd_10s_10s_18ns_18_1_1_U1159                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_255                                                                                                                              |     42|
|980   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1396                                                                                                                     |     42|
|981   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__2    |      8|
|982   |    mac_muladd_10s_10s_18ns_18_1_1_U1160                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_256                                                                                                                              |     23|
|983   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1395                                                                                                                     |     23|
|984   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__36   |      8|
|985   |    mac_muladd_10s_10s_18ns_18_1_1_U1161                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_257                                                                                                                              |     14|
|986   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1394                                                                                                                     |     14|
|987   |    mac_muladd_10s_10s_18ns_18_1_1_U1162                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_258                                                                                                                              |     17|
|988   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1393                                                                                                                     |     17|
|989   |    mac_muladd_10s_10s_18ns_18_1_1_U1163                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_259                                                                                                                              |     21|
|990   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1392                                                                                                                     |     21|
|991   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__22   |      8|
|992   |    mac_muladd_10s_10s_18ns_18_1_1_U1164                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_260                                                                                                                              |     14|
|993   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1391                                                                                                                     |     14|
|994   |    mac_muladd_10s_10s_18ns_18_1_1_U1166                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_261                                                                                                                              |     70|
|995   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1390                                                                                                                     |     70|
|996   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__23   |      8|
|997   |    mac_muladd_10s_10s_18ns_18_1_1_U1167                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_262                                                                                                                              |     13|
|998   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1389                                                                                                                     |     13|
|999   |    mac_muladd_10s_10s_18ns_18_1_1_U1168                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_263                                                                                                                              |     21|
|1000  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1388                                                                                                                     |     21|
|1001  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__5    |      8|
|1002  |    mac_muladd_10s_10s_18ns_18_1_1_U1169                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_264                                                                                                                              |     40|
|1003  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1387                                                                                                                     |     40|
|1004  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__14   |      8|
|1005  |    mac_muladd_10s_10s_18ns_18_1_1_U1170                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_265                                                                                                                              |     12|
|1006  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1386                                                                                                                     |     12|
|1007  |    mac_muladd_10s_10s_18ns_18_1_1_U1171                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_266                                                                                                                              |     11|
|1008  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1385                                                                                                                     |     11|
|1009  |    mac_muladd_10s_10s_18ns_18_1_1_U1172                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_267                                                                                                                              |     13|
|1010  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1384                                                                                                                     |     13|
|1011  |    mac_muladd_10s_10s_18ns_18_1_1_U1173                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_268                                                                                                                              |     19|
|1012  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1383                                                                                                                     |     19|
|1013  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__8    |      8|
|1014  |    mac_muladd_10s_10s_18ns_18_1_1_U1174                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_269                                                                                                                              |     11|
|1015  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1382                                                                                                                     |     11|
|1016  |    mac_muladd_10s_10s_18ns_18_1_1_U1176                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_270                                                                                                                              |     75|
|1017  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1381                                                                                                                     |     75|
|1018  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__9    |      8|
|1019  |    mac_muladd_10s_10s_18ns_18_1_1_U1177                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_271                                                                                                                              |     17|
|1020  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1380                                                                                                                     |     17|
|1021  |    mac_muladd_10s_10s_18ns_18_1_1_U1178                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_272                                                                                                                              |     23|
|1022  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1379                                                                                                                     |     23|
|1023  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__21   |      8|
|1024  |    mac_muladd_10s_10s_18ns_18_1_1_U1179                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_273                                                                                                                              |     42|
|1025  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1378                                                                                                                     |     42|
|1026  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__11   |      8|
|1027  |    mac_muladd_10s_10s_18ns_18_1_1_U1180                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_274                                                                                                                              |     14|
|1028  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1377                                                                                                                     |     14|
|1029  |    mac_muladd_10s_10s_18ns_18_1_1_U1181                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_275                                                                                                                              |     14|
|1030  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1376                                                                                                                     |     14|
|1031  |    mac_muladd_10s_10s_18ns_18_1_1_U1182                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_276                                                                                                                              |     17|
|1032  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1375                                                                                                                     |     17|
|1033  |    mac_muladd_10s_10s_18ns_18_1_1_U1183                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_277                                                                                                                              |     21|
|1034  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1374                                                                                                                     |     21|
|1035  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__1    |      8|
|1036  |    mac_muladd_10s_10s_18ns_18_1_1_U1184                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_278                                                                                                                              |     14|
|1037  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1373                                                                                                                     |     14|
|1038  |    mac_muladd_10s_10s_18ns_18_1_1_U1185                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_279                                                                                                                              |     69|
|1039  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1372                                                                                                                     |     69|
|1040  |    mac_muladd_10s_10s_18ns_18_1_1_U1186                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_280                                                                                                                              |     39|
|1041  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1371                                                                                                                     |     39|
|1042  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__5    |      8|
|1043  |    mac_muladd_10s_10s_18ns_18_1_1_U1187                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_281                                                                                                                              |     18|
|1044  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1370                                                                                                                     |     18|
|1045  |    mac_muladd_10s_10s_18ns_18_1_1_U1188                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_282                                                                                                                              |     37|
|1046  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1369                                                                                                                     |     37|
|1047  |    mac_muladd_10s_10s_18ns_18_1_1_U1189                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_283                                                                                                                              |     23|
|1048  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1368                                                                                                                     |     23|
|1049  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__4    |      8|
|1050  |    mac_muladd_10s_10s_18ns_18_1_1_U1190                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_284                                                                                                                              |     20|
|1051  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1367                                                                                                                     |     20|
|1052  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__7    |      8|
|1053  |    mac_muladd_10s_10s_18ns_18_1_1_U1191                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_285                                                                                                                              |     18|
|1054  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1366                                                                                                                     |     18|
|1055  |    mac_muladd_10s_10s_18ns_18_1_1_U1192                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_286                                                                                                                              |     16|
|1056  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1365                                                                                                                     |     16|
|1057  |    mac_muladd_10s_10s_18ns_18_1_1_U1193                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_287                                                                                                                              |     14|
|1058  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1364                                                                                                                     |     14|
|1059  |    mac_muladd_10s_10s_18ns_18_1_1_U1195                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_288                                                                                                                              |     63|
|1060  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1363                                                                                                                     |     63|
|1061  |    mac_muladd_10s_10s_18ns_18_1_1_U1196                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_289                                                                                                                              |     21|
|1062  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1362                                                                                                                     |     21|
|1063  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__10   |      8|
|1064  |    mac_muladd_10s_10s_18ns_18_1_1_U1197                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_290                                                                                                                              |     14|
|1065  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1361                                                                                                                     |     14|
|1066  |    mac_muladd_10s_10s_18ns_18_1_1_U1198                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_291                                                                                                                              |     33|
|1067  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1360                                                                                                                     |     33|
|1068  |    mac_muladd_10s_10s_18ns_18_1_1_U1199                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_292                                                                                                                              |     12|
|1069  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1359                                                                                                                     |     12|
|1070  |    mac_muladd_10s_10s_18ns_18_1_1_U1200                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_293                                                                                                                              |     18|
|1071  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1358                                                                                                                     |     18|
|1072  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__21   |      8|
|1073  |    mac_muladd_10s_10s_18ns_18_1_1_U1201                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_294                                                                                                                              |     14|
|1074  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1357                                                                                                                     |     14|
|1075  |    mac_muladd_10s_10s_18ns_18_1_1_U1202                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_295                                                                                                                              |     12|
|1076  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1356                                                                                                                     |     12|
|1077  |    mac_muladd_10s_10s_18ns_18_1_1_U1203                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_296                                                                                                                              |     12|
|1078  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1355                                                                                                                     |     12|
|1079  |    mac_muladd_10s_10s_18ns_18_1_1_U1205                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_297                                                                                                                              |     68|
|1080  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1354                                                                                                                     |     68|
|1081  |    mac_muladd_10s_10s_18ns_18_1_1_U1206                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_298                                                                                                                              |     23|
|1082  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1353                                                                                                                     |     23|
|1083  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__15   |      8|
|1084  |    mac_muladd_10s_10s_18ns_18_1_1_U1207                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_299                                                                                                                              |     16|
|1085  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1352                                                                                                                     |     16|
|1086  |    mac_muladd_10s_10s_18ns_18_1_1_U1208                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_300                                                                                                                              |     35|
|1087  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1351                                                                                                                     |     35|
|1088  |    mac_muladd_10s_10s_18ns_18_1_1_U1209                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_301                                                                                                                              |     14|
|1089  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1350                                                                                                                     |     14|
|1090  |    mac_muladd_10s_10s_18ns_18_1_1_U1210                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_302                                                                                                                              |     20|
|1091  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1349                                                                                                                     |     20|
|1092  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__4    |      8|
|1093  |    mac_muladd_10s_10s_18ns_18_1_1_U1211                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_303                                                                                                                              |     16|
|1094  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1348                                                                                                                     |     16|
|1095  |    mac_muladd_10s_10s_18ns_18_1_1_U1212                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_304                                                                                                                              |     14|
|1096  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1347                                                                                                                     |     14|
|1097  |    mac_muladd_10s_10s_18ns_18_1_1_U1213                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_305                                                                                                                              |     14|
|1098  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1346                                                                                                                     |     14|
|1099  |    mac_muladd_10s_10s_18ns_18_1_1_U1214                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_306                                                                                                                              |     43|
|1100  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1345                                                                                                                     |     43|
|1101  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__76   |      8|
|1102  |    mac_muladd_10s_10s_18ns_18_1_1_U1215                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_307                                                                                                                              |     21|
|1103  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1344                                                                                                                     |     21|
|1104  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__73   |      8|
|1105  |    mac_muladd_10s_10s_18ns_18_1_1_U1216                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_308                                                                                                                              |     21|
|1106  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1343                                                                                                                     |     21|
|1107  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__2    |      8|
|1108  |    mac_muladd_10s_10s_18ns_18_1_1_U1217                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_309                                                                                                                              |     41|
|1109  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1342                                                                                                                     |     41|
|1110  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__12   |      8|
|1111  |    mac_muladd_10s_10s_18ns_18_1_1_U1218                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_310                                                                                                                              |     76|
|1112  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1341                                                                                                                     |     76|
|1113  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__38   |      8|
|1114  |    mac_muladd_10s_10s_18ns_18_1_1_U1219                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_311                                                                                                                              |     20|
|1115  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1340                                                                                                                     |     20|
|1116  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__82   |      8|
|1117  |    mac_muladd_10s_10s_18ns_18_1_1_U1220                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_312                                                                                                                              |     16|
|1118  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1339                                                                                                                     |     16|
|1119  |    mac_muladd_10s_10s_18ns_18_1_1_U1221                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_313                                                                                                                              |     20|
|1120  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1338                                                                                                                     |     20|
|1121  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__13   |      8|
|1122  |    mac_muladd_10s_10s_18ns_18_1_1_U1222                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_314                                                                                                                              |     20|
|1123  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1337                                                                                                                     |     20|
|1124  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__5    |      8|
|1125  |    mac_muladd_10s_10s_18ns_18_1_1_U1224                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_315                                                                                                                              |     71|
|1126  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1336                                                                                                                     |     71|
|1127  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__133  |      8|
|1128  |    mac_muladd_10s_10s_18ns_18_1_1_U1225                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_316                                                                                                                              |     21|
|1129  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1335                                                                                                                     |     21|
|1130  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__29   |      8|
|1131  |    mac_muladd_10s_10s_18ns_18_1_1_U1226                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_317                                                                                                                              |     21|
|1132  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1334                                                                                                                     |     21|
|1133  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__59   |      8|
|1134  |    mac_muladd_10s_10s_18ns_18_1_1_U1227                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_318                                                                                                                              |     39|
|1135  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1333                                                                                                                     |     39|
|1136  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__122  |      8|
|1137  |    mac_muladd_10s_10s_18ns_18_1_1_U1228                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_319                                                                                                                              |     19|
|1138  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1332                                                                                                                     |     19|
|1139  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__136  |      8|
|1140  |    mac_muladd_10s_10s_18ns_18_1_1_U1229                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_320                                                                                                                              |     19|
|1141  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1331                                                                                                                     |     19|
|1142  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__106  |      8|
|1143  |    mac_muladd_10s_10s_18ns_18_1_1_U1230                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_321                                                                                                                              |     14|
|1144  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1330                                                                                                                     |     14|
|1145  |    mac_muladd_10s_10s_18ns_18_1_1_U1231                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_322                                                                                                                              |     19|
|1146  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1329                                                                                                                     |     19|
|1147  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__96   |      8|
|1148  |    mac_muladd_10s_10s_18ns_18_1_1_U1232                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_323                                                                                                                              |     18|
|1149  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1328                                                                                                                     |     18|
|1150  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__23   |      8|
|1151  |    mac_muladd_10s_10s_18ns_18_1_1_U1234                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_324                                                                                                                              |     74|
|1152  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1327                                                                                                                     |     74|
|1153  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__41   |      8|
|1154  |    mac_muladd_10s_10s_18ns_18_1_1_U1235                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_325                                                                                                                              |     23|
|1155  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1326                                                                                                                     |     23|
|1156  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__110  |      8|
|1157  |    mac_muladd_10s_10s_18ns_18_1_1_U1236                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_326                                                                                                                              |     23|
|1158  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1325                                                                                                                     |     23|
|1159  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__9    |      8|
|1160  |    mac_muladd_10s_10s_18ns_18_1_1_U1237                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_327                                                                                                                              |     43|
|1161  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1324                                                                                                                     |     43|
|1162  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__119  |      8|
|1163  |    mac_muladd_10s_10s_18ns_18_1_1_U1238                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_328                                                                                                                              |     21|
|1164  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1323                                                                                                                     |     21|
|1165  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__74   |      8|
|1166  |    mac_muladd_10s_10s_18ns_18_1_1_U1239                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_329                                                                                                                              |     21|
|1167  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1322                                                                                                                     |     21|
|1168  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__6    |      8|
|1169  |    mac_muladd_10s_10s_18ns_18_1_1_U1240                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_330                                                                                                                              |     16|
|1170  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1321                                                                                                                     |     16|
|1171  |    mac_muladd_10s_10s_18ns_18_1_1_U1241                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_331                                                                                                                              |     22|
|1172  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1320                                                                                                                     |     22|
|1173  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__92   |      8|
|1174  |    mac_muladd_10s_10s_18ns_18_1_1_U1242                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_332                                                                                                                              |     20|
|1175  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1319                                                                                                                     |     20|
|1176  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__121  |      8|
|1177  |    mac_muladd_10s_10s_18ns_18_1_1_U663                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_333                                                                                                                              |     21|
|1178  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1318                                                                                                                     |     21|
|1179  |    mac_muladd_10s_10s_18ns_18_1_1_U664                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_334                                                                                                                              |     28|
|1180  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1317                                                                                                                     |     28|
|1181  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__66    |      8|
|1182  |    mac_muladd_10s_10s_18ns_18_1_1_U665                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_335                                                                                                                              |     21|
|1183  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1316                                                                                                                     |     21|
|1184  |    mac_muladd_10s_10s_18ns_18_1_1_U666                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_336                                                                                                                              |     21|
|1185  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1315                                                                                                                     |     21|
|1186  |    mac_muladd_10s_10s_18ns_18_1_1_U667                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_337                                                                                                                              |     28|
|1187  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1314                                                                                                                     |     28|
|1188  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__84    |      8|
|1189  |    mac_muladd_10s_10s_18ns_18_1_1_U668                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_338                                                                                                                              |     29|
|1190  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1313                                                                                                                     |     29|
|1191  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__16    |      8|
|1192  |    mac_muladd_10s_10s_18ns_18_1_1_U669                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_339                                                                                                                              |     26|
|1193  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1312                                                                                                                     |     26|
|1194  |    mac_muladd_10s_10s_18ns_18_1_1_U670                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_340                                                                                                                              |     29|
|1195  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1311                                                                                                                     |     29|
|1196  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__17    |      8|
|1197  |    mac_muladd_10s_10s_18ns_18_1_1_U671                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_341                                                                                                                              |     21|
|1198  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1310                                                                                                                     |     21|
|1199  |    mac_muladd_10s_10s_18ns_18_1_1_U673                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_342                                                                                                                              |     30|
|1200  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1309                                                                                                                     |     30|
|1201  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__28    |      8|
|1202  |    mac_muladd_10s_10s_18ns_18_1_1_U674                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_343                                                                                                                              |     30|
|1203  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1308                                                                                                                     |     30|
|1204  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__72    |      8|
|1205  |    mac_muladd_10s_10s_18ns_18_1_1_U675                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_344                                                                                                                              |     30|
|1206  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1307                                                                                                                     |     30|
|1207  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__114   |      8|
|1208  |    mac_muladd_10s_10s_18ns_18_1_1_U676                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_345                                                                                                                              |     30|
|1209  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1306                                                                                                                     |     30|
|1210  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__129   |      8|
|1211  |    mac_muladd_10s_10s_18ns_18_1_1_U677                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_346                                                                                                                              |     30|
|1212  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1305                                                                                                                     |     30|
|1213  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__42    |      8|
|1214  |    mac_muladd_10s_10s_18ns_18_1_1_U678                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_347                                                                                                                              |     31|
|1215  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1304                                                                                                                     |     31|
|1216  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__12    |      8|
|1217  |    mac_muladd_10s_10s_18ns_18_1_1_U679                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_348                                                                                                                              |     30|
|1218  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1303                                                                                                                     |     30|
|1219  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__11    |      8|
|1220  |    mac_muladd_10s_10s_18ns_18_1_1_U680                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_349                                                                                                                              |     31|
|1221  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1302                                                                                                                     |     31|
|1222  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__14    |      8|
|1223  |    mac_muladd_10s_10s_18ns_18_1_1_U681                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_350                                                                                                                              |     30|
|1224  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1301                                                                                                                     |     30|
|1225  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__86    |      8|
|1226  |    mac_muladd_10s_10s_18ns_18_1_1_U683                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_351                                                                                                                              |     29|
|1227  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1300                                                                                                                     |     29|
|1228  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__142   |      8|
|1229  |    mac_muladd_10s_10s_18ns_18_1_1_U684                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_352                                                                                                                              |     29|
|1230  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1299                                                                                                                     |     29|
|1231  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__121   |      8|
|1232  |    mac_muladd_10s_10s_18ns_18_1_1_U685                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_353                                                                                                                              |     29|
|1233  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1298                                                                                                                     |     29|
|1234  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__53    |      8|
|1235  |    mac_muladd_10s_10s_18ns_18_1_1_U686                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_354                                                                                                                              |     29|
|1236  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1297                                                                                                                     |     29|
|1237  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__104   |      8|
|1238  |    mac_muladd_10s_10s_18ns_18_1_1_U687                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_355                                                                                                                              |     29|
|1239  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1296                                                                                                                     |     29|
|1240  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__87    |      8|
|1241  |    mac_muladd_10s_10s_18ns_18_1_1_U688                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_356                                                                                                                              |     29|
|1242  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1295                                                                                                                     |     29|
|1243  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__20    |      8|
|1244  |    mac_muladd_10s_10s_18ns_18_1_1_U689                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_357                                                                                                                              |     30|
|1245  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1294                                                                                                                     |     30|
|1246  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__133   |      8|
|1247  |    mac_muladd_10s_10s_18ns_18_1_1_U690                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_358                                                                                                                              |     29|
|1248  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1293                                                                                                                     |     29|
|1249  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__15    |      8|
|1250  |    mac_muladd_10s_10s_18ns_18_1_1_U691                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_359                                                                                                                              |     29|
|1251  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1292                                                                                                                     |     29|
|1252  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__24    |      8|
|1253  |    mac_muladd_10s_10s_18ns_18_1_1_U692                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_360                                                                                                                              |     28|
|1254  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1291                                                                                                                     |     28|
|1255  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__100   |      8|
|1256  |    mac_muladd_10s_10s_18ns_18_1_1_U693                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_361                                                                                                                              |     28|
|1257  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1290                                                                                                                     |     28|
|1258  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__41    |      8|
|1259  |    mac_muladd_10s_10s_18ns_18_1_1_U694                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_362                                                                                                                              |     28|
|1260  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1289                                                                                                                     |     28|
|1261  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__36    |      8|
|1262  |    mac_muladd_10s_10s_18ns_18_1_1_U695                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_363                                                                                                                              |     28|
|1263  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1288                                                                                                                     |     28|
|1264  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__105   |      8|
|1265  |    mac_muladd_10s_10s_18ns_18_1_1_U696                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_364                                                                                                                              |     28|
|1266  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1287                                                                                                                     |     28|
|1267  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__2     |      8|
|1268  |    mac_muladd_10s_10s_18ns_18_1_1_U697                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_365                                                                                                                              |     29|
|1269  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1286                                                                                                                     |     29|
|1270  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__13    |      8|
|1271  |    mac_muladd_10s_10s_18ns_18_1_1_U698                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_366                                                                                                                              |     28|
|1272  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1285                                                                                                                     |     28|
|1273  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__113   |      8|
|1274  |    mac_muladd_10s_10s_18ns_18_1_1_U699                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_367                                                                                                                              |     28|
|1275  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1284                                                                                                                     |     28|
|1276  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__116   |      8|
|1277  |    mac_muladd_10s_10s_18ns_18_1_1_U700                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_368                                                                                                                              |     28|
|1278  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1283                                                                                                                     |     28|
|1279  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__49    |      8|
|1280  |    mac_muladd_10s_10s_18ns_18_1_1_U702                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_369                                                                                                                              |     30|
|1281  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1282                                                                                                                     |     30|
|1282  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__26    |      8|
|1283  |    mac_muladd_10s_10s_18ns_18_1_1_U703                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_370                                                                                                                              |     30|
|1284  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1281                                                                                                                     |     30|
|1285  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__134   |      8|
|1286  |    mac_muladd_10s_10s_18ns_18_1_1_U704                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_371                                                                                                                              |     30|
|1287  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1280                                                                                                                     |     30|
|1288  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__58    |      8|
|1289  |    mac_muladd_10s_10s_18ns_18_1_1_U705                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_372                                                                                                                              |     30|
|1290  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1279                                                                                                                     |     30|
|1291  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__118   |      8|
|1292  |    mac_muladd_10s_10s_18ns_18_1_1_U706                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_373                                                                                                                              |     30|
|1293  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1278                                                                                                                     |     30|
|1294  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__122   |      8|
|1295  |    mac_muladd_10s_10s_18ns_18_1_1_U707                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_374                                                                                                                              |     31|
|1296  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1277                                                                                                                     |     31|
|1297  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__10    |      8|
|1298  |    mac_muladd_10s_10s_18ns_18_1_1_U708                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_375                                                                                                                              |     30|
|1299  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1276                                                                                                                     |     30|
|1300  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__3     |      8|
|1301  |    mac_muladd_10s_10s_18ns_18_1_1_U709                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_376                                                                                                                              |     30|
|1302  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1275                                                                                                                     |     30|
|1303  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__71    |      8|
|1304  |    mac_muladd_10s_10s_18ns_18_1_1_U710                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_377                                                                                                                              |     30|
|1305  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1274                                                                                                                     |     30|
|1306  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__50    |      8|
|1307  |    mac_muladd_10s_10s_18ns_18_1_1_U712                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_378                                                                                                                              |     29|
|1308  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1273                                                                                                                     |     29|
|1309  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__22    |      8|
|1310  |    mac_muladd_10s_10s_18ns_18_1_1_U713                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_379                                                                                                                              |     29|
|1311  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1272                                                                                                                     |     29|
|1312  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__110   |      8|
|1313  |    mac_muladd_10s_10s_18ns_18_1_1_U714                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_380                                                                                                                              |     29|
|1314  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1271                                                                                                                     |     29|
|1315  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__82    |      8|
|1316  |    mac_muladd_10s_10s_18ns_18_1_1_U715                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_381                                                                                                                              |     29|
|1317  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1270                                                                                                                     |     29|
|1318  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__48    |      8|
|1319  |    mac_muladd_10s_10s_18ns_18_1_1_U716                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_382                                                                                                                              |     29|
|1320  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1269                                                                                                                     |     29|
|1321  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__76    |      8|
|1322  |    mac_muladd_10s_10s_18ns_18_1_1_U717                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_383                                                                                                                              |     29|
|1323  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1268                                                                                                                     |     29|
|1324  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__11    |      8|
|1325  |    mac_muladd_10s_10s_18ns_18_1_1_U718                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_384                                                                                                                              |     29|
|1326  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1267                                                                                                                     |     29|
|1327  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__79    |      8|
|1328  |    mac_muladd_10s_10s_18ns_18_1_1_U719                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_385                                                                                                                              |     29|
|1329  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1266                                                                                                                     |     29|
|1330  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__21    |      8|
|1331  |    mac_muladd_10s_10s_18ns_18_1_1_U720                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_386                                                                                                                              |     29|
|1332  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1265                                                                                                                     |     29|
|1333  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__52    |      8|
|1334  |    mac_muladd_10s_10s_18ns_18_1_1_U721                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_387                                                                                                                              |     28|
|1335  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1264                                                                                                                     |     28|
|1336  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__75    |      8|
|1337  |    mac_muladd_10s_10s_18ns_18_1_1_U722                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_388                                                                                                                              |     28|
|1338  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1263                                                                                                                     |     28|
|1339  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__67    |      8|
|1340  |    mac_muladd_10s_10s_18ns_18_1_1_U723                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_389                                                                                                                              |     28|
|1341  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1262                                                                                                                     |     28|
|1342  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__123   |      8|
|1343  |    mac_muladd_10s_10s_18ns_18_1_1_U724                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_390                                                                                                                              |     28|
|1344  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1261                                                                                                                     |     28|
|1345  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__1     |      8|
|1346  |    mac_muladd_10s_10s_18ns_18_1_1_U725                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_391                                                                                                                              |     28|
|1347  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1260                                                                                                                     |     28|
|1348  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__85    |      8|
|1349  |    mac_muladd_10s_10s_18ns_18_1_1_U726                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_392                                                                                                                              |     31|
|1350  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1259                                                                                                                     |     31|
|1351  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__50    |      8|
|1352  |    mac_muladd_10s_10s_18ns_18_1_1_U727                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_393                                                                                                                              |     33|
|1353  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1258                                                                                                                     |     33|
|1354  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__90    |      8|
|1355  |    mac_muladd_10s_10s_18ns_18_1_1_U728                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_394                                                                                                                              |     33|
|1356  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1257                                                                                                                     |     33|
|1357  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__15    |      8|
|1358  |    mac_muladd_10s_10s_18ns_18_1_1_U729                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_395                                                                                                                              |     28|
|1359  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1256                                                                                                                     |     28|
|1360  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__139   |      8|
|1361  |    mac_muladd_10s_10s_18ns_18_1_1_U731                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_396                                                                                                                              |     30|
|1362  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1255                                                                                                                     |     30|
|1363  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__5     |      8|
|1364  |    mac_muladd_10s_10s_18ns_18_1_1_U732                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_397                                                                                                                              |     30|
|1365  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1254                                                                                                                     |     30|
|1366  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__27    |      8|
|1367  |    mac_muladd_10s_10s_18ns_18_1_1_U733                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_398                                                                                                                              |     30|
|1368  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1253                                                                                                                     |     30|
|1369  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__51    |      8|
|1370  |    mac_muladd_10s_10s_18ns_18_1_1_U734                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_399                                                                                                                              |     30|
|1371  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1252                                                                                                                     |     30|
|1372  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__19    |      8|
|1373  |    mac_muladd_10s_10s_18ns_18_1_1_U735                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_400                                                                                                                              |     30|
|1374  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1251                                                                                                                     |     30|
|1375  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__7     |      8|
|1376  |    mac_muladd_10s_10s_18ns_18_1_1_U736                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_401                                                                                                                              |     30|
|1377  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1250                                                                                                                     |     30|
|1378  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__56    |      8|
|1379  |    mac_muladd_10s_10s_18ns_18_1_1_U737                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_402                                                                                                                              |     30|
|1380  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1249                                                                                                                     |     30|
|1381  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__39    |      8|
|1382  |    mac_muladd_10s_10s_18ns_18_1_1_U738                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_403                                                                                                                              |     30|
|1383  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1248                                                                                                                     |     30|
|1384  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__138   |      8|
|1385  |    mac_muladd_10s_10s_18ns_18_1_1_U739                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_404                                                                                                                              |     30|
|1386  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1247                                                                                                                     |     30|
|1387  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__25    |      8|
|1388  |    mac_muladd_10s_10s_18ns_18_1_1_U741                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_405                                                                                                                              |     29|
|1389  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1246                                                                                                                     |     29|
|1390  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__64    |      8|
|1391  |    mac_muladd_10s_10s_18ns_18_1_1_U742                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_406                                                                                                                              |     29|
|1392  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1245                                                                                                                     |     29|
|1393  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__59    |      8|
|1394  |    mac_muladd_10s_10s_18ns_18_1_1_U743                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_407                                                                                                                              |     29|
|1395  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1244                                                                                                                     |     29|
|1396  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__117   |      8|
|1397  |    mac_muladd_10s_10s_18ns_18_1_1_U744                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_408                                                                                                                              |     29|
|1398  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1243                                                                                                                     |     29|
|1399  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__12    |      8|
|1400  |    mac_muladd_10s_10s_18ns_18_1_1_U745                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_409                                                                                                                              |     29|
|1401  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1242                                                                                                                     |     29|
|1402  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__29    |      8|
|1403  |    mac_muladd_10s_10s_18ns_18_1_1_U746                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_410                                                                                                                              |     29|
|1404  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1241                                                                                                                     |     29|
|1405  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__61    |      8|
|1406  |    mac_muladd_10s_10s_18ns_18_1_1_U747                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_411                                                                                                                              |     30|
|1407  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1240                                                                                                                     |     30|
|1408  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__32    |      8|
|1409  |    mac_muladd_10s_10s_18ns_18_1_1_U748                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_412                                                                                                                              |     30|
|1410  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1239                                                                                                                     |     30|
|1411  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__56    |      8|
|1412  |    mac_muladd_10s_10s_18ns_18_1_1_U749                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_413                                                                                                                              |     29|
|1413  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1238                                                                                                                     |     29|
|1414  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__98    |      8|
|1415  |    mac_muladd_10s_10s_18ns_18_1_1_U750                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_414                                                                                                                              |     28|
|1416  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1237                                                                                                                     |     28|
|1417  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__108   |      8|
|1418  |    mac_muladd_10s_10s_18ns_18_1_1_U751                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_415                                                                                                                              |     31|
|1419  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1236                                                                                                                     |     31|
|1420  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__4     |      8|
|1421  |    mac_muladd_10s_10s_18ns_18_1_1_U752                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_416                                                                                                                              |     28|
|1422  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1235                                                                                                                     |     28|
|1423  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__89    |      8|
|1424  |    mac_muladd_10s_10s_18ns_18_1_1_U753                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_417                                                                                                                              |     28|
|1425  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1234                                                                                                                     |     28|
|1426  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__69    |      8|
|1427  |    mac_muladd_10s_10s_18ns_18_1_1_U754                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_418                                                                                                                              |     28|
|1428  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1233                                                                                                                     |     28|
|1429  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__103   |      8|
|1430  |    mac_muladd_10s_10s_18ns_18_1_1_U755                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_419                                                                                                                              |     29|
|1431  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1232                                                                                                                     |     29|
|1432  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__7     |      8|
|1433  |    mac_muladd_10s_10s_18ns_18_1_1_U756                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_420                                                                                                                              |     28|
|1434  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1231                                                                                                                     |     28|
|1435  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__54    |      8|
|1436  |    mac_muladd_10s_10s_18ns_18_1_1_U757                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_421                                                                                                                              |     33|
|1437  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1230                                                                                                                     |     33|
|1438  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__47    |      8|
|1439  |    mac_muladd_10s_10s_18ns_18_1_1_U758                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_422                                                                                                                              |     29|
|1440  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1229                                                                                                                     |     29|
|1441  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__6     |      8|
|1442  |    mac_muladd_10s_10s_18ns_18_1_1_U760                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_423                                                                                                                              |     30|
|1443  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1228                                                                                                                     |     30|
|1444  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__63    |      8|
|1445  |    mac_muladd_10s_10s_18ns_18_1_1_U761                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_424                                                                                                                              |     30|
|1446  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1227                                                                                                                     |     30|
|1447  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__10    |      8|
|1448  |    mac_muladd_10s_10s_18ns_18_1_1_U762                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_425                                                                                                                              |     30|
|1449  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1226                                                                                                                     |     30|
|1450  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__94    |      8|
|1451  |    mac_muladd_10s_10s_18ns_18_1_1_U763                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_426                                                                                                                              |     30|
|1452  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1225                                                                                                                     |     30|
|1453  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__13    |      8|
|1454  |    mac_muladd_10s_10s_18ns_18_1_1_U764                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_427                                                                                                                              |     30|
|1455  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1224                                                                                                                     |     30|
|1456  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__33    |      8|
|1457  |    mac_muladd_10s_10s_18ns_18_1_1_U765                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_428                                                                                                                              |     31|
|1458  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1223                                                                                                                     |     31|
|1459  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__1     |      8|
|1460  |    mac_muladd_10s_10s_18ns_18_1_1_U766                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_429                                                                                                                              |     30|
|1461  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1222                                                                                                                     |     30|
|1462  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__38    |      8|
|1463  |    mac_muladd_10s_10s_18ns_18_1_1_U767                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_430                                                                                                                              |     30|
|1464  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1221                                                                                                                     |     30|
|1465  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__130   |      8|
|1466  |    mac_muladd_10s_10s_18ns_18_1_1_U768                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_431                                                                                                                              |     31|
|1467  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1220                                                                                                                     |     31|
|1468  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__2     |      8|
|1469  |    mac_muladd_10s_10s_18ns_18_1_1_U770                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_432                                                                                                                              |     29|
|1470  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1219                                                                                                                     |     29|
|1471  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__128   |      8|
|1472  |    mac_muladd_10s_10s_18ns_18_1_1_U771                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_433                                                                                                                              |     29|
|1473  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1218                                                                                                                     |     29|
|1474  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__13    |      8|
|1475  |    mac_muladd_10s_10s_18ns_18_1_1_U772                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_434                                                                                                                              |     29|
|1476  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1217                                                                                                                     |     29|
|1477  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__14    |      8|
|1478  |    mac_muladd_10s_10s_18ns_18_1_1_U773                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_435                                                                                                                              |     29|
|1479  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1216                                                                                                                     |     29|
|1480  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__99    |      8|
|1481  |    mac_muladd_10s_10s_18ns_18_1_1_U774                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_436                                                                                                                              |     29|
|1482  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1215                                                                                                                     |     29|
|1483  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__23    |      8|
|1484  |    mac_muladd_10s_10s_18ns_18_1_1_U775                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_437                                                                                                                              |     29|
|1485  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1214                                                                                                                     |     29|
|1486  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__8     |      8|
|1487  |    mac_muladd_10s_10s_18ns_18_1_1_U776                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_438                                                                                                                              |     29|
|1488  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1213                                                                                                                     |     29|
|1489  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__131   |      8|
|1490  |    mac_muladd_10s_10s_18ns_18_1_1_U777                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_439                                                                                                                              |     30|
|1491  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1212                                                                                                                     |     30|
|1492  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__65    |      8|
|1493  |    mac_muladd_10s_10s_18ns_18_1_1_U778                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_440                                                                                                                              |     29|
|1494  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1211                                                                                                                     |     29|
|1495  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__21    |      8|
|1496  |    mac_muladd_10s_10s_18ns_18_1_1_U779                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_441                                                                                                                              |     21|
|1497  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1210                                                                                                                     |     21|
|1498  |    mac_muladd_10s_10s_18ns_18_1_1_U780                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_442                                                                                                                              |     31|
|1499  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1209                                                                                                                     |     31|
|1500  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__35    |      8|
|1501  |    mac_muladd_10s_10s_18ns_18_1_1_U781                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_443                                                                                                                              |     31|
|1502  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1208                                                                                                                     |     31|
|1503  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__37    |      8|
|1504  |    mac_muladd_10s_10s_18ns_18_1_1_U782                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_444                                                                                                                              |     31|
|1505  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1207                                                                                                                     |     31|
|1506  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__18    |      8|
|1507  |    mac_muladd_10s_10s_18ns_18_1_1_U783                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_445                                                                                                                              |     29|
|1508  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1206                                                                                                                     |     29|
|1509  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__65    |      8|
|1510  |    mac_muladd_10s_10s_18ns_18_1_1_U784                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_446                                                                                                                              |     31|
|1511  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1205                                                                                                                     |     31|
|1512  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__1     |      8|
|1513  |    mac_muladd_10s_10s_18ns_18_1_1_U785                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_447                                                                                                                              |     29|
|1514  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1204                                                                                                                     |     29|
|1515  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__45    |      8|
|1516  |    mac_muladd_10s_10s_18ns_18_1_1_U786                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_448                                                                                                                              |     31|
|1517  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1203                                                                                                                     |     31|
|1518  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__31    |      8|
|1519  |    mac_muladd_10s_10s_18ns_18_1_1_U787                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_449                                                                                                                              |     31|
|1520  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1202                                                                                                                     |     31|
|1521  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__32    |      8|
|1522  |    mac_muladd_10s_10s_18ns_18_1_1_U789                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_450                                                                                                                              |     23|
|1523  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1201                                                                                                                     |     23|
|1524  |    mac_muladd_10s_10s_18ns_18_1_1_U790                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_451                                                                                                                              |     30|
|1525  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1200                                                                                                                     |     30|
|1526  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__43    |      8|
|1527  |    mac_muladd_10s_10s_18ns_18_1_1_U791                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_452                                                                                                                              |     31|
|1528  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1199                                                                                                                     |     31|
|1529  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__5     |      8|
|1530  |    mac_muladd_10s_10s_18ns_18_1_1_U792                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_453                                                                                                                              |     31|
|1531  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1198                                                                                                                     |     31|
|1532  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__16    |      8|
|1533  |    mac_muladd_10s_10s_18ns_18_1_1_U793                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_454                                                                                                                              |     31|
|1534  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1197                                                                                                                     |     31|
|1535  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__36    |      8|
|1536  |    mac_muladd_10s_10s_18ns_18_1_1_U794                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_455                                                                                                                              |     30|
|1537  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1196                                                                                                                     |     30|
|1538  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__64    |      8|
|1539  |    mac_muladd_10s_10s_18ns_18_1_1_U795                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_456                                                                                                                              |     31|
|1540  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1195                                                                                                                     |     31|
|1541  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__41    |      8|
|1542  |    mac_muladd_10s_10s_18ns_18_1_1_U796                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_457                                                                                                                              |     31|
|1543  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1194                                                                                                                     |     31|
|1544  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__27    |      8|
|1545  |    mac_muladd_10s_10s_18ns_18_1_1_U797                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_458                                                                                                                              |     30|
|1546  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1193                                                                                                                     |     30|
|1547  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__22    |      8|
|1548  |    mac_muladd_10s_10s_18ns_18_1_1_U799                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_459                                                                                                                              |     22|
|1549  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1192                                                                                                                     |     22|
|1550  |    mac_muladd_10s_10s_18ns_18_1_1_U800                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_460                                                                                                                              |     29|
|1551  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1191                                                                                                                     |     29|
|1552  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__54    |      8|
|1553  |    mac_muladd_10s_10s_18ns_18_1_1_U801                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_461                                                                                                                              |     29|
|1554  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1190                                                                                                                     |     29|
|1555  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__51    |      8|
|1556  |    mac_muladd_10s_10s_18ns_18_1_1_U802                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_462                                                                                                                              |     30|
|1557  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1189                                                                                                                     |     30|
|1558  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__29    |      8|
|1559  |    mac_muladd_10s_10s_18ns_18_1_1_U803                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_463                                                                                                                              |     29|
|1560  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1188                                                                                                                     |     29|
|1561  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__21    |      8|
|1562  |    mac_muladd_10s_10s_18ns_18_1_1_U804                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_464                                                                                                                              |     29|
|1563  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1187                                                                                                                     |     29|
|1564  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__52    |      8|
|1565  |    mac_muladd_10s_10s_18ns_18_1_1_U805                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_465                                                                                                                              |     29|
|1566  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1186                                                                                                                     |     29|
|1567  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__30    |      8|
|1568  |    mac_muladd_10s_10s_18ns_18_1_1_U806                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_466                                                                                                                              |     30|
|1569  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1185                                                                                                                     |     30|
|1570  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__62    |      8|
|1571  |    mac_muladd_10s_10s_18ns_18_1_1_U807                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_467                                                                                                                              |     29|
|1572  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1184                                                                                                                     |     29|
|1573  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__17    |      8|
|1574  |    mac_muladd_10s_10s_18ns_18_1_1_U808                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_468                                                                                                                              |     21|
|1575  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1183                                                                                                                     |     21|
|1576  |    mac_muladd_10s_10s_18ns_18_1_1_U809                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_469                                                                                                                              |     31|
|1577  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1182                                                                                                                     |     31|
|1578  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__44    |      8|
|1579  |    mac_muladd_10s_10s_18ns_18_1_1_U810                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_470                                                                                                                              |     31|
|1580  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1181                                                                                                                     |     31|
|1581  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__6     |      8|
|1582  |    mac_muladd_10s_10s_18ns_18_1_1_U811                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_471                                                                                                                              |     31|
|1583  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1180                                                                                                                     |     31|
|1584  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__38    |      8|
|1585  |    mac_muladd_10s_10s_18ns_18_1_1_U812                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_472                                                                                                                              |     29|
|1586  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1179                                                                                                                     |     29|
|1587  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel        |      8|
|1588  |    mac_muladd_10s_10s_18ns_18_1_1_U813                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_473                                                                                                                              |     31|
|1589  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1178                                                                                                                     |     31|
|1590  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__25    |      8|
|1591  |    mac_muladd_10s_10s_18ns_18_1_1_U814                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_474                                                                                                                              |     29|
|1592  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1177                                                                                                                     |     29|
|1593  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__7     |      8|
|1594  |    mac_muladd_10s_10s_18ns_18_1_1_U815                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_475                                                                                                                              |     31|
|1595  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1176                                                                                                                     |     31|
|1596  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__59    |      8|
|1597  |    mac_muladd_10s_10s_18ns_18_1_1_U816                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_476                                                                                                                              |     31|
|1598  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1175                                                                                                                     |     31|
|1599  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__24    |      8|
|1600  |    mac_muladd_10s_10s_18ns_18_1_1_U818                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_477                                                                                                                              |     23|
|1601  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1174                                                                                                                     |     23|
|1602  |    mac_muladd_10s_10s_18ns_18_1_1_U819                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_478                                                                                                                              |     30|
|1603  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1173                                                                                                                     |     30|
|1604  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__39    |      8|
|1605  |    mac_muladd_10s_10s_18ns_18_1_1_U820                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_479                                                                                                                              |     31|
|1606  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1172                                                                                                                     |     31|
|1607  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__26    |      8|
|1608  |    mac_muladd_10s_10s_18ns_18_1_1_U821                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_480                                                                                                                              |     31|
|1609  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1171                                                                                                                     |     31|
|1610  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__46    |      8|
|1611  |    mac_muladd_10s_10s_18ns_18_1_1_U822                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_481                                                                                                                              |     31|
|1612  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1170                                                                                                                     |     31|
|1613  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__63    |      8|
|1614  |    mac_muladd_10s_10s_18ns_18_1_1_U823                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_482                                                                                                                              |     30|
|1615  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1169                                                                                                                     |     30|
|1616  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__23    |      8|
|1617  |    mac_muladd_10s_10s_18ns_18_1_1_U824                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_483                                                                                                                              |     31|
|1618  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1168                                                                                                                     |     31|
|1619  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__9     |      8|
|1620  |    mac_muladd_10s_10s_18ns_18_1_1_U825                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_484                                                                                                                              |     31|
|1621  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1167                                                                                                                     |     31|
|1622  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__2     |      8|
|1623  |    mac_muladd_10s_10s_18ns_18_1_1_U826                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_485                                                                                                                              |     30|
|1624  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1166                                                                                                                     |     30|
|1625  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__57    |      8|
|1626  |    mac_muladd_10s_10s_18ns_18_1_1_U828                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_486                                                                                                                              |     22|
|1627  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1165                                                                                                                     |     22|
|1628  |    mac_muladd_10s_10s_18ns_18_1_1_U829                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_487                                                                                                                              |     29|
|1629  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1164                                                                                                                     |     29|
|1630  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__20    |      8|
|1631  |    mac_muladd_10s_10s_18ns_18_1_1_U830                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_488                                                                                                                              |     29|
|1632  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1163                                                                                                                     |     29|
|1633  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__47    |      8|
|1634  |    mac_muladd_10s_10s_18ns_18_1_1_U831                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_489                                                                                                                              |     29|
|1635  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1162                                                                                                                     |     29|
|1636  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__14    |      8|
|1637  |    mac_muladd_10s_10s_18ns_18_1_1_U832                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_490                                                                                                                              |     29|
|1638  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1161                                                                                                                     |     29|
|1639  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__12    |      8|
|1640  |    mac_muladd_10s_10s_18ns_18_1_1_U833                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_491                                                                                                                              |     29|
|1641  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1160                                                                                                                     |     29|
|1642  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__40    |      8|
|1643  |    mac_muladd_10s_10s_18ns_18_1_1_U834                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_492                                                                                                                              |     29|
|1644  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1159                                                                                                                     |     29|
|1645  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__58    |      8|
|1646  |    mac_muladd_10s_10s_18ns_18_1_1_U835                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_493                                                                                                                              |     29|
|1647  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1158                                                                                                                     |     29|
|1648  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__49    |      8|
|1649  |    mac_muladd_10s_10s_18ns_18_1_1_U836                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_494                                                                                                                              |     29|
|1650  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1157                                                                                                                     |     29|
|1651  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__28    |      8|
|1652  |    mac_muladd_10s_10s_18ns_18_1_1_U837                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_495                                                                                                                              |     33|
|1653  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1156                                                                                                                     |     33|
|1654  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__96    |      8|
|1655  |    mac_muladd_10s_10s_18ns_18_1_1_U838                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_496                                                                                                                              |     33|
|1656  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1155                                                                                                                     |     33|
|1657  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__62    |      8|
|1658  |    mac_muladd_10s_10s_18ns_18_1_1_U839                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_497                                                                                                                              |     28|
|1659  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1154                                                                                                                     |     28|
|1660  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__55    |      8|
|1661  |    mac_muladd_10s_10s_18ns_18_1_1_U840                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_498                                                                                                                              |     33|
|1662  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1153                                                                                                                     |     33|
|1663  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__137   |      8|
|1664  |    mac_muladd_10s_10s_18ns_18_1_1_U841                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_499                                                                                                                              |     28|
|1665  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1152                                                                                                                     |     28|
|1666  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__40    |      8|
|1667  |    mac_muladd_10s_10s_18ns_18_1_1_U842                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_500                                                                                                                              |     28|
|1668  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1151                                                                                                                     |     28|
|1669  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__9     |      8|
|1670  |    mac_muladd_10s_10s_18ns_18_1_1_U843                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_501                                                                                                                              |     28|
|1671  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1150                                                                                                                     |     28|
|1672  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__136   |      8|
|1673  |    mac_muladd_10s_10s_18ns_18_1_1_U844                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_502                                                                                                                              |     33|
|1674  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1149                                                                                                                     |     33|
|1675  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__107   |      8|
|1676  |    mac_muladd_10s_10s_18ns_18_1_1_U845                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_503                                                                                                                              |     33|
|1677  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1148                                                                                                                     |     33|
|1678  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__78    |      8|
|1679  |    mac_muladd_10s_10s_18ns_18_1_1_U847                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_504                                                                                                                              |     30|
|1680  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1147                                                                                                                     |     30|
|1681  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__119   |      8|
|1682  |    mac_muladd_10s_10s_18ns_18_1_1_U848                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_505                                                                                                                              |     30|
|1683  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1146                                                                                                                     |     30|
|1684  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__102   |      8|
|1685  |    mac_muladd_10s_10s_18ns_18_1_1_U849                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_506                                                                                                                              |     30|
|1686  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1145                                                                                                                     |     30|
|1687  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__135   |      8|
|1688  |    mac_muladd_10s_10s_18ns_18_1_1_U850                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_507                                                                                                                              |     30|
|1689  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1144                                                                                                                     |     30|
|1690  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__120   |      8|
|1691  |    mac_muladd_10s_10s_18ns_18_1_1_U851                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_508                                                                                                                              |     30|
|1692  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1143                                                                                                                     |     30|
|1693  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__18    |      8|
|1694  |    mac_muladd_10s_10s_18ns_18_1_1_U852                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_509                                                                                                                              |     30|
|1695  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1142                                                                                                                     |     30|
|1696  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__61    |      8|
|1697  |    mac_muladd_10s_10s_18ns_18_1_1_U853                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_510                                                                                                                              |     30|
|1698  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1141                                                                                                                     |     30|
|1699  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__92    |      8|
|1700  |    mac_muladd_10s_10s_18ns_18_1_1_U854                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_511                                                                                                                              |     30|
|1701  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1140                                                                                                                     |     30|
|1702  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__93    |      8|
|1703  |    mac_muladd_10s_10s_18ns_18_1_1_U855                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_512                                                                                                                              |     30|
|1704  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1139                                                                                                                     |     30|
|1705  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__112   |      8|
|1706  |    mac_muladd_10s_10s_18ns_18_1_1_U857                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_513                                                                                                                              |     30|
|1707  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1138                                                                                                                     |     30|
|1708  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__124   |      8|
|1709  |    mac_muladd_10s_10s_18ns_18_1_1_U858                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_514                                                                                                                              |     30|
|1710  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1137                                                                                                                     |     30|
|1711  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__101   |      8|
|1712  |    mac_muladd_10s_10s_18ns_18_1_1_U859                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_515                                                                                                                              |     29|
|1713  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1136                                                                                                                     |     29|
|1714  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__31    |      8|
|1715  |    mac_muladd_10s_10s_18ns_18_1_1_U860                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_516                                                                                                                              |     30|
|1716  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1135                                                                                                                     |     30|
|1717  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__17    |      8|
|1718  |    mac_muladd_10s_10s_18ns_18_1_1_U861                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_517                                                                                                                              |     29|
|1719  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1134                                                                                                                     |     29|
|1720  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__68    |      8|
|1721  |    mac_muladd_10s_10s_18ns_18_1_1_U862                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_518                                                                                                                              |     29|
|1722  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1133                                                                                                                     |     29|
|1723  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__44    |      8|
|1724  |    mac_muladd_10s_10s_18ns_18_1_1_U863                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_519                                                                                                                              |     29|
|1725  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1132                                                                                                                     |     29|
|1726  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__88    |      8|
|1727  |    mac_muladd_10s_10s_18ns_18_1_1_U864                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_520                                                                                                                              |     30|
|1728  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1131                                                                                                                     |     30|
|1729  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__132   |      8|
|1730  |    mac_muladd_10s_10s_18ns_18_1_1_U865                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_521                                                                                                                              |     30|
|1731  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1130                                                                                                                     |     30|
|1732  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__10    |      8|
|1733  |    mac_muladd_10s_10s_18ns_18_1_1_U866                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_522                                                                                                                              |     29|
|1734  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1129                                                                                                                     |     29|
|1735  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__3     |      8|
|1736  |    mac_muladd_10s_10s_18ns_18_1_1_U867                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_523                                                                                                                              |     31|
|1737  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1128                                                                                                                     |     31|
|1738  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__19    |      8|
|1739  |    mac_muladd_10s_10s_18ns_18_1_1_U868                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_524                                                                                                                              |     29|
|1740  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1127                                                                                                                     |     29|
|1741  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel        |      8|
|1742  |    mac_muladd_10s_10s_18ns_18_1_1_U869                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_525                                                                                                                              |     21|
|1743  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1126                                                                                                                     |     21|
|1744  |    mac_muladd_10s_10s_18ns_18_1_1_U870                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_526                                                                                                                              |     29|
|1745  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1125                                                                                                                     |     29|
|1746  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__42    |      8|
|1747  |    mac_muladd_10s_10s_18ns_18_1_1_U871                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_527                                                                                                                              |     22|
|1748  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1124                                                                                                                     |     22|
|1749  |    mac_muladd_10s_10s_18ns_18_1_1_U872                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_528                                                                                                                              |     24|
|1750  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1123                                                                                                                     |     24|
|1751  |    mac_muladd_10s_10s_18ns_18_1_1_U873                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_529                                                                                                                              |     26|
|1752  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1122                                                                                                                     |     26|
|1753  |    mac_muladd_10s_10s_18ns_18_1_1_U874                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_530                                                                                                                              |     24|
|1754  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1121                                                                                                                     |     24|
|1755  |    mac_muladd_10s_10s_18ns_18_1_1_U876                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_531                                                                                                                              |     31|
|1756  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1120                                                                                                                     |     31|
|1757  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__23    |      8|
|1758  |    mac_muladd_10s_10s_18ns_18_1_1_U877                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_532                                                                                                                              |     23|
|1759  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1119                                                                                                                     |     23|
|1760  |    mac_muladd_10s_10s_18ns_18_1_1_U878                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_533                                                                                                                              |     31|
|1761  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1118                                                                                                                     |     31|
|1762  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__5     |      8|
|1763  |    mac_muladd_10s_10s_18ns_18_1_1_U879                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_534                                                                                                                              |     23|
|1764  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1117                                                                                                                     |     23|
|1765  |    mac_muladd_10s_10s_18ns_18_1_1_U880                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_535                                                                                                                              |     24|
|1766  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1116                                                                                                                     |     24|
|1767  |    mac_muladd_10s_10s_18ns_18_1_1_U881                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_536                                                                                                                              |     24|
|1768  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1115                                                                                                                     |     24|
|1769  |    mac_muladd_10s_10s_18ns_18_1_1_U882                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_537                                                                                                                              |     23|
|1770  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1114                                                                                                                     |     23|
|1771  |    mac_muladd_10s_10s_18ns_18_1_1_U883                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_538                                                                                                                              |     23|
|1772  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1113                                                                                                                     |     23|
|1773  |    mac_muladd_10s_10s_18ns_18_1_1_U884                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_539                                                                                                                              |     23|
|1774  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1112                                                                                                                     |     23|
|1775  |    mac_muladd_10s_10s_18ns_18_1_1_U886                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_540                                                                                                                              |     29|
|1776  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1111                                                                                                                     |     29|
|1777  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__9     |      8|
|1778  |    mac_muladd_10s_10s_18ns_18_1_1_U887                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_541                                                                                                                              |     22|
|1779  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1110                                                                                                                     |     22|
|1780  |    mac_muladd_10s_10s_18ns_18_1_1_U888                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_542                                                                                                                              |     29|
|1781  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1109                                                                                                                     |     29|
|1782  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__22    |      8|
|1783  |    mac_muladd_10s_10s_18ns_18_1_1_U889                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_543                                                                                                                              |     22|
|1784  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1108                                                                                                                     |     22|
|1785  |    mac_muladd_10s_10s_18ns_18_1_1_U890                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_544                                                                                                                              |     22|
|1786  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1107                                                                                                                     |     22|
|1787  |    mac_muladd_10s_10s_18ns_18_1_1_U891                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_545                                                                                                                              |     22|
|1788  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1106                                                                                                                     |     22|
|1789  |    mac_muladd_10s_10s_18ns_18_1_1_U892                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_546                                                                                                                              |     22|
|1790  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1105                                                                                                                     |     22|
|1791  |    mac_muladd_10s_10s_18ns_18_1_1_U893                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_547                                                                                                                              |     23|
|1792  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1104                                                                                                                     |     23|
|1793  |    mac_muladd_10s_10s_18ns_18_1_1_U894                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_548                                                                                                                              |     22|
|1794  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1103                                                                                                                     |     22|
|1795  |    mac_muladd_10s_10s_18ns_18_1_1_U895                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_549                                                                                                                              |     22|
|1796  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1102                                                                                                                     |     22|
|1797  |    mac_muladd_10s_10s_18ns_18_1_1_U896                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_550                                                                                                                              |     21|
|1798  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1101                                                                                                                     |     21|
|1799  |    mac_muladd_10s_10s_18ns_18_1_1_U897                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_551                                                                                                                              |     22|
|1800  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1100                                                                                                                     |     22|
|1801  |    mac_muladd_10s_10s_18ns_18_1_1_U898                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_552                                                                                                                              |     22|
|1802  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1099                                                                                                                     |     22|
|1803  |    mac_muladd_10s_10s_18ns_18_1_1_U899                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_553                                                                                                                              |     29|
|1804  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1098                                                                                                                     |     29|
|1805  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__4     |      8|
|1806  |    mac_muladd_10s_10s_18ns_18_1_1_U900                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_554                                                                                                                              |     21|
|1807  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1097                                                                                                                     |     21|
|1808  |    mac_muladd_10s_10s_18ns_18_1_1_U901                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_555                                                                                                                              |     22|
|1809  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1096                                                                                                                     |     22|
|1810  |    mac_muladd_10s_10s_18ns_18_1_1_U902                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_556                                                                                                                              |     22|
|1811  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1095                                                                                                                     |     22|
|1812  |    mac_muladd_10s_10s_18ns_18_1_1_U903                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_557                                                                                                                              |     22|
|1813  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1094                                                                                                                     |     22|
|1814  |    mac_muladd_10s_10s_18ns_18_1_1_U905                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_558                                                                                                                              |     24|
|1815  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1093                                                                                                                     |     24|
|1816  |    mac_muladd_10s_10s_18ns_18_1_1_U906                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_559                                                                                                                              |     23|
|1817  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1092                                                                                                                     |     23|
|1818  |    mac_muladd_10s_10s_18ns_18_1_1_U907                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_560                                                                                                                              |     24|
|1819  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1091                                                                                                                     |     24|
|1820  |    mac_muladd_10s_10s_18ns_18_1_1_U908                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_561                                                                                                                              |     24|
|1821  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1090                                                                                                                     |     24|
|1822  |    mac_muladd_10s_10s_18ns_18_1_1_U909                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_562                                                                                                                              |     24|
|1823  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1089                                                                                                                     |     24|
|1824  |    mac_muladd_10s_10s_18ns_18_1_1_U910                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_563                                                                                                                              |     23|
|1825  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1088                                                                                                                     |     23|
|1826  |    mac_muladd_10s_10s_18ns_18_1_1_U911                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_564                                                                                                                              |     24|
|1827  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1087                                                                                                                     |     24|
|1828  |    mac_muladd_10s_10s_18ns_18_1_1_U912                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_565                                                                                                                              |     24|
|1829  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1086                                                                                                                     |     24|
|1830  |    mac_muladd_10s_10s_18ns_18_1_1_U913                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_566                                                                                                                              |     24|
|1831  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1085                                                                                                                     |     24|
|1832  |    mac_muladd_10s_10s_18ns_18_1_1_U915                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_567                                                                                                                              |     22|
|1833  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1084                                                                                                                     |     22|
|1834  |    mac_muladd_10s_10s_18ns_18_1_1_U916                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_568                                                                                                                              |     22|
|1835  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1083                                                                                                                     |     22|
|1836  |    mac_muladd_10s_10s_18ns_18_1_1_U917                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_569                                                                                                                              |     22|
|1837  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1082                                                                                                                     |     22|
|1838  |    mac_muladd_10s_10s_18ns_18_1_1_U918                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_570                                                                                                                              |     22|
|1839  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1081                                                                                                                     |     22|
|1840  |    mac_muladd_10s_10s_18ns_18_1_1_U919                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_571                                                                                                                              |     22|
|1841  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1080                                                                                                                     |     22|
|1842  |    mac_muladd_10s_10s_18ns_18_1_1_U920                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_572                                                                                                                              |     22|
|1843  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1079                                                                                                                     |     22|
|1844  |    mac_muladd_10s_10s_18ns_18_1_1_U921                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_573                                                                                                                              |     22|
|1845  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1078                                                                                                                     |     22|
|1846  |    mac_muladd_10s_10s_18ns_18_1_1_U922                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_574                                                                                                                              |     22|
|1847  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1077                                                                                                                     |     22|
|1848  |    mac_muladd_10s_10s_18ns_18_1_1_U923                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_575                                                                                                                              |     22|
|1849  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1076                                                                                                                     |     22|
|1850  |    mac_muladd_10s_10s_18ns_18_1_1_U924                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_576                                                                                                                              |     28|
|1851  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1075                                                                                                                     |     28|
|1852  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel        |      8|
|1853  |    mac_muladd_10s_10s_18ns_18_1_1_U925                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_577                                                                                                                              |     28|
|1854  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1074                                                                                                                     |     28|
|1855  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__140   |      8|
|1856  |    mac_muladd_10s_10s_18ns_18_1_1_U926                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_578                                                                                                                              |     28|
|1857  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1073                                                                                                                     |     28|
|1858  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__70    |      8|
|1859  |    mac_muladd_10s_10s_18ns_18_1_1_U927                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_579                                                                                                                              |     33|
|1860  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1072                                                                                                                     |     33|
|1861  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__80    |      8|
|1862  |    mac_muladd_10s_10s_18ns_18_1_1_U928                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_580                                                                                                                              |     28|
|1863  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1071                                                                                                                     |     28|
|1864  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__106   |      8|
|1865  |    mac_muladd_10s_10s_18ns_18_1_1_U929                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_581                                                                                                                              |     28|
|1866  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1070                                                                                                                     |     28|
|1867  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__6     |      8|
|1868  |    mac_muladd_10s_10s_18ns_18_1_1_U930                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_582                                                                                                                              |     22|
|1869  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1069                                                                                                                     |     22|
|1870  |    mac_muladd_10s_10s_18ns_18_1_1_U931                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_583                                                                                                                              |     28|
|1871  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1068                                                                                                                     |     28|
|1872  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__81    |      8|
|1873  |    mac_muladd_10s_10s_18ns_18_1_1_U932                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_584                                                                                                                              |     33|
|1874  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1067                                                                                                                     |     33|
|1875  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__73    |      8|
|1876  |    mac_muladd_10s_10s_18ns_18_1_1_U934                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_585                                                                                                                              |     30|
|1877  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1066                                                                                                                     |     30|
|1878  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__57    |      8|
|1879  |    mac_muladd_10s_10s_18ns_18_1_1_U935                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_586                                                                                                                              |     30|
|1880  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1065                                                                                                                     |     30|
|1881  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__97    |      8|
|1882  |    mac_muladd_10s_10s_18ns_18_1_1_U936                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_587                                                                                                                              |     30|
|1883  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1064                                                                                                                     |     30|
|1884  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__126   |      8|
|1885  |    mac_muladd_10s_10s_18ns_18_1_1_U937                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_588                                                                                                                              |     30|
|1886  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1063                                                                                                                     |     30|
|1887  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__46    |      8|
|1888  |    mac_muladd_10s_10s_18ns_18_1_1_U938                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_589                                                                                                                              |     30|
|1889  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1062                                                                                                                     |     30|
|1890  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__60    |      8|
|1891  |    mac_muladd_10s_10s_18ns_18_1_1_U939                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_590                                                                                                                              |     30|
|1892  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1061                                                                                                                     |     30|
|1893  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__30    |      8|
|1894  |    mac_muladd_10s_10s_18ns_18_1_1_U940                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_591                                                                                                                              |     24|
|1895  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1060                                                                                                                     |     24|
|1896  |    mac_muladd_10s_10s_18ns_18_1_1_U941                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_592                                                                                                                              |     30|
|1897  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1059                                                                                                                     |     30|
|1898  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__20    |      8|
|1899  |    mac_muladd_10s_10s_18ns_18_1_1_U942                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_593                                                                                                                              |     30|
|1900  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1058                                                                                                                     |     30|
|1901  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__91    |      8|
|1902  |    mac_muladd_10s_10s_18ns_18_1_1_U944                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_594                                                                                                                              |     29|
|1903  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1057                                                                                                                     |     29|
|1904  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__109   |      8|
|1905  |    mac_muladd_10s_10s_18ns_18_1_1_U945                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_595                                                                                                                              |     29|
|1906  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1056                                                                                                                     |     29|
|1907  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__34    |      8|
|1908  |    mac_muladd_10s_10s_18ns_18_1_1_U946                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_596                                                                                                                              |     29|
|1909  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1055                                                                                                                     |     29|
|1910  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__77    |      8|
|1911  |    mac_muladd_10s_10s_18ns_18_1_1_U947                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_597                                                                                                                              |     30|
|1912  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1054                                                                                                                     |     30|
|1913  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__43    |      8|
|1914  |    mac_muladd_10s_10s_18ns_18_1_1_U948                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_598                                                                                                                              |     29|
|1915  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1053                                                                                                                     |     29|
|1916  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__141   |      8|
|1917  |    mac_muladd_10s_10s_18ns_18_1_1_U949                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_599                                                                                                                              |     29|
|1918  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1052                                                                                                                     |     29|
|1919  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__74    |      8|
|1920  |    mac_muladd_10s_10s_18ns_18_1_1_U950                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_600                                                                                                                              |     22|
|1921  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1051                                                                                                                     |     22|
|1922  |    mac_muladd_10s_10s_18ns_18_1_1_U951                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_601                                                                                                                              |     29|
|1923  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1050                                                                                                                     |     29|
|1924  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__16    |      8|
|1925  |    mac_muladd_10s_10s_18ns_18_1_1_U952                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_602                                                                                                                              |     30|
|1926  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1049                                                                                                                     |     30|
|1927  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__45    |      8|
|1928  |    mac_muladd_10s_10s_18ns_18_1_1_U953                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_603                                                                                                                              |     66|
|1929  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1048                                                                                                                     |     66|
|1930  |    mac_muladd_10s_10s_18ns_18_1_1_U954                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_604                                                                                                                              |     39|
|1931  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1047                                                                                                                     |     39|
|1932  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__142  |      8|
|1933  |    mac_muladd_10s_10s_18ns_18_1_1_U955                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_605                                                                                                                              |     16|
|1934  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1046                                                                                                                     |     16|
|1935  |    mac_muladd_10s_10s_18ns_18_1_1_U956                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_606                                                                                                                              |     35|
|1936  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1045                                                                                                                     |     35|
|1937  |    mac_muladd_10s_10s_18ns_18_1_1_U957                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_607                                                                                                                              |     21|
|1938  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1044                                                                                                                     |     21|
|1939  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__16   |      8|
|1940  |    mac_muladd_10s_10s_18ns_18_1_1_U958                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_608                                                                                                                              |     22|
|1941  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1043                                                                                                                     |     22|
|1942  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__16   |      8|
|1943  |    mac_muladd_10s_10s_18ns_18_1_1_U959                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_609                                                                                                                              |     16|
|1944  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1042                                                                                                                     |     16|
|1945  |    mac_muladd_10s_10s_18ns_18_1_1_U960                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_610                                                                                                                              |     23|
|1946  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1041                                                                                                                     |     23|
|1947  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__17   |      8|
|1948  |    mac_muladd_10s_10s_18ns_18_1_1_U961                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_611                                                                                                                              |     13|
|1949  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1040                                                                                                                     |     13|
|1950  |    mac_muladd_10s_10s_18ns_18_1_1_U963                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_612                                                                                                                              |     69|
|1951  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1039                                                                                                                     |     69|
|1952  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__104  |      8|
|1953  |    mac_muladd_10s_10s_18ns_18_1_1_U964                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_613                                                                                                                              |     21|
|1954  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1038                                                                                                                     |     21|
|1955  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__4    |      8|
|1956  |    mac_muladd_10s_10s_18ns_18_1_1_U965                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_614                                                                                                                              |     21|
|1957  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1037                                                                                                                     |     21|
|1958  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__47   |      8|
|1959  |    mac_muladd_10s_10s_18ns_18_1_1_U966                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_615                                                                                                                              |     40|
|1960  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1036                                                                                                                     |     40|
|1961  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__62   |      8|
|1962  |    mac_muladd_10s_10s_18ns_18_1_1_U967                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_616                                                                                                                              |     19|
|1963  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1035                                                                                                                     |     19|
|1964  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__118  |      8|
|1965  |    mac_muladd_10s_10s_18ns_18_1_1_U968                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_617                                                                                                                              |     18|
|1966  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1034                                                                                                                     |     18|
|1967  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__12   |      8|
|1968  |    mac_muladd_10s_10s_18ns_18_1_1_U969                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_618                                                                                                                              |     21|
|1969  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1033                                                                                                                     |     21|
|1970  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__87   |      8|
|1971  |    mac_muladd_10s_10s_18ns_18_1_1_U970                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_619                                                                                                                              |     19|
|1972  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1032                                                                                                                     |     19|
|1973  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__14   |      8|
|1974  |    mac_muladd_10s_10s_18ns_18_1_1_U971                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_620                                                                                                                              |     19|
|1975  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1031                                                                                                                     |     19|
|1976  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__18   |      8|
|1977  |    mac_muladd_10s_10s_18ns_18_1_1_U973                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_621                                                                                                                              |     73|
|1978  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1030                                                                                                                     |     73|
|1979  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__75   |      8|
|1980  |    mac_muladd_10s_10s_18ns_18_1_1_U974                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_622                                                                                                                              |     24|
|1981  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1029                                                                                                                     |     24|
|1982  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__54   |      8|
|1983  |    mac_muladd_10s_10s_18ns_18_1_1_U975                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_623                                                                                                                              |     23|
|1984  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1028                                                                                                                     |     23|
|1985  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__129  |      8|
|1986  |    mac_muladd_10s_10s_18ns_18_1_1_U976                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_624                                                                                                                              |     43|
|1987  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1027                                                                                                                     |     43|
|1988  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__36   |      8|
|1989  |    mac_muladd_10s_10s_18ns_18_1_1_U977                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_625                                                                                                                              |     21|
|1990  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1026                                                                                                                     |     21|
|1991  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__19   |      8|
|1992  |    mac_muladd_10s_10s_18ns_18_1_1_U978                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_626                                                                                                                              |     20|
|1993  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1025                                                                                                                     |     20|
|1994  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__20   |      8|
|1995  |    mac_muladd_10s_10s_18ns_18_1_1_U979                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_627                                                                                                                              |     23|
|1996  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1024                                                                                                                     |     23|
|1997  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__66   |      8|
|1998  |    mac_muladd_10s_10s_18ns_18_1_1_U980                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_628                                                                                                                              |     21|
|1999  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1023                                                                                                                     |     21|
|2000  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__15   |      8|
|2001  |    mac_muladd_10s_10s_18ns_18_1_1_U981                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_629                                                                                                                              |     20|
|2002  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1022                                                                                                                     |     20|
|2003  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__100  |      8|
|2004  |    mac_muladd_10s_10s_18ns_18_1_1_U982                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_630                                                                                                                              |     73|
|2005  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1021                                                                                                                     |     73|
|2006  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__32   |      8|
|2007  |    mac_muladd_10s_10s_18ns_18_1_1_U983                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_631                                                                                                                              |     39|
|2008  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1020                                                                                                                     |     39|
|2009  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__117  |      8|
|2010  |    mac_muladd_10s_10s_18ns_18_1_1_U984                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_632                                                                                                                              |     23|
|2011  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1019                                                                                                                     |     23|
|2012  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__112  |      8|
|2013  |    mac_muladd_10s_10s_18ns_18_1_1_U985                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_633                                                                                                                              |     42|
|2014  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1018                                                                                                                     |     42|
|2015  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__37   |      8|
|2016  |    mac_muladd_10s_10s_18ns_18_1_1_U986                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_634                                                                                                                              |     21|
|2017  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1017                                                                                                                     |     21|
|2018  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__78   |      8|
|2019  |    mac_muladd_10s_10s_18ns_18_1_1_U987                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_635                                                                                                                              |     22|
|2020  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1016                                                                                                                     |     22|
|2021  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__13   |      8|
|2022  |    mac_muladd_10s_10s_18ns_18_1_1_U988                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_636                                                                                                                              |     23|
|2023  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1015                                                                                                                     |     23|
|2024  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__46   |      8|
|2025  |    mac_muladd_10s_10s_18ns_18_1_1_U989                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_637                                                                                                                              |     21|
|2026  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1014                                                                                                                     |     21|
|2027  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__49   |      8|
|2028  |    mac_muladd_10s_10s_18ns_18_1_1_U990                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_638                                                                                                                              |     20|
|2029  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1013                                                                                                                     |     20|
|2030  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__125  |      8|
|2031  |    mac_muladd_10s_10s_18ns_18_1_1_U992                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_639                                                                                                                              |     69|
|2032  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1012                                                                                                                     |     69|
|2033  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__102  |      8|
|2034  |    mac_muladd_10s_10s_18ns_18_1_1_U993                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_640                                                                                                                              |     21|
|2035  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1011                                                                                                                     |     21|
|2036  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__67   |      8|
|2037  |    mac_muladd_10s_10s_18ns_18_1_1_U994                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_641                                                                                                                              |     21|
|2038  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1010                                                                                                                     |     21|
|2039  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__134  |      8|
|2040  |    mac_muladd_10s_10s_18ns_18_1_1_U995                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_642                                                                                                                              |     40|
|2041  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1009                                                                                                                     |     40|
|2042  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__51   |      8|
|2043  |    mac_muladd_10s_10s_18ns_18_1_1_U996                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_643                                                                                                                              |     19|
|2044  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1008                                                                                                                     |     19|
|2045  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__55   |      8|
|2046  |    mac_muladd_10s_10s_18ns_18_1_1_U997                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_644                                                                                                                              |     18|
|2047  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1007                                                                                                                     |     18|
|2048  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__10   |      8|
|2049  |    mac_muladd_10s_10s_18ns_18_1_1_U998                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_645                                                                                                                              |     21|
|2050  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_1006                                                                                                                     |     21|
|2051  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__79   |      8|
|2052  |    mac_muladd_10s_10s_18ns_18_1_1_U999                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_646                                                                                                                              |     19|
|2053  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0                                                                                                                          |     19|
|2054  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__3    |      8|
|2055  |    mac_muladd_10s_6ns_18s_18_1_1_U682                               |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1                                                                                                                                   |      8|
|2056  |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_1005                                                                                                                      |      8|
|2057  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__83    |      8|
|2058  |    mac_muladd_10s_6ns_18s_18_1_1_U711                               |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_647                                                                                                                               |      8|
|2059  |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_1004                                                                                                                      |      8|
|2060  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__115   |      8|
|2061  |    mac_muladd_10s_6ns_18s_18_1_1_U740                               |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_648                                                                                                                               |      8|
|2062  |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_1003                                                                                                                      |      8|
|2063  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__8     |      8|
|2064  |    mac_muladd_10s_6ns_18s_18_1_1_U769                               |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_649                                                                                                                               |      8|
|2065  |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_1002                                                                                                                      |      8|
|2066  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__37    |      8|
|2067  |    mac_muladd_10s_6ns_18s_18_1_1_U798                               |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_650                                                                                                                               |      8|
|2068  |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_1001                                                                                                                      |      8|
|2069  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__34    |      8|
|2070  |    mac_muladd_10s_6ns_18s_18_1_1_U827                               |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_651                                                                                                                               |      8|
|2071  |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_1000                                                                                                                      |      8|
|2072  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__33    |      8|
|2073  |    mac_muladd_10s_6ns_18s_18_1_1_U856                               |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_652                                                                                                                               |      8|
|2074  |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_999                                                                                                                       |      8|
|2075  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__19    |      8|
|2076  |    mac_muladd_10s_6ns_18s_18_1_1_U885                               |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_653                                                                                                                               |      1|
|2077  |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_998                                                                                                                       |      1|
|2078  |    mac_muladd_10s_6ns_18s_18_1_1_U914                               |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_654                                                                                                                               |      1|
|2079  |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_997                                                                                                                       |      1|
|2080  |    mac_muladd_10s_6ns_18s_18_1_1_U943                               |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_655                                                                                                                               |      8|
|2081  |      hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2_U              |hls_dummy_mac_muladd_10s_6ns_18s_18_1_1_DSP48_2                                                                                                                           |      8|
|2082  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__111   |      8|
|2083  |    mac_muladd_10s_7ns_18ns_18_1_1_U672                              |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1                                                                                                                                  |      8|
|2084  |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_996                                                                                                                      |      8|
|2085  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__4     |      8|
|2086  |    mac_muladd_10s_7ns_18ns_18_1_1_U701                              |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_656                                                                                                                              |      8|
|2087  |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_995                                                                                                                      |      8|
|2088  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__95    |      8|
|2089  |    mac_muladd_10s_7ns_18ns_18_1_1_U730                              |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_657                                                                                                                              |      8|
|2090  |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_994                                                                                                                      |      8|
|2091  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__125   |      8|
|2092  |    mac_muladd_10s_7ns_18ns_18_1_1_U759                              |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_658                                                                                                                              |      8|
|2093  |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_993                                                                                                                      |      8|
|2094  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__127   |      8|
|2095  |    mac_muladd_10s_7ns_18ns_18_1_1_U788                              |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_659                                                                                                                              |      8|
|2096  |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_992                                                                                                                      |      8|
|2097  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__53    |      8|
|2098  |    mac_muladd_10s_7ns_18ns_18_1_1_U817                              |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_660                                                                                                                              |      8|
|2099  |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_991                                                                                                                      |      8|
|2100  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U812/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__15    |      8|
|2101  |    mac_muladd_10s_7ns_18ns_18_1_1_U846                              |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_661                                                                                                                              |      8|
|2102  |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_990                                                                                                                      |      8|
|2103  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U868/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__18    |      8|
|2104  |    mac_muladd_10s_7ns_18ns_18_1_1_U875                              |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_662                                                                                                                              |      1|
|2105  |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_989                                                                                                                      |      1|
|2106  |    mac_muladd_10s_7ns_18ns_18_1_1_U904                              |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_663                                                                                                                              |      1|
|2107  |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_988                                                                                                                      |      1|
|2108  |    mac_muladd_10s_7ns_18ns_18_1_1_U933                              |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_664                                                                                                                              |      8|
|2109  |      hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_7ns_18ns_18_1_1_DSP48_1                                                                                                                          |      8|
|2110  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U924/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__35    |      8|
|2111  |    mac_muladd_10s_8ns_18ns_18_1_1_U1001                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1                                                                                                                                  |     24|
|2112  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_987                                                                                                                      |     24|
|2113  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__48   |      8|
|2114  |    mac_muladd_10s_8ns_18ns_18_1_1_U1030                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_665                                                                                                                              |     24|
|2115  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_986                                                                                                                      |     24|
|2116  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__84   |      8|
|2117  |    mac_muladd_10s_8ns_18ns_18_1_1_U1059                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_666                                                                                                                              |     24|
|2118  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_985                                                                                                                      |     24|
|2119  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__113  |      8|
|2120  |    mac_muladd_10s_8ns_18ns_18_1_1_U1088                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_667                                                                                                                              |     24|
|2121  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_984                                                                                                                      |     24|
|2122  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__27   |      8|
|2123  |    mac_muladd_10s_8ns_18ns_18_1_1_U1117                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_668                                                                                                                              |     24|
|2124  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_983                                                                                                                      |     24|
|2125  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__26   |      8|
|2126  |    mac_muladd_10s_8ns_18ns_18_1_1_U1146                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_669                                                                                                                              |     24|
|2127  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_982                                                                                                                      |     24|
|2128  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__19   |      8|
|2129  |    mac_muladd_10s_8ns_18ns_18_1_1_U1175                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_670                                                                                                                              |     17|
|2130  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_981                                                                                                                      |     17|
|2131  |    mac_muladd_10s_8ns_18ns_18_1_1_U1204                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_671                                                                                                                              |     17|
|2132  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_980                                                                                                                      |     17|
|2133  |    mac_muladd_10s_8ns_18ns_18_1_1_U1233                             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_672                                                                                                                              |     24|
|2134  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_979                                                                                                                      |     24|
|2135  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__43   |      8|
|2136  |    mac_muladd_10s_8ns_18ns_18_1_1_U972                              |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_673                                                                                                                              |     24|
|2137  |      hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4_U             |hls_dummy_mac_muladd_10s_8ns_18ns_18_1_1_DSP48_4                                                                                                                          |     24|
|2138  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__15   |      8|
|2139  |    mac_muladd_10s_9s_18ns_18_1_1_U1020                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1                                                                                                                                   |     24|
|2140  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_978                                                                                                                       |     24|
|2141  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__58   |      8|
|2142  |    mac_muladd_10s_9s_18ns_18_1_1_U1049                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_674                                                                                                                               |     24|
|2143  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_977                                                                                                                       |     24|
|2144  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__60   |      8|
|2145  |    mac_muladd_10s_9s_18ns_18_1_1_U1078                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_675                                                                                                                               |     24|
|2146  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_976                                                                                                                       |     24|
|2147  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__45   |      8|
|2148  |    mac_muladd_10s_9s_18ns_18_1_1_U1107                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_676                                                                                                                               |     24|
|2149  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_975                                                                                                                       |     24|
|2150  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__8    |      8|
|2151  |    mac_muladd_10s_9s_18ns_18_1_1_U1136                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_677                                                                                                                               |     24|
|2152  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_974                                                                                                                       |     24|
|2153  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__18   |      8|
|2154  |    mac_muladd_10s_9s_18ns_18_1_1_U1165                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_678                                                                                                                               |     17|
|2155  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_973                                                                                                                       |     17|
|2156  |    mac_muladd_10s_9s_18ns_18_1_1_U1194                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_679                                                                                                                               |     17|
|2157  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_972                                                                                                                       |     17|
|2158  |    mac_muladd_10s_9s_18ns_18_1_1_U1223                              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_680                                                                                                                               |     24|
|2159  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_971                                                                                                                       |     24|
|2160  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__111  |      8|
|2161  |    mac_muladd_10s_9s_18ns_18_1_1_U962                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_681                                                                                                                               |     24|
|2162  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_970                                                                                                                       |     24|
|2163  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__80   |      8|
|2164  |    mac_muladd_10s_9s_18ns_18_1_1_U991                               |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_682                                                                                                                               |     24|
|2165  |      hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3_U              |hls_dummy_mac_muladd_10s_9s_18ns_18_1_1_DSP48_3                                                                                                                           |     24|
|2166  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_3_3_U0/mac_muladd_10s_10s_18ns_18_1_1_U1151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p_funnel__27   |      8|
|2167  |    mul_10s_10s_18_1_1_U364                                          |hls_dummy_mul_10s_10s_18_1_1                                                                                                                                              |     68|
|2168  |    mul_10s_10s_18_1_1_U365                                          |hls_dummy_mul_10s_10s_18_1_1_683                                                                                                                                          |     68|
|2169  |    mul_10s_10s_18_1_1_U366                                          |hls_dummy_mul_10s_10s_18_1_1_684                                                                                                                                          |     68|
|2170  |    mul_10s_10s_18_1_1_U367                                          |hls_dummy_mul_10s_10s_18_1_1_685                                                                                                                                          |     68|
|2171  |    mul_10s_10s_18_1_1_U368                                          |hls_dummy_mul_10s_10s_18_1_1_686                                                                                                                                          |     68|
|2172  |    mul_10s_10s_18_1_1_U369                                          |hls_dummy_mul_10s_10s_18_1_1_687                                                                                                                                          |     68|
|2173  |    mul_10s_10s_18_1_1_U370                                          |hls_dummy_mul_10s_10s_18_1_1_688                                                                                                                                          |     99|
|2174  |    mul_10s_10s_18_1_1_U371                                          |hls_dummy_mul_10s_10s_18_1_1_689                                                                                                                                          |     68|
|2175  |    mul_10s_10s_18_1_1_U372                                          |hls_dummy_mul_10s_10s_18_1_1_690                                                                                                                                          |     68|
|2176  |    mul_10s_10s_18_1_1_U374                                          |hls_dummy_mul_10s_10s_18_1_1_691                                                                                                                                          |    102|
|2177  |    mul_10s_10s_18_1_1_U375                                          |hls_dummy_mul_10s_10s_18_1_1_692                                                                                                                                          |    102|
|2178  |    mul_10s_10s_18_1_1_U376                                          |hls_dummy_mul_10s_10s_18_1_1_693                                                                                                                                          |    102|
|2179  |    mul_10s_10s_18_1_1_U377                                          |hls_dummy_mul_10s_10s_18_1_1_694                                                                                                                                          |    104|
|2180  |    mul_10s_10s_18_1_1_U378                                          |hls_dummy_mul_10s_10s_18_1_1_695                                                                                                                                          |    104|
|2181  |    mul_10s_10s_18_1_1_U379                                          |hls_dummy_mul_10s_10s_18_1_1_696                                                                                                                                          |     98|
|2182  |    mul_10s_10s_18_1_1_U380                                          |hls_dummy_mul_10s_10s_18_1_1_697                                                                                                                                          |    106|
|2183  |    mul_10s_10s_18_1_1_U381                                          |hls_dummy_mul_10s_10s_18_1_1_698                                                                                                                                          |     98|
|2184  |    mul_10s_10s_18_1_1_U382                                          |hls_dummy_mul_10s_10s_18_1_1_699                                                                                                                                          |    104|
|2185  |    mul_10s_10s_18_1_1_U384                                          |hls_dummy_mul_10s_10s_18_1_1_700                                                                                                                                          |     69|
|2186  |    mul_10s_10s_18_1_1_U385                                          |hls_dummy_mul_10s_10s_18_1_1_701                                                                                                                                          |     69|
|2187  |    mul_10s_10s_18_1_1_U386                                          |hls_dummy_mul_10s_10s_18_1_1_702                                                                                                                                          |     69|
|2188  |    mul_10s_10s_18_1_1_U387                                          |hls_dummy_mul_10s_10s_18_1_1_703                                                                                                                                          |     69|
|2189  |    mul_10s_10s_18_1_1_U388                                          |hls_dummy_mul_10s_10s_18_1_1_704                                                                                                                                          |     69|
|2190  |    mul_10s_10s_18_1_1_U389                                          |hls_dummy_mul_10s_10s_18_1_1_705                                                                                                                                          |     71|
|2191  |    mul_10s_10s_18_1_1_U390                                          |hls_dummy_mul_10s_10s_18_1_1_706                                                                                                                                          |     70|
|2192  |    mul_10s_10s_18_1_1_U391                                          |hls_dummy_mul_10s_10s_18_1_1_707                                                                                                                                          |     73|
|2193  |    mul_10s_10s_18_1_1_U392                                          |hls_dummy_mul_10s_10s_18_1_1_708                                                                                                                                          |     69|
|2194  |    mul_10s_10s_18_1_1_U394                                          |hls_dummy_mul_10s_10s_18_1_1_709                                                                                                                                          |     68|
|2195  |    mul_10s_10s_18_1_1_U395                                          |hls_dummy_mul_10s_10s_18_1_1_710                                                                                                                                          |     68|
|2196  |    mul_10s_10s_18_1_1_U396                                          |hls_dummy_mul_10s_10s_18_1_1_711                                                                                                                                          |     75|
|2197  |    mul_10s_10s_18_1_1_U397                                          |hls_dummy_mul_10s_10s_18_1_1_712                                                                                                                                          |     75|
|2198  |    mul_10s_10s_18_1_1_U398                                          |hls_dummy_mul_10s_10s_18_1_1_713                                                                                                                                          |     75|
|2199  |    mul_10s_10s_18_1_1_U399                                          |hls_dummy_mul_10s_10s_18_1_1_714                                                                                                                                          |     68|
|2200  |    mul_10s_10s_18_1_1_U400                                          |hls_dummy_mul_10s_10s_18_1_1_715                                                                                                                                          |     75|
|2201  |    mul_10s_10s_18_1_1_U401                                          |hls_dummy_mul_10s_10s_18_1_1_716                                                                                                                                          |     68|
|2202  |    mul_10s_10s_18_1_1_U402                                          |hls_dummy_mul_10s_10s_18_1_1_717                                                                                                                                          |     68|
|2203  |    mul_10s_10s_18_1_1_U404                                          |hls_dummy_mul_10s_10s_18_1_1_718                                                                                                                                          |    106|
|2204  |    mul_10s_10s_18_1_1_U405                                          |hls_dummy_mul_10s_10s_18_1_1_719                                                                                                                                          |    102|
|2205  |    mul_10s_10s_18_1_1_U406                                          |hls_dummy_mul_10s_10s_18_1_1_720                                                                                                                                          |     99|
|2206  |    mul_10s_10s_18_1_1_U407                                          |hls_dummy_mul_10s_10s_18_1_1_721                                                                                                                                          |     99|
|2207  |    mul_10s_10s_18_1_1_U408                                          |hls_dummy_mul_10s_10s_18_1_1_722                                                                                                                                          |     99|
|2208  |    mul_10s_10s_18_1_1_U409                                          |hls_dummy_mul_10s_10s_18_1_1_723                                                                                                                                          |     98|
|2209  |    mul_10s_10s_18_1_1_U410                                          |hls_dummy_mul_10s_10s_18_1_1_724                                                                                                                                          |     99|
|2210  |    mul_10s_10s_18_1_1_U411                                          |hls_dummy_mul_10s_10s_18_1_1_725                                                                                                                                          |    106|
|2211  |    mul_10s_10s_18_1_1_U412                                          |hls_dummy_mul_10s_10s_18_1_1_726                                                                                                                                          |    104|
|2212  |    mul_10s_10s_18_1_1_U414                                          |hls_dummy_mul_10s_10s_18_1_1_727                                                                                                                                          |     69|
|2213  |    mul_10s_10s_18_1_1_U415                                          |hls_dummy_mul_10s_10s_18_1_1_728                                                                                                                                          |     69|
|2214  |    mul_10s_10s_18_1_1_U416                                          |hls_dummy_mul_10s_10s_18_1_1_729                                                                                                                                          |     69|
|2215  |    mul_10s_10s_18_1_1_U417                                          |hls_dummy_mul_10s_10s_18_1_1_730                                                                                                                                          |     69|
|2216  |    mul_10s_10s_18_1_1_U418                                          |hls_dummy_mul_10s_10s_18_1_1_731                                                                                                                                          |     69|
|2217  |    mul_10s_10s_18_1_1_U419                                          |hls_dummy_mul_10s_10s_18_1_1_732                                                                                                                                          |     71|
|2218  |    mul_10s_10s_18_1_1_U420                                          |hls_dummy_mul_10s_10s_18_1_1_733                                                                                                                                          |     69|
|2219  |    mul_10s_10s_18_1_1_U421                                          |hls_dummy_mul_10s_10s_18_1_1_734                                                                                                                                          |     69|
|2220  |    mul_10s_10s_18_1_1_U422                                          |hls_dummy_mul_10s_10s_18_1_1_735                                                                                                                                          |     69|
|2221  |    mul_10s_10s_18_1_1_U424                                          |hls_dummy_mul_10s_10s_18_1_1_736                                                                                                                                          |     68|
|2222  |    mul_10s_10s_18_1_1_U425                                          |hls_dummy_mul_10s_10s_18_1_1_737                                                                                                                                          |     68|
|2223  |    mul_10s_10s_18_1_1_U426                                          |hls_dummy_mul_10s_10s_18_1_1_738                                                                                                                                          |     68|
|2224  |    mul_10s_10s_18_1_1_U427                                          |hls_dummy_mul_10s_10s_18_1_1_739                                                                                                                                          |     75|
|2225  |    mul_10s_10s_18_1_1_U428                                          |hls_dummy_mul_10s_10s_18_1_1_740                                                                                                                                          |     75|
|2226  |    mul_10s_10s_18_1_1_U429                                          |hls_dummy_mul_10s_10s_18_1_1_741                                                                                                                                          |    117|
|2227  |    mul_10s_10s_18_1_1_U430                                          |hls_dummy_mul_10s_10s_18_1_1_742                                                                                                                                          |     99|
|2228  |    mul_10s_10s_18_1_1_U431                                          |hls_dummy_mul_10s_10s_18_1_1_743                                                                                                                                          |     99|
|2229  |    mul_10s_10s_18_1_1_U432                                          |hls_dummy_mul_10s_10s_18_1_1_744                                                                                                                                          |     68|
|2230  |    mul_10s_10s_18_1_1_U434                                          |hls_dummy_mul_10s_10s_18_1_1_745                                                                                                                                          |    106|
|2231  |    mul_10s_10s_18_1_1_U435                                          |hls_dummy_mul_10s_10s_18_1_1_746                                                                                                                                          |    106|
|2232  |    mul_10s_10s_18_1_1_U436                                          |hls_dummy_mul_10s_10s_18_1_1_747                                                                                                                                          |    102|
|2233  |    mul_10s_10s_18_1_1_U437                                          |hls_dummy_mul_10s_10s_18_1_1_748                                                                                                                                          |     99|
|2234  |    mul_10s_10s_18_1_1_U438                                          |hls_dummy_mul_10s_10s_18_1_1_749                                                                                                                                          |     99|
|2235  |    mul_10s_10s_18_1_1_U439                                          |hls_dummy_mul_10s_10s_18_1_1_750                                                                                                                                          |     93|
|2236  |    mul_10s_10s_18_1_1_U440                                          |hls_dummy_mul_10s_10s_18_1_1_751                                                                                                                                          |    106|
|2237  |    mul_10s_10s_18_1_1_U441                                          |hls_dummy_mul_10s_10s_18_1_1_752                                                                                                                                          |    106|
|2238  |    mul_10s_10s_18_1_1_U442                                          |hls_dummy_mul_10s_10s_18_1_1_753                                                                                                                                          |    104|
|2239  |    mul_10s_10s_18_1_1_U444                                          |hls_dummy_mul_10s_10s_18_1_1_754                                                                                                                                          |     69|
|2240  |    mul_10s_10s_18_1_1_U445                                          |hls_dummy_mul_10s_10s_18_1_1_755                                                                                                                                          |     69|
|2241  |    mul_10s_10s_18_1_1_U446                                          |hls_dummy_mul_10s_10s_18_1_1_756                                                                                                                                          |     69|
|2242  |    mul_10s_10s_18_1_1_U447                                          |hls_dummy_mul_10s_10s_18_1_1_757                                                                                                                                          |     69|
|2243  |    mul_10s_10s_18_1_1_U448                                          |hls_dummy_mul_10s_10s_18_1_1_758                                                                                                                                          |     69|
|2244  |    mul_10s_10s_18_1_1_U449                                          |hls_dummy_mul_10s_10s_18_1_1_759                                                                                                                                          |     72|
|2245  |    mul_10s_10s_18_1_1_U450                                          |hls_dummy_mul_10s_10s_18_1_1_760                                                                                                                                          |     70|
|2246  |    mul_10s_10s_18_1_1_U451                                          |hls_dummy_mul_10s_10s_18_1_1_761                                                                                                                                          |     70|
|2247  |    mul_10s_10s_18_1_1_U452                                          |hls_dummy_mul_10s_10s_18_1_1_762                                                                                                                                          |     69|
|2248  |    mul_10s_10s_18_1_1_U454                                          |hls_dummy_mul_10s_10s_18_1_1_763                                                                                                                                          |     68|
|2249  |    mul_10s_10s_18_1_1_U455                                          |hls_dummy_mul_10s_10s_18_1_1_764                                                                                                                                          |    117|
|2250  |    mul_10s_10s_18_1_1_U456                                          |hls_dummy_mul_10s_10s_18_1_1_765                                                                                                                                          |     68|
|2251  |    mul_10s_10s_18_1_1_U457                                          |hls_dummy_mul_10s_10s_18_1_1_766                                                                                                                                          |     75|
|2252  |    mul_10s_10s_18_1_1_U458                                          |hls_dummy_mul_10s_10s_18_1_1_767                                                                                                                                          |     75|
|2253  |    mul_10s_10s_18_1_1_U459                                          |hls_dummy_mul_10s_10s_18_1_1_768                                                                                                                                          |     68|
|2254  |    mul_10s_10s_18_1_1_U460                                          |hls_dummy_mul_10s_10s_18_1_1_769                                                                                                                                          |     68|
|2255  |    mul_10s_10s_18_1_1_U461                                          |hls_dummy_mul_10s_10s_18_1_1_770                                                                                                                                          |     99|
|2256  |    mul_10s_10s_18_1_1_U462                                          |hls_dummy_mul_10s_10s_18_1_1_771                                                                                                                                          |     68|
|2257  |    mul_10s_10s_18_1_1_U464                                          |hls_dummy_mul_10s_10s_18_1_1_772                                                                                                                                          |    106|
|2258  |    mul_10s_10s_18_1_1_U465                                          |hls_dummy_mul_10s_10s_18_1_1_773                                                                                                                                          |     93|
|2259  |    mul_10s_10s_18_1_1_U466                                          |hls_dummy_mul_10s_10s_18_1_1_774                                                                                                                                          |    106|
|2260  |    mul_10s_10s_18_1_1_U467                                          |hls_dummy_mul_10s_10s_18_1_1_775                                                                                                                                          |     99|
|2261  |    mul_10s_10s_18_1_1_U468                                          |hls_dummy_mul_10s_10s_18_1_1_776                                                                                                                                          |     99|
|2262  |    mul_10s_10s_18_1_1_U469                                          |hls_dummy_mul_10s_10s_18_1_1_777                                                                                                                                          |     98|
|2263  |    mul_10s_10s_18_1_1_U470                                          |hls_dummy_mul_10s_10s_18_1_1_778                                                                                                                                          |    106|
|2264  |    mul_10s_10s_18_1_1_U471                                          |hls_dummy_mul_10s_10s_18_1_1_779                                                                                                                                          |    106|
|2265  |    mul_10s_10s_18_1_1_U472                                          |hls_dummy_mul_10s_10s_18_1_1_780                                                                                                                                          |     98|
|2266  |    mul_10s_10s_18_1_1_U474                                          |hls_dummy_mul_10s_10s_18_1_1_781                                                                                                                                          |     69|
|2267  |    mul_10s_10s_18_1_1_U475                                          |hls_dummy_mul_10s_10s_18_1_1_782                                                                                                                                          |     72|
|2268  |    mul_10s_10s_18_1_1_U476                                          |hls_dummy_mul_10s_10s_18_1_1_783                                                                                                                                          |     69|
|2269  |    mul_10s_10s_18_1_1_U477                                          |hls_dummy_mul_10s_10s_18_1_1_784                                                                                                                                          |     69|
|2270  |    mul_10s_10s_18_1_1_U478                                          |hls_dummy_mul_10s_10s_18_1_1_785                                                                                                                                          |     69|
|2271  |    mul_10s_10s_18_1_1_U479                                          |hls_dummy_mul_10s_10s_18_1_1_786                                                                                                                                          |     71|
|2272  |    mul_10s_10s_18_1_1_U480                                          |hls_dummy_mul_10s_10s_18_1_1_787                                                                                                                                          |     69|
|2273  |    mul_10s_10s_18_1_1_U481                                          |hls_dummy_mul_10s_10s_18_1_1_788                                                                                                                                          |     70|
|2274  |    mul_10s_10s_18_1_1_U482                                          |hls_dummy_mul_10s_10s_18_1_1_789                                                                                                                                          |     71|
|2275  |    mul_10s_10s_18_1_1_U484                                          |hls_dummy_mul_10s_10s_18_1_1_790                                                                                                                                          |     69|
|2276  |    mul_10s_10s_18_1_1_U485                                          |hls_dummy_mul_10s_10s_18_1_1_791                                                                                                                                          |    117|
|2277  |    mul_10s_10s_18_1_1_U486                                          |hls_dummy_mul_10s_10s_18_1_1_792                                                                                                                                          |     68|
|2278  |    mul_10s_10s_18_1_1_U487                                          |hls_dummy_mul_10s_10s_18_1_1_793                                                                                                                                          |     68|
|2279  |    mul_10s_10s_18_1_1_U488                                          |hls_dummy_mul_10s_10s_18_1_1_794                                                                                                                                          |     68|
|2280  |    mul_10s_10s_18_1_1_U489                                          |hls_dummy_mul_10s_10s_18_1_1_795                                                                                                                                          |    117|
|2281  |    mul_10s_10s_18_1_1_U490                                          |hls_dummy_mul_10s_10s_18_1_1_796                                                                                                                                          |     68|
|2282  |    mul_10s_10s_18_1_1_U491                                          |hls_dummy_mul_10s_10s_18_1_1_797                                                                                                                                          |     68|
|2283  |    mul_10s_10s_18_1_1_U492                                          |hls_dummy_mul_10s_10s_18_1_1_798                                                                                                                                          |    117|
|2284  |    mul_10s_10s_18_1_1_U494                                          |hls_dummy_mul_10s_10s_18_1_1_799                                                                                                                                          |    103|
|2285  |    mul_10s_10s_18_1_1_U495                                          |hls_dummy_mul_10s_10s_18_1_1_800                                                                                                                                          |     93|
|2286  |    mul_10s_10s_18_1_1_U496                                          |hls_dummy_mul_10s_10s_18_1_1_801                                                                                                                                          |    102|
|2287  |    mul_10s_10s_18_1_1_U497                                          |hls_dummy_mul_10s_10s_18_1_1_802                                                                                                                                          |    101|
|2288  |    mul_10s_10s_18_1_1_U498                                          |hls_dummy_mul_10s_10s_18_1_1_803                                                                                                                                          |     98|
|2289  |    mul_10s_10s_18_1_1_U499                                          |hls_dummy_mul_10s_10s_18_1_1_804                                                                                                                                          |     93|
|2290  |    mul_10s_10s_18_1_1_U500                                          |hls_dummy_mul_10s_10s_18_1_1_805                                                                                                                                          |     98|
|2291  |    mul_10s_10s_18_1_1_U501                                          |hls_dummy_mul_10s_10s_18_1_1_806                                                                                                                                          |    101|
|2292  |    mul_10s_10s_18_1_1_U502                                          |hls_dummy_mul_10s_10s_18_1_1_807                                                                                                                                          |     93|
|2293  |    mul_10s_10s_18_1_1_U504                                          |hls_dummy_mul_10s_10s_18_1_1_808                                                                                                                                          |     69|
|2294  |    mul_10s_10s_18_1_1_U505                                          |hls_dummy_mul_10s_10s_18_1_1_809                                                                                                                                          |     72|
|2295  |    mul_10s_10s_18_1_1_U506                                          |hls_dummy_mul_10s_10s_18_1_1_810                                                                                                                                          |     75|
|2296  |    mul_10s_10s_18_1_1_U507                                          |hls_dummy_mul_10s_10s_18_1_1_811                                                                                                                                          |     75|
|2297  |    mul_10s_10s_18_1_1_U508                                          |hls_dummy_mul_10s_10s_18_1_1_812                                                                                                                                          |     69|
|2298  |    mul_10s_10s_18_1_1_U509                                          |hls_dummy_mul_10s_10s_18_1_1_813                                                                                                                                          |     72|
|2299  |    mul_10s_10s_18_1_1_U510                                          |hls_dummy_mul_10s_10s_18_1_1_814                                                                                                                                          |     69|
|2300  |    mul_10s_10s_18_1_1_U511                                          |hls_dummy_mul_10s_10s_18_1_1_815                                                                                                                                          |     74|
|2301  |    mul_10s_10s_18_1_1_U512                                          |hls_dummy_mul_10s_10s_18_1_1_816                                                                                                                                          |     72|
|2302  |    mul_10s_10s_18_1_1_U514                                          |hls_dummy_mul_10s_10s_18_1_1_817                                                                                                                                          |     69|
|2303  |    mul_10s_10s_18_1_1_U515                                          |hls_dummy_mul_10s_10s_18_1_1_818                                                                                                                                          |    117|
|2304  |    mul_10s_10s_18_1_1_U516                                          |hls_dummy_mul_10s_10s_18_1_1_819                                                                                                                                          |     68|
|2305  |    mul_10s_10s_18_1_1_U517                                          |hls_dummy_mul_10s_10s_18_1_1_820                                                                                                                                          |     68|
|2306  |    mul_10s_10s_18_1_1_U518                                          |hls_dummy_mul_10s_10s_18_1_1_821                                                                                                                                          |     68|
|2307  |    mul_10s_10s_18_1_1_U519                                          |hls_dummy_mul_10s_10s_18_1_1_822                                                                                                                                          |    117|
|2308  |    mul_10s_10s_18_1_1_U520                                          |hls_dummy_mul_10s_10s_18_1_1_823                                                                                                                                          |     68|
|2309  |    mul_10s_10s_18_1_1_U521                                          |hls_dummy_mul_10s_10s_18_1_1_824                                                                                                                                          |     68|
|2310  |    mul_10s_10s_18_1_1_U522                                          |hls_dummy_mul_10s_10s_18_1_1_825                                                                                                                                          |    117|
|2311  |    mul_10s_10s_18_1_1_U524                                          |hls_dummy_mul_10s_10s_18_1_1_826                                                                                                                                          |    103|
|2312  |    mul_10s_10s_18_1_1_U525                                          |hls_dummy_mul_10s_10s_18_1_1_827                                                                                                                                          |     93|
|2313  |    mul_10s_10s_18_1_1_U526                                          |hls_dummy_mul_10s_10s_18_1_1_828                                                                                                                                          |    102|
|2314  |    mul_10s_10s_18_1_1_U527                                          |hls_dummy_mul_10s_10s_18_1_1_829                                                                                                                                          |    102|
|2315  |    mul_10s_10s_18_1_1_U528                                          |hls_dummy_mul_10s_10s_18_1_1_830                                                                                                                                          |     98|
|2316  |    mul_10s_10s_18_1_1_U529                                          |hls_dummy_mul_10s_10s_18_1_1_831                                                                                                                                          |     93|
|2317  |    mul_10s_10s_18_1_1_U530                                          |hls_dummy_mul_10s_10s_18_1_1_832                                                                                                                                          |     98|
|2318  |    mul_10s_10s_18_1_1_U531                                          |hls_dummy_mul_10s_10s_18_1_1_833                                                                                                                                          |    102|
|2319  |    mul_10s_10s_18_1_1_U532                                          |hls_dummy_mul_10s_10s_18_1_1_834                                                                                                                                          |     93|
|2320  |    mul_10s_10s_18_1_1_U534                                          |hls_dummy_mul_10s_10s_18_1_1_835                                                                                                                                          |     69|
|2321  |    mul_10s_10s_18_1_1_U535                                          |hls_dummy_mul_10s_10s_18_1_1_836                                                                                                                                          |     72|
|2322  |    mul_10s_10s_18_1_1_U536                                          |hls_dummy_mul_10s_10s_18_1_1_837                                                                                                                                          |     75|
|2323  |    mul_10s_10s_18_1_1_U537                                          |hls_dummy_mul_10s_10s_18_1_1_838                                                                                                                                          |     75|
|2324  |    mul_10s_10s_18_1_1_U538                                          |hls_dummy_mul_10s_10s_18_1_1_839                                                                                                                                          |     73|
|2325  |    mul_10s_10s_18_1_1_U539                                          |hls_dummy_mul_10s_10s_18_1_1_840                                                                                                                                          |     72|
|2326  |    mul_10s_10s_18_1_1_U540                                          |hls_dummy_mul_10s_10s_18_1_1_841                                                                                                                                          |     69|
|2327  |    mul_10s_10s_18_1_1_U541                                          |hls_dummy_mul_10s_10s_18_1_1_842                                                                                                                                          |     75|
|2328  |    mul_10s_10s_18_1_1_U542                                          |hls_dummy_mul_10s_10s_18_1_1_843                                                                                                                                          |     72|
|2329  |    mul_10s_10s_18_1_1_U544                                          |hls_dummy_mul_10s_10s_18_1_1_844                                                                                                                                          |     99|
|2330  |    mul_10s_10s_18_1_1_U545                                          |hls_dummy_mul_10s_10s_18_1_1_845                                                                                                                                          |     99|
|2331  |    mul_10s_10s_18_1_1_U546                                          |hls_dummy_mul_10s_10s_18_1_1_846                                                                                                                                          |     75|
|2332  |    mul_10s_10s_18_1_1_U547                                          |hls_dummy_mul_10s_10s_18_1_1_847                                                                                                                                          |     99|
|2333  |    mul_10s_10s_18_1_1_U548                                          |hls_dummy_mul_10s_10s_18_1_1_848                                                                                                                                          |     75|
|2334  |    mul_10s_10s_18_1_1_U549                                          |hls_dummy_mul_10s_10s_18_1_1_849                                                                                                                                          |     75|
|2335  |    mul_10s_10s_18_1_1_U550                                          |hls_dummy_mul_10s_10s_18_1_1_850                                                                                                                                          |     75|
|2336  |    mul_10s_10s_18_1_1_U551                                          |hls_dummy_mul_10s_10s_18_1_1_851                                                                                                                                          |     99|
|2337  |    mul_10s_10s_18_1_1_U552                                          |hls_dummy_mul_10s_10s_18_1_1_852                                                                                                                                          |    101|
|2338  |    mul_10s_10s_18_1_1_U554                                          |hls_dummy_mul_10s_10s_18_1_1_853                                                                                                                                          |    106|
|2339  |    mul_10s_10s_18_1_1_U555                                          |hls_dummy_mul_10s_10s_18_1_1_854                                                                                                                                          |    106|
|2340  |    mul_10s_10s_18_1_1_U556                                          |hls_dummy_mul_10s_10s_18_1_1_855                                                                                                                                          |     99|
|2341  |    mul_10s_10s_18_1_1_U557                                          |hls_dummy_mul_10s_10s_18_1_1_856                                                                                                                                          |    106|
|2342  |    mul_10s_10s_18_1_1_U558                                          |hls_dummy_mul_10s_10s_18_1_1_857                                                                                                                                          |     99|
|2343  |    mul_10s_10s_18_1_1_U559                                          |hls_dummy_mul_10s_10s_18_1_1_858                                                                                                                                          |     99|
|2344  |    mul_10s_10s_18_1_1_U560                                          |hls_dummy_mul_10s_10s_18_1_1_859                                                                                                                                          |     99|
|2345  |    mul_10s_10s_18_1_1_U561                                          |hls_dummy_mul_10s_10s_18_1_1_860                                                                                                                                          |    106|
|2346  |    mul_10s_10s_18_1_1_U562                                          |hls_dummy_mul_10s_10s_18_1_1_861                                                                                                                                          |    104|
|2347  |    mul_10s_10s_18_1_1_U564                                          |hls_dummy_mul_10s_10s_18_1_1_862                                                                                                                                          |     70|
|2348  |    mul_10s_10s_18_1_1_U565                                          |hls_dummy_mul_10s_10s_18_1_1_863                                                                                                                                          |     70|
|2349  |    mul_10s_10s_18_1_1_U566                                          |hls_dummy_mul_10s_10s_18_1_1_864                                                                                                                                          |     69|
|2350  |    mul_10s_10s_18_1_1_U567                                          |hls_dummy_mul_10s_10s_18_1_1_865                                                                                                                                          |     70|
|2351  |    mul_10s_10s_18_1_1_U568                                          |hls_dummy_mul_10s_10s_18_1_1_866                                                                                                                                          |     69|
|2352  |    mul_10s_10s_18_1_1_U569                                          |hls_dummy_mul_10s_10s_18_1_1_867                                                                                                                                          |     69|
|2353  |    mul_10s_10s_18_1_1_U570                                          |hls_dummy_mul_10s_10s_18_1_1_868                                                                                                                                          |     69|
|2354  |    mul_10s_10s_18_1_1_U571                                          |hls_dummy_mul_10s_10s_18_1_1_869                                                                                                                                          |     70|
|2355  |    mul_10s_10s_18_1_1_U572                                          |hls_dummy_mul_10s_10s_18_1_1_870                                                                                                                                          |     70|
|2356  |    mul_10s_10s_18_1_1_U574                                          |hls_dummy_mul_10s_10s_18_1_1_871                                                                                                                                          |     68|
|2357  |    mul_10s_10s_18_1_1_U575                                          |hls_dummy_mul_10s_10s_18_1_1_872                                                                                                                                          |    117|
|2358  |    mul_10s_10s_18_1_1_U576                                          |hls_dummy_mul_10s_10s_18_1_1_873                                                                                                                                          |     68|
|2359  |    mul_10s_10s_18_1_1_U577                                          |hls_dummy_mul_10s_10s_18_1_1_874                                                                                                                                          |     69|
|2360  |    mul_10s_10s_18_1_1_U578                                          |hls_dummy_mul_10s_10s_18_1_1_875                                                                                                                                          |     68|
|2361  |    mul_10s_10s_18_1_1_U579                                          |hls_dummy_mul_10s_10s_18_1_1_876                                                                                                                                          |     68|
|2362  |    mul_10s_10s_18_1_1_U580                                          |hls_dummy_mul_10s_10s_18_1_1_877                                                                                                                                          |    117|
|2363  |    mul_10s_10s_18_1_1_U581                                          |hls_dummy_mul_10s_10s_18_1_1_878                                                                                                                                          |    101|
|2364  |    mul_10s_10s_18_1_1_U582                                          |hls_dummy_mul_10s_10s_18_1_1_879                                                                                                                                          |    117|
|2365  |    mul_10s_10s_18_1_1_U584                                          |hls_dummy_mul_10s_10s_18_1_1_880                                                                                                                                          |     98|
|2366  |    mul_10s_10s_18_1_1_U585                                          |hls_dummy_mul_10s_10s_18_1_1_881                                                                                                                                          |     93|
|2367  |    mul_10s_10s_18_1_1_U586                                          |hls_dummy_mul_10s_10s_18_1_1_882                                                                                                                                          |     98|
|2368  |    mul_10s_10s_18_1_1_U587                                          |hls_dummy_mul_10s_10s_18_1_1_883                                                                                                                                          |    101|
|2369  |    mul_10s_10s_18_1_1_U588                                          |hls_dummy_mul_10s_10s_18_1_1_884                                                                                                                                          |     98|
|2370  |    mul_10s_10s_18_1_1_U589                                          |hls_dummy_mul_10s_10s_18_1_1_885                                                                                                                                          |     98|
|2371  |    mul_10s_10s_18_1_1_U590                                          |hls_dummy_mul_10s_10s_18_1_1_886                                                                                                                                          |     93|
|2372  |    mul_10s_10s_18_1_1_U591                                          |hls_dummy_mul_10s_10s_18_1_1_887                                                                                                                                          |    104|
|2373  |    mul_10s_10s_18_1_1_U592                                          |hls_dummy_mul_10s_10s_18_1_1_888                                                                                                                                          |     93|
|2374  |    mul_10s_10s_18_1_1_U594                                          |hls_dummy_mul_10s_10s_18_1_1_889                                                                                                                                          |     71|
|2375  |    mul_10s_10s_18_1_1_U595                                          |hls_dummy_mul_10s_10s_18_1_1_890                                                                                                                                          |     72|
|2376  |    mul_10s_10s_18_1_1_U596                                          |hls_dummy_mul_10s_10s_18_1_1_891                                                                                                                                          |     71|
|2377  |    mul_10s_10s_18_1_1_U597                                          |hls_dummy_mul_10s_10s_18_1_1_892                                                                                                                                          |     69|
|2378  |    mul_10s_10s_18_1_1_U598                                          |hls_dummy_mul_10s_10s_18_1_1_893                                                                                                                                          |     73|
|2379  |    mul_10s_10s_18_1_1_U599                                          |hls_dummy_mul_10s_10s_18_1_1_894                                                                                                                                          |     73|
|2380  |    mul_10s_10s_18_1_1_U600                                          |hls_dummy_mul_10s_10s_18_1_1_895                                                                                                                                          |     72|
|2381  |    mul_10s_10s_18_1_1_U601                                          |hls_dummy_mul_10s_10s_18_1_1_896                                                                                                                                          |     70|
|2382  |    mul_10s_10s_18_1_1_U602                                          |hls_dummy_mul_10s_10s_18_1_1_897                                                                                                                                          |     72|
|2383  |    mul_10s_10s_18_1_1_U604                                          |hls_dummy_mul_10s_10s_18_1_1_898                                                                                                                                          |     68|
|2384  |    mul_10s_10s_18_1_1_U605                                          |hls_dummy_mul_10s_10s_18_1_1_899                                                                                                                                          |     69|
|2385  |    mul_10s_10s_18_1_1_U606                                          |hls_dummy_mul_10s_10s_18_1_1_900                                                                                                                                          |     68|
|2386  |    mul_10s_10s_18_1_1_U607                                          |hls_dummy_mul_10s_10s_18_1_1_901                                                                                                                                          |     68|
|2387  |    mul_10s_10s_18_1_1_U608                                          |hls_dummy_mul_10s_10s_18_1_1_902                                                                                                                                          |     68|
|2388  |    mul_10s_10s_18_1_1_U609                                          |hls_dummy_mul_10s_10s_18_1_1_903                                                                                                                                          |     75|
|2389  |    mul_10s_10s_18_1_1_U610                                          |hls_dummy_mul_10s_10s_18_1_1_904                                                                                                                                          |     68|
|2390  |    mul_10s_10s_18_1_1_U611                                          |hls_dummy_mul_10s_10s_18_1_1_905                                                                                                                                          |     68|
|2391  |    mul_10s_10s_18_1_1_U612                                          |hls_dummy_mul_10s_10s_18_1_1_906                                                                                                                                          |     68|
|2392  |    mul_10s_10s_18_1_1_U614                                          |hls_dummy_mul_10s_10s_18_1_1_907                                                                                                                                          |     98|
|2393  |    mul_10s_10s_18_1_1_U615                                          |hls_dummy_mul_10s_10s_18_1_1_908                                                                                                                                          |    101|
|2394  |    mul_10s_10s_18_1_1_U616                                          |hls_dummy_mul_10s_10s_18_1_1_909                                                                                                                                          |     98|
|2395  |    mul_10s_10s_18_1_1_U617                                          |hls_dummy_mul_10s_10s_18_1_1_910                                                                                                                                          |     98|
|2396  |    mul_10s_10s_18_1_1_U618                                          |hls_dummy_mul_10s_10s_18_1_1_911                                                                                                                                          |     98|
|2397  |    mul_10s_10s_18_1_1_U619                                          |hls_dummy_mul_10s_10s_18_1_1_912                                                                                                                                          |     99|
|2398  |    mul_10s_10s_18_1_1_U620                                          |hls_dummy_mul_10s_10s_18_1_1_913                                                                                                                                          |     98|
|2399  |    mul_10s_10s_18_1_1_U621                                          |hls_dummy_mul_10s_10s_18_1_1_914                                                                                                                                          |     98|
|2400  |    mul_10s_10s_18_1_1_U622                                          |hls_dummy_mul_10s_10s_18_1_1_915                                                                                                                                          |     98|
|2401  |    mul_10s_10s_18_1_1_U624                                          |hls_dummy_mul_10s_10s_18_1_1_916                                                                                                                                          |     69|
|2402  |    mul_10s_10s_18_1_1_U625                                          |hls_dummy_mul_10s_10s_18_1_1_917                                                                                                                                          |     69|
|2403  |    mul_10s_10s_18_1_1_U626                                          |hls_dummy_mul_10s_10s_18_1_1_918                                                                                                                                          |     71|
|2404  |    mul_10s_10s_18_1_1_U627                                          |hls_dummy_mul_10s_10s_18_1_1_919                                                                                                                                          |     71|
|2405  |    mul_10s_10s_18_1_1_U628                                          |hls_dummy_mul_10s_10s_18_1_1_920                                                                                                                                          |     73|
|2406  |    mul_10s_10s_18_1_1_U629                                          |hls_dummy_mul_10s_10s_18_1_1_921                                                                                                                                          |     69|
|2407  |    mul_10s_10s_18_1_1_U630                                          |hls_dummy_mul_10s_10s_18_1_1_922                                                                                                                                          |     71|
|2408  |    mul_10s_10s_18_1_1_U631                                          |hls_dummy_mul_10s_10s_18_1_1_923                                                                                                                                          |     71|
|2409  |    mul_10s_10s_18_1_1_U632                                          |hls_dummy_mul_10s_10s_18_1_1_924                                                                                                                                          |     71|
|2410  |    mul_10s_10s_18_1_1_U634                                          |hls_dummy_mul_10s_10s_18_1_1_925                                                                                                                                          |     69|
|2411  |    mul_10s_10s_18_1_1_U635                                          |hls_dummy_mul_10s_10s_18_1_1_926                                                                                                                                          |     69|
|2412  |    mul_10s_10s_18_1_1_U636                                          |hls_dummy_mul_10s_10s_18_1_1_927                                                                                                                                          |     69|
|2413  |    mul_10s_10s_18_1_1_U637                                          |hls_dummy_mul_10s_10s_18_1_1_928                                                                                                                                          |     99|
|2414  |    mul_10s_10s_18_1_1_U638                                          |hls_dummy_mul_10s_10s_18_1_1_929                                                                                                                                          |     75|
|2415  |    mul_10s_10s_18_1_1_U639                                          |hls_dummy_mul_10s_10s_18_1_1_930                                                                                                                                          |     75|
|2416  |    mul_10s_10s_18_1_1_U640                                          |hls_dummy_mul_10s_10s_18_1_1_931                                                                                                                                          |     68|
|2417  |    mul_10s_10s_18_1_1_U641                                          |hls_dummy_mul_10s_10s_18_1_1_932                                                                                                                                          |     75|
|2418  |    mul_10s_10s_18_1_1_U642                                          |hls_dummy_mul_10s_10s_18_1_1_933                                                                                                                                          |    101|
|2419  |    mul_10s_10s_18_1_1_U644                                          |hls_dummy_mul_10s_10s_18_1_1_934                                                                                                                                          |    103|
|2420  |    mul_10s_10s_18_1_1_U645                                          |hls_dummy_mul_10s_10s_18_1_1_935                                                                                                                                          |    103|
|2421  |    mul_10s_10s_18_1_1_U646                                          |hls_dummy_mul_10s_10s_18_1_1_936                                                                                                                                          |    103|
|2422  |    mul_10s_10s_18_1_1_U647                                          |hls_dummy_mul_10s_10s_18_1_1_937                                                                                                                                          |    106|
|2423  |    mul_10s_10s_18_1_1_U648                                          |hls_dummy_mul_10s_10s_18_1_1_938                                                                                                                                          |     99|
|2424  |    mul_10s_10s_18_1_1_U649                                          |hls_dummy_mul_10s_10s_18_1_1_939                                                                                                                                          |     99|
|2425  |    mul_10s_10s_18_1_1_U650                                          |hls_dummy_mul_10s_10s_18_1_1_940                                                                                                                                          |     98|
|2426  |    mul_10s_10s_18_1_1_U651                                          |hls_dummy_mul_10s_10s_18_1_1_941                                                                                                                                          |     99|
|2427  |    mul_10s_10s_18_1_1_U652                                          |hls_dummy_mul_10s_10s_18_1_1_942                                                                                                                                          |    104|
|2428  |    mul_10s_10s_18_1_1_U654                                          |hls_dummy_mul_10s_10s_18_1_1_943                                                                                                                                          |     69|
|2429  |    mul_10s_10s_18_1_1_U655                                          |hls_dummy_mul_10s_10s_18_1_1_944                                                                                                                                          |     69|
|2430  |    mul_10s_10s_18_1_1_U656                                          |hls_dummy_mul_10s_10s_18_1_1_945                                                                                                                                          |     69|
|2431  |    mul_10s_10s_18_1_1_U657                                          |hls_dummy_mul_10s_10s_18_1_1_946                                                                                                                                          |     70|
|2432  |    mul_10s_10s_18_1_1_U658                                          |hls_dummy_mul_10s_10s_18_1_1_947                                                                                                                                          |     69|
|2433  |    mul_10s_10s_18_1_1_U659                                          |hls_dummy_mul_10s_10s_18_1_1_948                                                                                                                                          |     69|
|2434  |    mul_10s_10s_18_1_1_U660                                          |hls_dummy_mul_10s_10s_18_1_1_949                                                                                                                                          |     71|
|2435  |    mul_10s_10s_18_1_1_U661                                          |hls_dummy_mul_10s_10s_18_1_1_950                                                                                                                                          |     69|
|2436  |    mul_10s_10s_18_1_1_U662                                          |hls_dummy_mul_10s_10s_18_1_1_951                                                                                                                                          |     70|
|2437  |    mul_10s_8s_18_1_1_U373                                           |hls_dummy_mul_10s_8s_18_1_1                                                                                                                                               |      6|
|2438  |    mul_10s_8s_18_1_1_U403                                           |hls_dummy_mul_10s_8s_18_1_1_952                                                                                                                                           |      6|
|2439  |    mul_10s_8s_18_1_1_U433                                           |hls_dummy_mul_10s_8s_18_1_1_953                                                                                                                                           |      6|
|2440  |    mul_10s_8s_18_1_1_U463                                           |hls_dummy_mul_10s_8s_18_1_1_954                                                                                                                                           |      6|
|2441  |    mul_10s_8s_18_1_1_U493                                           |hls_dummy_mul_10s_8s_18_1_1_955                                                                                                                                           |      6|
|2442  |    mul_10s_8s_18_1_1_U523                                           |hls_dummy_mul_10s_8s_18_1_1_956                                                                                                                                           |      6|
|2443  |    mul_10s_8s_18_1_1_U553                                           |hls_dummy_mul_10s_8s_18_1_1_957                                                                                                                                           |      6|
|2444  |    mul_10s_8s_18_1_1_U583                                           |hls_dummy_mul_10s_8s_18_1_1_958                                                                                                                                           |      6|
|2445  |    mul_10s_8s_18_1_1_U613                                           |hls_dummy_mul_10s_8s_18_1_1_959                                                                                                                                           |      6|
|2446  |    mul_10s_8s_18_1_1_U643                                           |hls_dummy_mul_10s_8s_18_1_1_960                                                                                                                                           |      6|
|2447  |    mul_10s_9s_18_1_1_U383                                           |hls_dummy_mul_10s_9s_18_1_1                                                                                                                                               |     18|
|2448  |    mul_10s_9s_18_1_1_U413                                           |hls_dummy_mul_10s_9s_18_1_1_961                                                                                                                                           |     18|
|2449  |    mul_10s_9s_18_1_1_U443                                           |hls_dummy_mul_10s_9s_18_1_1_962                                                                                                                                           |     18|
|2450  |    mul_10s_9s_18_1_1_U473                                           |hls_dummy_mul_10s_9s_18_1_1_963                                                                                                                                           |     18|
|2451  |    mul_10s_9s_18_1_1_U503                                           |hls_dummy_mul_10s_9s_18_1_1_964                                                                                                                                           |     18|
|2452  |    mul_10s_9s_18_1_1_U533                                           |hls_dummy_mul_10s_9s_18_1_1_965                                                                                                                                           |     18|
|2453  |    mul_10s_9s_18_1_1_U563                                           |hls_dummy_mul_10s_9s_18_1_1_966                                                                                                                                           |     18|
|2454  |    mul_10s_9s_18_1_1_U593                                           |hls_dummy_mul_10s_9s_18_1_1_967                                                                                                                                           |     18|
|2455  |    mul_10s_9s_18_1_1_U623                                           |hls_dummy_mul_10s_9s_18_1_1_968                                                                                                                                           |     18|
|2456  |    mul_10s_9s_18_1_1_U653                                           |hls_dummy_mul_10s_9s_18_1_1_969                                                                                                                                           |     18|
|2457  |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4                                                                                                 |   4399|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:05 ; elapsed = 00:04:21 . Memory (MB): peak = 4382.023 ; gain = 1949.863 ; free physical = 415998 ; free virtual = 814950
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 466 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:08 ; elapsed = 00:04:25 . Memory (MB): peak = 4385.934 ; gain = 1953.773 ; free physical = 431918 ; free virtual = 830871
Synthesis Optimization Complete : Time (s): cpu = 00:04:08 ; elapsed = 00:04:25 . Memory (MB): peak = 4385.934 ; gain = 1953.773 ; free physical = 431957 ; free virtual = 830873
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4472.266 ; gain = 0.000 ; free physical = 431797 ; free virtual = 830753
INFO: [Netlist 29-17] Analyzing 7799 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4892.641 ; gain = 0.000 ; free physical = 431350 ; free virtual = 830434
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1605 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 600 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: ecf71737
INFO: [Common 17-83] Releasing license: Synthesis
177 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:53 ; elapsed = 00:05:09 . Memory (MB): peak = 4892.641 ; gain = 2484.398 ; free physical = 431326 ; free virtual = 830410
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 19496.692; main = 3943.384; forked = 16026.209
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 24666.070; main = 4892.645; forked = 20284.043
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4956.672 ; gain = 64.031 ; free physical = 431221 ; free virtual = 830429

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15093d86f

Time (s): cpu = 00:01:18 ; elapsed = 00:00:21 . Memory (MB): peak = 5327.594 ; gain = 370.922 ; free physical = 429832 ; free virtual = 829596

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 27 inverters resulting in an inversion of 3258 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c67b8656

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 5439.547 ; gain = 0.000 ; free physical = 429745 ; free virtual = 829517
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fc7aa890

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5439.547 ; gain = 0.000 ; free physical = 429739 ; free virtual = 829511
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16441c3c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 5439.547 ; gain = 0.000 ; free physical = 429744 ; free virtual = 829516
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1c9912676

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 5439.547 ; gain = 0.000 ; free physical = 429743 ; free virtual = 829515
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1187ce53f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 5439.547 ; gain = 0.000 ; free physical = 429725 ; free virtual = 829497
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              29  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1aded932b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 5439.547 ; gain = 0.000 ; free physical = 429725 ; free virtual = 829497

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1aded932b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5439.547 ; gain = 0.000 ; free physical = 429737 ; free virtual = 829513

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aded932b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5439.547 ; gain = 0.000 ; free physical = 429737 ; free virtual = 829513

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5439.547 ; gain = 0.000 ; free physical = 429737 ; free virtual = 829513
Ending Netlist Obfuscation Task | Checksum: 1aded932b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5439.547 ; gain = 0.000 ; free physical = 429737 ; free virtual = 829513
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:57 ; elapsed = 00:00:49 . Memory (MB): peak = 5439.547 ; gain = 546.906 ; free physical = 429737 ; free virtual = 829513
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 14:50:03 2025...
