--LIBRARY altera;
--USE altera.maxplus2.all;
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY q3a IS
	PORT (x,y: IN STD_LOGIC_VECTOR(0 to 3);
	      z: OUT STD_LOGIC_VECTOR(0 to 7));
END q3a;

ARCHITECTURE struct OF q3a IS
	SIGNAL cm: STD_LOGIC_VECTOR(0 to 2);
	SIGNAL zm: STD_LOGIC_VECTOR(0 to 2);
	SIGNAL z_msb, z_lsb, output_inv: STD_LOGIC_VECTOR(3 downto 0);
COMPONENT somador IS
	PORT ( c0, a0, a1 : IN STD_LOGIC ;
		b0, c1 : OUT STD_LOGIC ) ;
END COMPONENT somador;
 COMPONENT \74284\
	PORT ( gan: IN STD_LOGIC;
	gbn: IN STD_LOGIC;
	a: IN STD_LOGIC_VECTOR (4 downto 1);
	b: IN STD_LOGIC_VECTOR (4 downto 1);
	y: OUT STD_LOGIC_VECTOR (8 downto 5));
END COMPONENT;
BEGIN
	--multiplicador para bits menos significativos
	z(0)<=x(0) and y(0);
	s1: COMPONENT somador
		PORT MAP ('0', y(1) and x(0), y(0) and x(1), 	z(1), cm(0));
	s2: COMPONENT somador
		PORT MAP (cm(0), y(1) and x(1), y(0) and x(2), zm(0), cm(1));
	s3: COMPONENT somador
		PORT MAP ('0', y(2) and x(0), zm(0), 	z(2), cm(2));
	s4: COMPONENT somador
		PORT MAP (cm(1), x(3) and y(0), y(1) and x(2), zm(1));
	s5: COMPONENT somador
		PORT MAP (cm(2), zm(1), y(2) and x(1), zm(2));
	s6: COMPONENT somador
		PORT MAP ('0', zm(2), y(3) and x(0), 	z(3));

	z_lsb(3) <= x(3);
	z_lsb(2) <= x(2);
	z_lsb(1) <= x(1);
	z_lsb(0) <= x(0);

	z_msb(3) <= y(3);
	z_msb(2) <= y(2);
	z_msb(1) <= y(1);
	z_msb(0) <= y(0);

	mul: COMPONENT \74284\
		PORT MAP ('0', '0', z_lsb, z_msb, output_inv);

	z(7) <= output_inv(3);
	z(6) <= output_inv(2);
	z(5) <= output_inv(1);
	z(4) <= output_inv(0);
		
END struct;
