system.tol2bus.respLayer0.utilization
system.cpu.rename.serializeStallCycles
system.cpu.dcache.demand_avg_miss_latency::total
system.cpu.dcache.overall_avg_miss_latency::total
system.cpu.dcache.ReadReq_misses::total
system.cpu.icache.tags.avg_refs
system.mem_ctrls.bw_inst_read::total
system.cpu.commit.commitNonSpecStalls
system.cpu.rename.serializingInsts
system.cpu.dcache.ReadReq_mshr_hits::total
system.cpu.dcache.overall_mshr_hits::total
system.cpu.dcache.demand_mshr_hits::total
system.cpu.dcache.blocked_cycles::no_mshrs
system.l2.ReadSharedReq_mshr_misses::total
system.l2.ReadSharedReq_misses::total
system.cpu.dcache.ReadReq_miss_latency::total
system.cpu.iq.iqNonSpecInstsAdded
system.cpu.dcache.ReadReq_mshr_misses::total
system.l2.ReadSharedReq_accesses::total
system.tol2bus.trans_dist::ReadSharedReq
system.mem_ctrls_0.averagePower
system.cpu.memDep0.conflictingLoads
system.cpu.icache.demand_mshr_miss_rate::total
system.cpu.icache.overall_mshr_miss_rate::total
system.cpu.icache.ReadReq_mshr_miss_rate::total
system.cpu.rename.ROBFullEvents
system.cpu.icache.overall_miss_rate::total
system.cpu.icache.demand_miss_rate::total
system.cpu.icache.ReadReq_miss_rate::total
system.mem_ctrls.busUtil
system.cpu.commit.op_class_0::FloatCvt
system.cpu.commit.committedOps
system.cpu.committedOps
system.cpu.commit.op_class_0::total
system.mem_ctrls.bw_total::total
system.cpu.dcache.ReadReq_avg_miss_latency::total
system.mem_ctrls.busUtilRead
system.mem_ctrls.avgRdBW
system.cpu.dcache.blocked::no_mshrs
system.l2.ReadExReq_miss_rate::total
system.l2.ReadExReq_mshr_miss_rate::total
system.tol2bus.reqLayer0.utilization
system.cpu.committedInsts
system.cpu.commit.committedInsts
system.mem_ctrls.avgRdBWSys
system.mem_ctrls.bw_read::total
system.membus.respLayer1.utilization
system.cpu.rename.skidInsts
system.cpu.dcache.ReadReq_mshr_miss_latency::total
system.l2.ReadSharedReq_miss_latency::total
system.cpu.rename.CommittedMaps
system.cpu.decode.UnblockCycles
system.l2.ReadSharedReq_mshr_miss_latency::total
system.cpu.rename.LQFullEvents
system.cpu.commit.membars
system.cpu.iew.iewIQFullEvents
system.tol2bus.trans_dist::CleanEvict
system.mem_ctrls_0.selfRefreshEnergy
system.mem_ctrls_0.memoryStateTime::SREF
system.cpu.commit.op_class_0::IntDiv
system.cpu.branchPred.indirectHits
system.cpu.iew.wb_count
system.mem_ctrls.bytesPerActivate::stdev
system.cpu.iew.wb_sent
system.cpu.iew.iewExecutedInsts
system.l2.ReadSharedReq_hits::total
system.cpu.commit.op_class_0::IntAlu
system.cpu.iew.wb_producers
system.cpu.itb.wrMisses
system.cpu.commit.op_class_0::No_OpClass
system.cpu.iq.FU_type_0::total
system.cpu.iq.iqInstsIssued
system.cpu.dcache.overall_avg_mshr_miss_latency::total
system.cpu.dcache.demand_avg_mshr_miss_latency::total
system.cpu.fetch.predictedBranches
system.mem_ctrls.pageHitRate
system.l2.ReadSharedReq_avg_mshr_miss_latency::total
system.mem_ctrls.readRowHitRate
system.l2.ReadSharedReq_avg_miss_latency::total
system.cpu.dcache.tags.tagsinuse
system.cpu.dcache.tags.occ_percent::total
system.cpu.commit.op_class_0::MemRead
system.cpu.iew.wb_consumers
system.cpu.commit.loads
system.cpu.iew.iewBlockCycles
system.cpu.iew.iewDispatchedInsts
system.cpu.rob.rob_writes
system.cpu.icache.demand_hits::total
system.cpu.icache.ReadReq_hits::total
system.cpu.icache.overall_hits::total
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total
system.cpu.iew.iewExecLoadInsts
system.cpu.dtb.rdAccesses
system.cpu.iq.iqInstsAdded
system.cpu.commit.op_class_0::SimdAdd
system.cpu.commit.int_insts
system.cpu.icache.tags.total_refs
system.cpu.fetch.CacheLines
system.cpu.icache.overall_accesses::total
system.cpu.icache.demand_accesses::total
system.cpu.icache.ReadReq_accesses::total
system.cpu.cc_regfile_writes
system.cpu.icache.tags.tag_accesses
system.cpu.icache.tags.data_accesses
system.cpu.itb.wrAccesses
system.cpu.int_regfile_reads
system.cpu.iew.lsq.thread0.cacheBlocked
system.cpu.commit.refs
system.mem_ctrls.bytesPerActivate::mean
system.cpu.iq.int_inst_queue_wakeup_accesses
system.cpu.commit.bw_lim_events
system.membus.reqLayer2.utilization
system.cpu.rename.RenamedOperands
system.cpu.fetch.MiscStallCycles
system.cpu.commit.fp_insts
system.cpu.rename.fp_rename_lookups
system.cpu.iew.exec_refs
system.cpu.rename.RenamedInsts
system.cpu.fp_regfile_reads
system.cpu.commit.branches
system.cpu.iq.fp_inst_queue_wakeup_accesses
system.cpu.iq.fp_inst_queue_reads
system.cpu.iq.fp_alu_accesses
system.cpu.int_regfile_writes
system.mem_ctrls.avgRdQLen
system.cpu.iq.fp_inst_queue_writes
system.cpu.misc_regfile_reads
system.cpu.iew.iewDispLoadInsts
system.cpu.memDep0.insertedLoads
system.cpu.iq.int_alu_accesses
system.cpu.decode.DecodedInsts
system.cpu.fp_regfile_writes
system.cpu.iq.fu_busy_rate
system.cpu.dcache.WriteReq_avg_miss_latency::total
system.cpu.fetch.Insts
system.cpu.ipc_total
system.cpu.ipc
system.l2.overall_avg_mshr_miss_latency::total
system.l2.demand_avg_mshr_miss_latency::total
system.cpu.dcache.WriteReq_hits::total
system.l2.ReadExReq_hits::total
system.tol2bus.trans_dist::UpgradeResp
system.l2.UpgradeReq_accesses::total
system.l2.UpgradeReq_hits::total
system.cpu.workload.numSyscalls
system.l2.overall_avg_miss_latency::total
system.l2.demand_avg_miss_latency::total
system.cpu.rename.RenameLookups
system.cpu.iew.exec_branches
system.cpu.iew.lsq.thread0.forwLoads
system.cpu.dcache.ReadReq_miss_rate::total
system.mem_ctrls.servicedByWrQ
system.mem_ctrls.bytesReadWrQ
system.cpu.iq.fu_full::MemRead
system.cpu.rename.tempSerializingInsts
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total
system.cpu.commit.op_class_0::FloatMemRead
system.cpu.commit.op_class_0::SimdMisc
system.cpu.dcache.demand_accesses::total
system.cpu.dcache.overall_accesses::total
system.cpu.iew.iewDispNonSpecInsts
system.cpu.dcache.tags.tag_accesses
system.cpu.dcache.tags.data_accesses
system.cpu.iq.fu_full::FloatMemWrite
system.cpu.cpi_total
system.cpu.dcache.overall_hits::total
system.cpu.dcache.demand_hits::total
system.l2.WritebackClean_accesses::total
system.l2.WritebackClean_hits::total
system.cpu.icache.replacements
system.cpu.icache.writebacks::total
system.tol2bus.trans_dist::WritebackClean
system.cpu.iew.lsq.thread0.memOrderViolation
system.cpu.iew.memOrderViolationEvents
system.mem_ctrls.avgQLat
system.cpu.dcache.WriteReq_accesses::total
system.l2.tags.tagsinuse
system.cpu.dcache.tags.total_refs
system.cpu.iew.exec_stores
system.cpu.dtb.wrAccesses
system.l2.tags.occ_percent::total
system.cpu.commit.op_class_0::MemWrite
system.l2.ReadExReq_avg_miss_latency::total
system.l2.ReadExReq_avg_mshr_miss_latency::total
system.cpu.iew.wb_rate
system.cpu.commit.op_class_0::SimdCvt
system.cpu.iq.fu_full::FloatCvt
system.cpu.idleCycles
system.cpu.icache.tags.occ_percent::total
system.cpu.icache.tags.tagsinuse
system.cpu.iew.exec_rate
system.cpu.rename.RunCycles
system.cpu.dcache.ReadReq_accesses::total
system.cpu.cc_regfile_reads
system.mem_ctrls.avgMemAccLat
system.cpu.rename.int_rename_lookups
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total
system.cpu.icache.overall_avg_mshr_miss_latency::total
system.cpu.icache.demand_avg_mshr_miss_latency::total
system.cpu.icache.ReadReq_mshr_miss_latency::total
system.cpu.icache.overall_mshr_miss_latency::total
system.cpu.icache.demand_mshr_miss_latency::total
system.cpu.icache.demand_mshr_misses::total
system.tol2bus.trans_dist::ReadCleanReq
system.cpu.icache.ReadReq_mshr_misses::total
system.cpu.icache.overall_mshr_misses::total
system.l2.ReadCleanReq_accesses::total
system.tol2bus.respLayer0.occupancy
system.cpu.icache.tags.sampled_refs
system.cpu.iew.lsq.thread0.rescheduledLoads
system.l2.ReadCleanReq_hits::total
system.cpu.icache.demand_avg_miss_latency::total
system.cpu.icache.overall_avg_miss_latency::total
system.cpu.icache.ReadReq_avg_miss_latency::total
system.l2.ReadCleanReq_mshr_miss_latency::total
system.l2.ReadCleanReq_misses::total
system.l2.ReadCleanReq_miss_latency::total
system.l2.ReadCleanReq_mshr_misses::total
system.mem_ctrls.bytes_inst_read::total
system.l2.ReadCleanReq_miss_rate::total
system.l2.ReadCleanReq_mshr_miss_rate::total
system.mem_ctrls.bytesPerActivate::gmean
system.cpu.iq.issued_per_cycle::stdev
system.cpu.iq.rate
system.cpu.iq.int_inst_queue_writes
system.cpu.commit.function_calls
system.cpu.timesIdled
system.cpu.icache.blocked::no_mshrs
system.cpu.memDep0.insertedStores
system.cpu.iew.iewDispStoreInsts
system.membus.trans_dist::ReadResp
system.membus.trans_dist::ReadSharedReq
system.cpu.icache.overall_misses::total
system.cpu.icache.demand_misses::total
system.cpu.icache.ReadReq_misses::total
system.cpu.branchPred.condPredicted
system.cpu.fetch.Branches
system.cpu.branchPred.lookups
system.cpu.icache.ReadReq_miss_latency::total
system.cpu.icache.overall_miss_latency::total
system.cpu.icache.demand_miss_latency::total
system.cpu.branchPred.BTBLookups
system.cpu.branchPred.indirectLookups
system.cpu.fetch.PendingTrapStallCycles
system.cpu.iq.fu_full::IntAlu
system.cpu.icache.blocked_cycles::no_mshrs
system.cpu.iq.iqSquashedNonSpecRemoved
system.mem_ctrls.avgGap
system.cpu.iq.iqSquashedInstsIssued
system.cpu.fetch.rateDist::stdev
system.cpu.branchPred.usedRAS
system.cpu.dcache.ReadReq_hits::total
system.cpu.fetch.IcacheWaitRetryStallCycles
system.cpu.fetch.rateDist::mean
system.cpu.dcache.avg_blocked_cycles::no_mshrs
system.cpu.branchPred.RASInCorrect
system.tol2bus.trans_dist::ReadResp
system.cpu.commit.op_class_0::SimdCmp
system.cpu.commit.op_class_0::FloatAdd
system.cpu.decode.RunCycles
system.cpu.dcache.tags.warmup_cycle
system.mem_ctrls_0.memoryStateTime::IDLE
system.cpu.commit.committed_per_cycle::mean
system.cpu.dcache.overall_misses::total
system.cpu.dcache.demand_misses::total
system.cpu.commit.op_class_0::SimdAlu
system.cpu.dcache.WriteReq_mshr_hits::total
system.cpu.iq.int_inst_queue_reads
system.cpu.dcache.ReadReq_mshr_miss_rate::total
system.cpu.fetch.icacheStallCycles
system.cpu.iew.iewDispSquashedInsts
system.cpu.branchPredindirectMispredicted
system.cpu.iew.predictedNotTakenIncorrect
system.cpu.rename.IQFullEvents
system.membus.trans_dist::CleanEvict
system.cpu.iew.wb_fanout
system.l2.overall_mshr_miss_rate::total
system.l2.demand_mshr_miss_rate::total
system.l2.overall_miss_rate::total
system.l2.demand_miss_rate::total
system.mem_ctrls.rdPerTurnAround::gmean
system.cpu.commit.op_class_0::SimdFloatDiv
system.cpu.iew.iewExecSquashedInsts
system.cpu.iew.branchMispredicts
system.cpu.rob.rob_reads
system.cpu.commit.op_class_0::FloatMemWrite
system.cpu.commit.op_class_0::SimdFloatCvt
system.mem_ctrls.wrPerTurnAround::mean
system.mem_ctrls.wrPerTurnAround::gmean
system.cpu.dtb.wrMisses
system.cpu.rename.IdleCycles
system.cpu.memDep0.conflictingStores
system.mem_ctrls.rdPerTurnAround::mean
system.mem_ctrls.writeRowHitRate
system.cpu.commit.branchMispredicts
system.cpu.dcache.overall_miss_latency::total
system.cpu.dcache.demand_miss_latency::total
system.cpu.commit.committed_per_cycle::stdev
system.mem_ctrls.rdPerTurnAround::stdev
system.tol2bus.snoops
system.l2.replacements
system.cpu.commit.op_class_0::SimdFloatAdd
system.cpu.branchPred.condIncorrect
system.mem_ctrls_0.writeEnergy
system.tol2bus.snoopTraffic
system.l2.writebacks::total
system.membus.trans_dist::WritebackDirty
system.mem_ctrls.writeRowHits
system.mem_ctrls.bytesWritten
system.mem_ctrls.rdPerTurnAround::samples
system.mem_ctrls.rdPerTurnAround::total
system.mem_ctrls.wrPerTurnAround::samples
system.mem_ctrls.num_writes::total
system.mem_ctrls.bytes_written::total
system.mem_ctrls.bytesWrittenSys
system.mem_ctrls.writeBursts
system.mem_ctrls.writeReqs
system.mem_ctrls.avgBusLat
system.tol2bus.trans_dist::WritebackDirty
system.cpu.dcache.WriteReq_mshr_miss_rate::total
system.cpu.iew.lsq.thread0.squashedLoads
system.l2.WritebackDirty_hits::total
system.l2.WritebackDirty_accesses::total
system.cpu.dcache.writebacks::total
system.cpu.iq.fu_busy_cnt
system.cpu.icache.ReadReq_mshr_hits::total
system.cpu.icache.overall_mshr_hits::total
system.cpu.icache.demand_mshr_hits::total
system.mem_ctrls.bytesPerActivate::samples
system.mem_ctrls.bytesPerActivate::total
system.mem_ctrls.avgWrBW
system.mem_ctrls.bw_write::total
system.mem_ctrls.avgWrBWSys
system.cpu.icache.avg_blocked_cycles::no_mshrs
system.cpu.commit.op_class_0::SimdFloatMult
system.tol2bus.snoop_filter.hit_single_requests
system.membus.snoop_filter.hit_single_requests
system.tol2bus.reqLayer0.occupancy
system.cpu.commit.op_class_0::IntMult
system.l2.overall_hits::total
system.l2.demand_hits::total
system.membus.reqLayer2.occupancy
system.mem_ctrls.avgWrQLen
system.cpu.iew.iewLSQFullEvents
system.cpu.iew.iewUnblockCycles
system.mem_ctrls_0.preBackEnergy
system.cpu.iew.predictedTakenIncorrect
system.cpu.iq.iqSquashedOperandsExamined
system.cpu.dcache.replacements
system.l2.tags.avg_refs
system.cpu.dcache.demand_mshr_miss_rate::total
system.cpu.dcache.overall_mshr_miss_rate::total
system.tol2bus.pkt_size::total
system.cpu.fetch.IcacheSquashes
system.l2.ReadExReq_mshr_miss_latency::total
system.cpu.dcache.WriteReq_mshr_miss_latency::total
system.l2.ReadExReq_miss_latency::total
system.cpu.decode.SquashCycles
system.cpu.iew.iewSquashCycles
system.cpu.rename.SquashCycles
system.cpu.fetch.SquashCycles
system.cpu.dcache.WriteReq_miss_latency::total
system.mem_ctrls_0.actEnergy
system.cpu.dcache.blocked::no_targets
system.l2.ReadExReq_mshr_misses::total
system.l2.ReadExReq_misses::total
system.membus.trans_dist::ReadExResp
system.membus.trans_dist::ReadExReq
system.cpu.dcache.WriteReq_mshr_misses::total
system.cpu.dcache.WriteReq_misses::total
system.l2.ReadExReq_accesses::total
system.tol2bus.trans_dist::ReadExReq
system.tol2bus.trans_dist::ReadExResp
system.mem_ctrls_0.memoryStateTime::ACT
system.mem_ctrls_0.preEnergy
system.mem_ctrls_0.actBackEnergy
system.cpu.fetch.branchRate
system.membus.pkt_size_system.l2.mem_side::total
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port
system.membus.pkt_size::total
system.tol2bus.snoop_filter.hit_multi_requests
system.cpu.rename.BlockCycles
system.l2.tags.total_refs
system.tol2bus.snoop_filter.tot_requests
system.tol2bus.snoop_fanout::total
system.tol2bus.snoop_fanout::samples
system.mem_ctrls.totQLat
system.l2.tags.data_accesses
system.l2.tags.tag_accesses
system.membus.snoop_filter.tot_requests
system.cpu.iq.issued_per_cycle::samples
system.cpu.fetch.rateDist::samples
system.cpu.iq.issued_per_cycle::total
system.cpu.fetch.rateDist::total
system.cpu.decode.IdleCycles
system.cpu.commit.committed_per_cycle::total
system.cpu.commit.committed_per_cycle::samples
system.cpu.fetch.Cycles
system.cpu.icache.blocked::no_targets
system.cpu.icache.blocked_cycles::no_targets
system.cpu.rename.SQFullEvents
system.mem_ctrls.totMemAccLat
system.cpu.decode.BlockedCycles
system.membus.pkt_count::total
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port
system.membus.pkt_count_system.l2.mem_side::total
system.cpu.fetch.PendingQuiesceStallCycles
system.cpu.rename.UndoneMaps
system.cpu.iq.iqSquashedInstsExamined
system.cpu.commit.commitSquashedInsts
system.tol2bus.pkt_count::total
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED
system.membus.pwrStateResidencyTicks::UNDEFINED
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED
system.l2.tags.pwrStateResidencyTicks::UNDEFINED
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED
system.cpu.pwrStateResidencyTicks::ON
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED
system.pwrStateResidencyTicks::UNDEFINED
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED
system.l2.pwrStateResidencyTicks::UNDEFINED
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED
system.cpu.numCycles
system.mem_ctrls_0.refreshEnergy
system.mem_ctrls_0.memoryStateTime::REF
system.cpu.icache.avg_blocked_cycles::no_targets
system.cpu.dtb.rdMisses
system.l2.overall_mshr_miss_latency::total
system.l2.demand_mshr_miss_latency::total
system.l2.demand_miss_latency::total
system.l2.overall_miss_latency::total
system.mem_ctrls.totBusLat
system.mem_ctrls.bytesReadDRAM
system.cpu.dcache.demand_miss_rate::total
system.cpu.dcache.overall_miss_rate::total
system.cpu.rename.UnblockCycles
system.mem_ctrls_0.totalIdleTime
system.l2.demand_accesses::total
system.l2.overall_accesses::total
system.cpu.commit.op_class_0::FloatMult
system.cpu.commit.op_class_0::FloatCmp
system.cpu.commit.op_class_0::FloatDiv
system.cpu.commit.op_class_0::SimdFloatSqrt
system.membus.respLayer1.occupancy
system.l2.demand_misses::total
system.l2.overall_misses::total
system.l2.overall_mshr_misses::total
system.l2.demand_mshr_misses::total
system.l2.tags.sampled_refs
system.mem_ctrls.bytesReadSys
system.mem_ctrls.readBursts
system.mem_ctrls.readReqs
system.mem_ctrls.bytes_read::total
system.mem_ctrls.num_reads::total
system.l2.ReadSharedReq_miss_rate::total
system.l2.ReadSharedReq_mshr_miss_rate::total
system.mem_ctrls.totGap
system.l2.ReadCleanReq_avg_miss_latency::total
system.l2.ReadCleanReq_avg_mshr_miss_latency::total
system.mem_ctrls.readRowHits
system.tol2bus.respLayer1.occupancy
system.cpu.iew.lsq.thread0.ignoredResponses
system.mem_ctrls_0.readEnergy
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side
system.cpu.dcache.tags.sampled_refs
system.cpu.dcache.demand_mshr_misses::total
system.cpu.dcache.overall_mshr_misses::total
system.mem_ctrls_0.memoryStateTime::ACT_PDN
system.mem_ctrls_0.actPowerDownEnergy
system.cpu.dcache.demand_mshr_miss_latency::total
system.cpu.dcache.overall_mshr_miss_latency::total
system.cpu.dcache.blocked_cycles::no_targets
system.membus.snoop_fanout::total
system.membus.snoop_fanout::samples
system.cpu.branchPred.indirectMisses
system.mem_ctrls_0.totalEnergy
system.cpu.iq.issued_per_cycle::mean
system.mem_ctrls_0.prePowerDownEnergy
system.mem_ctrls_0.memoryStateTime::PRE_PDN
system.cpu.iew.lsq.thread0.squashedStores