---
layout: default
---

# 1996-12-21 - Instruction Sets which are tough to emulate

## Header Data

From: ph<span>@</span>netcom.com (Peter Hendrickson)<br>
To: cypherpunks@toad.com<br>
Message Hash: 9bf73b8b42e9ac8fd60d91f5d1c011da94107a12bfecf2c7005c63493cccb09a<br>
Message ID: \<v02140b00aee102e02f71@[192.0.2.1]\><br>
Reply To: _N/A_<br>
UTC Datetime: 1996-12-21 03:06:38 UTC<br>
Raw Date: Fri, 20 Dec 1996 19:06:38 -0800 (PST)<br>

## Raw message

```
{% raw  %}From: ph@netcom.com (Peter Hendrickson)
Date: Fri, 20 Dec 1996 19:06:38 -0800 (PST)
To: cypherpunks@toad.com
Subject: Instruction Sets which are tough to emulate
Message-ID: <v02140b00aee102e02f71@[192.0.2.1]>
MIME-Version: 1.0
Content-Type: text/plain


I'm guessing there are a bunch of ways to make a processor hard
to emulate.

For instance, you can make the registers 65 bits wide.

Can anybody think of some more?

Peter Hendrickson
ph@netcom.com






{% endraw %}
```

## Thread

+ Return to [December 1996](/archive/1996/12)

+ Return to "[dlv<span>@</span>bwalk.dm.com (Dr.Dimitri Vulis KOTM)](/authors/dlv_at_bwalk_dm_com_dr_dimitri_vulis_kotm_)"
+ Return to "[ph<span>@</span>netcom.com (Peter Hendrickson)](/authors/ph_at_netcom_com_peter_hendrickson_)"

+ 1996-12-21 (Fri, 20 Dec 1996 19:06:38 -0800 (PST)) - Instruction Sets which are tough to emulate - _ph@netcom.com (Peter Hendrickson)_
  + 1996-12-21 (Sat, 21 Dec 1996 07:10:13 -0800 (PST)) - [Re: Instruction Sets which are tough to emulate](/archive/1996/12/b0c1519b4151f8e64600edf509eb43a92beeff007b949964823c839dd6779adf) - _dlv@bwalk.dm.com (Dr.Dimitri Vulis KOTM)_

