// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "05/30/2021 19:53:23"

// 
// Device: Altera EP2C5T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module modM_counter (
	clk,
	reset,
	en,
	outReg);
input 	clk;
input 	reset;
input 	en;
output 	[3:0] outReg;

// Design Ports Information
// outReg[0]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outReg[1]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outReg[2]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outReg[3]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// en	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \en~combout ;
wire \outReg[0]~0_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \outReg[0]~reg0_regout ;
wire \outReg[1]~1_combout ;
wire \outReg[1]~reg0_regout ;
wire \outReg[2]~2_combout ;
wire \outReg[2]~reg0_regout ;
wire \outReg[3]~3_combout ;
wire \outReg[3]~4_combout ;
wire \outReg[3]~reg0_regout ;


// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \en~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\en~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(en));
// synopsys translate_off
defparam \en~I .input_async_reset = "none";
defparam \en~I .input_power_up = "low";
defparam \en~I .input_register_mode = "none";
defparam \en~I .input_sync_reset = "none";
defparam \en~I .oe_async_reset = "none";
defparam \en~I .oe_power_up = "low";
defparam \en~I .oe_register_mode = "none";
defparam \en~I .oe_sync_reset = "none";
defparam \en~I .operation_mode = "input";
defparam \en~I .output_async_reset = "none";
defparam \en~I .output_power_up = "low";
defparam \en~I .output_register_mode = "none";
defparam \en~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y2_N8
cycloneii_lcell_comb \outReg[0]~0 (
// Equation(s):
// \outReg[0]~0_combout  = \outReg[0]~reg0_regout  $ (\en~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\outReg[0]~reg0_regout ),
	.datad(\en~combout ),
	.cin(gnd),
	.combout(\outReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \outReg[0]~0 .lut_mask = 16'h0FF0;
defparam \outReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X1_Y2_N9
cycloneii_lcell_ff \outReg[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\outReg[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\outReg[0]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N14
cycloneii_lcell_comb \outReg[1]~1 (
// Equation(s):
// \outReg[1]~1_combout  = \outReg[1]~reg0_regout  $ (((\en~combout  & \outReg[0]~reg0_regout )))

	.dataa(\en~combout ),
	.datab(vcc),
	.datac(\outReg[1]~reg0_regout ),
	.datad(\outReg[0]~reg0_regout ),
	.cin(gnd),
	.combout(\outReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \outReg[1]~1 .lut_mask = 16'h5AF0;
defparam \outReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N15
cycloneii_lcell_ff \outReg[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\outReg[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\outReg[1]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N0
cycloneii_lcell_comb \outReg[2]~2 (
// Equation(s):
// \outReg[2]~2_combout  = \outReg[2]~reg0_regout  $ (((\en~combout  & (\outReg[1]~reg0_regout  & \outReg[0]~reg0_regout ))))

	.dataa(\en~combout ),
	.datab(\outReg[1]~reg0_regout ),
	.datac(\outReg[2]~reg0_regout ),
	.datad(\outReg[0]~reg0_regout ),
	.cin(gnd),
	.combout(\outReg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \outReg[2]~2 .lut_mask = 16'h78F0;
defparam \outReg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N1
cycloneii_lcell_ff \outReg[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\outReg[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\outReg[2]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N12
cycloneii_lcell_comb \outReg[3]~3 (
// Equation(s):
// \outReg[3]~3_combout  = (\en~combout  & (\outReg[0]~reg0_regout  & (\outReg[1]~reg0_regout  & \outReg[2]~reg0_regout )))

	.dataa(\en~combout ),
	.datab(\outReg[0]~reg0_regout ),
	.datac(\outReg[1]~reg0_regout ),
	.datad(\outReg[2]~reg0_regout ),
	.cin(gnd),
	.combout(\outReg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \outReg[3]~3 .lut_mask = 16'h8000;
defparam \outReg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y2_N30
cycloneii_lcell_comb \outReg[3]~4 (
// Equation(s):
// \outReg[3]~4_combout  = \outReg[3]~reg0_regout  $ (\outReg[3]~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\outReg[3]~reg0_regout ),
	.datad(\outReg[3]~3_combout ),
	.cin(gnd),
	.combout(\outReg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \outReg[3]~4 .lut_mask = 16'h0FF0;
defparam \outReg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N31
cycloneii_lcell_ff \outReg[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\outReg[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\outReg[3]~reg0_regout ));

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outReg[0]~I (
	.datain(\outReg[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outReg[0]));
// synopsys translate_off
defparam \outReg[0]~I .input_async_reset = "none";
defparam \outReg[0]~I .input_power_up = "low";
defparam \outReg[0]~I .input_register_mode = "none";
defparam \outReg[0]~I .input_sync_reset = "none";
defparam \outReg[0]~I .oe_async_reset = "none";
defparam \outReg[0]~I .oe_power_up = "low";
defparam \outReg[0]~I .oe_register_mode = "none";
defparam \outReg[0]~I .oe_sync_reset = "none";
defparam \outReg[0]~I .operation_mode = "output";
defparam \outReg[0]~I .output_async_reset = "none";
defparam \outReg[0]~I .output_power_up = "low";
defparam \outReg[0]~I .output_register_mode = "none";
defparam \outReg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outReg[1]~I (
	.datain(\outReg[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outReg[1]));
// synopsys translate_off
defparam \outReg[1]~I .input_async_reset = "none";
defparam \outReg[1]~I .input_power_up = "low";
defparam \outReg[1]~I .input_register_mode = "none";
defparam \outReg[1]~I .input_sync_reset = "none";
defparam \outReg[1]~I .oe_async_reset = "none";
defparam \outReg[1]~I .oe_power_up = "low";
defparam \outReg[1]~I .oe_register_mode = "none";
defparam \outReg[1]~I .oe_sync_reset = "none";
defparam \outReg[1]~I .operation_mode = "output";
defparam \outReg[1]~I .output_async_reset = "none";
defparam \outReg[1]~I .output_power_up = "low";
defparam \outReg[1]~I .output_register_mode = "none";
defparam \outReg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outReg[2]~I (
	.datain(\outReg[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outReg[2]));
// synopsys translate_off
defparam \outReg[2]~I .input_async_reset = "none";
defparam \outReg[2]~I .input_power_up = "low";
defparam \outReg[2]~I .input_register_mode = "none";
defparam \outReg[2]~I .input_sync_reset = "none";
defparam \outReg[2]~I .oe_async_reset = "none";
defparam \outReg[2]~I .oe_power_up = "low";
defparam \outReg[2]~I .oe_register_mode = "none";
defparam \outReg[2]~I .oe_sync_reset = "none";
defparam \outReg[2]~I .operation_mode = "output";
defparam \outReg[2]~I .output_async_reset = "none";
defparam \outReg[2]~I .output_power_up = "low";
defparam \outReg[2]~I .output_register_mode = "none";
defparam \outReg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outReg[3]~I (
	.datain(\outReg[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outReg[3]));
// synopsys translate_off
defparam \outReg[3]~I .input_async_reset = "none";
defparam \outReg[3]~I .input_power_up = "low";
defparam \outReg[3]~I .input_register_mode = "none";
defparam \outReg[3]~I .input_sync_reset = "none";
defparam \outReg[3]~I .oe_async_reset = "none";
defparam \outReg[3]~I .oe_power_up = "low";
defparam \outReg[3]~I .oe_register_mode = "none";
defparam \outReg[3]~I .oe_sync_reset = "none";
defparam \outReg[3]~I .operation_mode = "output";
defparam \outReg[3]~I .output_async_reset = "none";
defparam \outReg[3]~I .output_power_up = "low";
defparam \outReg[3]~I .output_register_mode = "none";
defparam \outReg[3]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
