 
****************************************
Report : clock tree
Design : mmForMLP
Version: O-2018.06-SP5-3
Date   : Sun May 26 22:31:14 2024
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "Int_clk"
Clock Period                   : 3.00000        
Clock Tree root pin            : "clk"
Number of Levels               : 5
Number of Sinks                : 62
Number of CT Buffers           : 34
Number of CTS added gates      : 0
Number of Preexisting Gates    : 0
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 34
Total Area of CT Buffers       : 203.11197      
Total Area of CT cells         : 203.11197      
Max Global Skew                : 0.00494   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.005
Longest path delay                0.153
Shortest path delay               0.148

The longest path delay end pin: fsm_cntGP_value_reg[3]/CK
The shortest path delay end pin: partialSum_reg[12]/CK

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         0.081            5  0.000     0.000     0.000     r
CLKINVX6AR9_G1B1I1/I                        0.081            1  0.008     0.004     0.004     r
CLKINVX6AR9_G1B1I1/O                        0.040            1  0.039     0.025     0.029     f
CLKINVX12AR9_G1B2I1_1/I                     0.040            1  0.042     0.007     0.036     f
CLKINVX12AR9_G1B2I1_1/O                     0.038            2  0.044     0.038     0.074     r
CLKINVX12AR9_G1B3I5/I                       0.038            1  0.045     0.003     0.077     r
CLKINVX12AR9_G1B3I5/O                       0.030            1  0.036     0.035     0.111     f
CLKINVX16AR9_G1B4I6/I                       0.030            1  0.038     0.004     0.115     f
CLKINVX16AR9_G1B4I6/O                       0.034           12  0.040     0.036     0.151     r
fsm_cntGP_value_reg[3]/CK                   0.034            0  0.040     0.002     0.153     r
[clock delay]                                                                       0.153
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         0.081            5  0.000     0.000     0.000     r
CLKINVX6AR9_G1B1I1/I                        0.081            1  0.008     0.004     0.004     r
CLKINVX6AR9_G1B1I1/O                        0.040            1  0.039     0.025     0.029     f
CLKINVX12AR9_G1B2I1_1/I                     0.040            1  0.042     0.007     0.036     f
CLKINVX12AR9_G1B2I1_1/O                     0.038            2  0.044     0.038     0.074     r
CLKINVX8AR9_G1B3I1/I                        0.038            1  0.044     0.002     0.076     r
CLKINVX8AR9_G1B3I1/O                        0.024            2  0.029     0.033     0.108     f
CLKINVX12AR9_G1B4I1/I                       0.024            1  0.029     0.001     0.109     f
CLKINVX12AR9_G1B4I1/O                       0.024            6  0.048     0.038     0.147     r
partialSum_reg[12]/CK                       0.024            0  0.048     0.001     0.148     r
[clock delay]                                                                       0.148
----------------------------------------------------------------------------------------------------

1
