m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/CMP/CMP 3/CMP 302/VLSI/In_Proj
X_16_bit_mux_v_unit
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1622051945
V1BlDc[RoiG2g23TLU648`0
r1
!s85 0
!i10b 1
!s100 `QheA1QZ`6B=[S@?edQlP2
I1BlDc[RoiG2g23TLU648`0
!i103 1
S1
Z2 d/run/media/bahaa/CMP/projects/VLSI20/modules
Z3 w1622038482
Z4 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v
Z5 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v
!i122 278
L0 48 0
Z6 OV;L;2020.1;71
31
Z7 !s108 1622051944.000000
Z8 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
n@_16_bit_mux_v_unit
vcoordinator
R1
!i10b 1
!s100 Fj[ZloRPIf;eLDGm6E=L31
Z12 !s11b Dg1SIo80bB@j0V0VzS_@n1
I[Z@D>kR<W0i6zmCh23Mbj1
Z13 VDg1SIo80bB@j0V0VzS_@n1
R2
R3
Z14 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v
Z15 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v
!i122 279
Z16 L0 1 52
R6
r1
!s85 0
31
Z17 !s108 1622051945.000000
Z18 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v|
Z19 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v|
!i113 1
R10
R11
Xcpu_v_unit
R0
R1
V_<9jJlSac<Fa>QBShJQXb3
r1
!s85 0
!i10b 1
!s100 KN5BVbLBbm9b:m21OAj5R3
I_<9jJlSac<Fa>QBShJQXb3
!i103 1
S1
R2
R3
R14
R15
!i122 279
Z20 L0 52 0
R6
31
R17
R18
R19
!i113 1
R10
R11
vdecompress
R1
!i10b 1
!s100 S[4aCY[K=eSjKPjoB?LPh2
R12
I5B_<40Ho>T0z66b]Y5LM13
R13
R2
R3
Z21 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v
Z22 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v
!i122 280
L0 1 50
R6
r1
!s85 0
31
R17
Z23 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v|
Z24 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v|
!i113 1
R10
R11
vdecompress_handler
R1
!i10b 1
!s100 bWhG45B9:47M_2]GBWcaT0
R12
IGMhAGE4;_SYenJ6eNbg?J0
R13
R2
R3
Z25 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v
Z26 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v
!i122 281
L0 5 158
R6
r1
!s85 0
31
R17
Z27 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v|
Z28 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v|
!i113 1
R10
R11
Xdecompress_handler_v_unit
R0
R1
VU;FSGC7<@Le2:F>IE<>0Z0
r1
!s85 0
!i10b 1
!s100 [=o49h=^aW@9c]fTWKlFU3
IU;FSGC7<@Le2:F>IE<>0Z0
!i103 1
S1
R2
R3
R25
R26
!i122 281
L0 162 0
R6
31
R17
R27
R28
!i113 1
R10
R11
Xdecompress_v_unit
R0
R1
V09b8hVEkQ2Dhm8=V`e5eQ1
r1
!s85 0
!i10b 1
!s100 zMEe;IlNX43ENH]D4d7fV2
I09b8hVEkQ2Dhm8=V`e5eQ1
!i103 1
S1
R2
R3
R21
R22
!i122 280
L0 50 0
R6
31
R17
R23
R24
!i113 1
R10
R11
vDMA
R1
!i10b 1
!s100 nSibBT@5GMi8ZnQL=ePdA0
R12
IYF6`RTWEiKkQ^Q@=]6ZH;3
R13
R2
Z29 w1622039562
Z30 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v
Z31 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v
!i122 285
L0 1 40
R6
r1
!s85 0
31
R17
Z32 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v|
Z33 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v|
!i113 1
R10
R11
n@d@m@a
vfile_handler
R1
!i10b 1
!s100 h0WDbGG:_nCFM7`gUZo>_1
R12
IeHH;;Lz7JXbV`kKeEAkM:2
R13
R2
Z34 w1622038500
Z35 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v
Z36 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v
!i122 282
R16
R6
r1
!s85 0
31
R17
Z37 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v|
Z38 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v|
!i113 1
R10
R11
Xfile_handler_v_unit
R0
R1
V<mO2[KXP;VTFgnQ@jcR_43
r1
!s85 0
!i10b 1
!s100 =X3JKDMM`=Af_>?CNbTZT2
I<mO2[KXP;VTFgnQ@jcR_43
!i103 1
S1
R2
R34
R35
R36
!i122 282
R20
R6
31
R17
R37
R38
!i113 1
R10
R11
vMUX
R1
!i10b 1
!s100 d7[Vz6[<8[J6[RCD0UFVW3
R12
IWZSg_c?F@4cUNfcTonKY02
R13
R2
R3
Z39 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v
Z40 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v
!i122 283
L0 1 47
R6
r1
!s85 0
31
R17
Z41 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v|
Z42 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v|
!i113 1
R10
R11
n@m@u@x
Xmux_v_unit
R0
R1
VX9Y9oD]02hz84@`>fo5F_2
r1
!s85 0
!i10b 1
!s100 ]=W52c;hN1[zmFJEJJ8A<1
IX9Y9oD]02hz84@`>fo5F_2
!i103 1
S1
R2
R3
R39
R40
!i122 283
L0 47 0
R6
31
R17
R41
R42
!i113 1
R10
R11
vOne_Bit_MUX
R1
!i10b 1
!s100 D?PSVlIf[Uk]Lg8;00U[D0
R12
Id7?DKUbJK@z7zV0nQ?1[l3
R13
R2
R3
Z43 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v
Z44 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v
!i122 284
L0 1 45
R6
r1
!s85 0
31
R17
Z45 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v|
Z46 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v|
!i113 1
R10
R11
n@one_@bit_@m@u@x
Xone_bit_mux_v_unit
R0
R1
Vo@_BN`ZQlNEBG<MM7T1Uo1
r1
!s85 0
!i10b 1
!s100 cL^5dKRAAgz]J`S@[eBQN2
Io@_BN`ZQlNEBG<MM7T1Uo1
!i103 1
S1
R2
R3
R43
R44
!i122 284
L0 45 0
R6
31
R17
R45
R46
!i113 1
R10
R11
Xram_v_unit
R0
R1
VhM3Fe1l^JGJ:g:FU:U_922
r1
!s85 0
!i10b 1
!s100 ZAHBZlZDn@KQ1M^Q:PX8O2
IhM3Fe1l^JGJ:g:FU:U_922
!i103 1
S1
R2
R29
R30
R31
!i122 285
L0 40 0
R6
31
R17
R32
R33
!i113 1
R10
R11
vST_Bit_MUX
R1
!i10b 1
!s100 jNGe4Hf2FNPoN3`]`AzB>2
R12
I;JzZzY?Dze1GE9N@nHm4`3
R13
R2
R3
R4
R5
!i122 278
L0 1 48
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@s@t_@bit_@m@u@x
vtest_bench
R1
!i10b 1
!s100 fZB;7cI0VIG8<jFkMYP]i0
R12
I^@[nI3i3RdaWRaJOn5TWL1
R13
R2
Z47 w1622051940
Z48 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v
Z49 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v
!i122 286
L0 1 215
R6
r1
!s85 0
31
R17
!s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v|
Z50 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v|
!i113 1
R10
R11
Xtest_bench_v_unit
R0
R1
V[Vn_AHm4[;3?BS[WZ@B9B0
r1
!s85 0
!i10b 1
!s100 1BfIEnRcEFk8RmEgT6@da0
I[Vn_AHm4[;3?BS[WZ@B9B0
!i103 1
S1
R2
R47
R48
R49
!i122 286
L0 215 0
R6
31
R17
Z51 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v|
R50
!i113 1
R10
R11
