rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1728822562
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00100001', 0, '// LD HL,0x4b')
('01001011', 0, 0)
('00000000', 0, 0)
('00100010', 0, '// LD (0x4b),HL')
('01001011', 0, 0)
('00000000', 0, 0)
('11111101', 0, '// LD IY,0x0')
('00100001', 0, 0)
('00000000', 0, 0)
('00000000', 0, 0)
('11111101', 0, '// BIT 0,(IY+0x4b)')
('11001001', 0, 0)
('01001011', 0, 0)
('01000110', 'FlagZ=0,FlagN=0,FlagH=1', 0)
('11111101', 0, '// BIT 1,(IY+0x4b)')
('11001001', 0, 0)
('01001011', 0, 0)
('01001110', 'FlagZ=0,FlagN=0,FlagH=1', 0)
('11111101', 0, '// BIT 2,(IY+0x4b)')
('11001001', 0, 0)
('01001011', 0, 0)
('01010110', 'FlagZ=1,FlagN=0,FlagH=1', 0)
('11111101', 0, '// BIT 3,(IY+0x4b)')
('11001001', 0, 0)
('01001011', 0, 0)
('01011110', 'FlagZ=0,FlagN=0,FlagH=1', 0)
('11111101', 0, '// BIT 4,(IY+0x4b)')
('11001001', 0, 0)
('01001011', 0, 0)
('01100110', 'FlagZ=1,FlagN=0,FlagH=1', 0)
('11111101', 0, '// BIT 5,(IY+0x4b)')
('11001001', 0, 0)
('01001011', 0, 0)
('01101110', 'FlagZ=1,FlagN=0,FlagH=1', 0)
('11111101', 0, '// BIT 6,(IY+0x4b)')
('11001001', 0, 0)
('01001011', 0, 0)
('01110110', 'FlagZ=0,FlagN=0,FlagH=1', 0)
('11111101', 0, '// BIT 7,(IY+0x4b)')
('11001001', 0, 0)
('01001011', 0, 0)
('01111110', 'FlagZ=1,FlagN=0,FlagH=1', 0)
('ffffffff', 0, 0)
----------------------------------------

// LD HL,0x4b
00100001
01001011
01001011
00000000
00000000
// LD (0x4b),HL
00100010
01001011
01001011
00000000
00000000


// LD IY,0x0
11111101
00100001
00000000
00000000
00000000
00000000
// BIT 0,(IY+0x4b)
11111101
11001001
01001011
01001011
01000110
01000110
01001011
01001011
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=1 ) is passed.
// BIT 1,(IY+0x4b)
11111101
11001001
01001011
01001011
01001110
01001110
01001011
01001011
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=1 ) is passed.
// BIT 2,(IY+0x4b)
11111101
11001001
01001011
01001011
01010110
01010110
01001011
01001011
✅ Test( FlagZ=1 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=1 ) is passed.
// BIT 3,(IY+0x4b)
11111101
11001001
01001011
01001011
01011110
01011110
01001011
01001011
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=1 ) is passed.
// BIT 4,(IY+0x4b)
11111101
11001001
01001011
01001011
01100110
01100110
01001011
01001011
✅ Test( FlagZ=1 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=1 ) is passed.
// BIT 5,(IY+0x4b)
11111101
11001001
01001011
01001011
01101110
01101110
01001011
01001011
✅ Test( FlagZ=1 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=1 ) is passed.
// BIT 6,(IY+0x4b)
11111101
11001001
01001011
01001011
01110110
01110110
01001011
01001011
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=1 ) is passed.
// BIT 7,(IY+0x4b)
11111101
11001001
01001011
01001011
01111110
01111110
01001011
01001011
✅ Test( FlagZ=1 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=1 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000101010    DEC:42
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN xxxxxxxx
regF    :    BIN x1011x0x
regB    :    BIN xxxxxxxx
regC    :    BIN xxxxxxxx
regD    :    BIN xxxxxxxx
regE    :    BIN xxxxxxxx
regH    :    BIN 00000000    DEC:0
regL    :    BIN 01001011    DEC:75
regPC   :    BIN 0000000000101010    DEC:42
regSP   :    BIN xxxxxxxxxxxxxxxx
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN 0000000000000000    DEC:0
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00010100    DEC:20
regDt   :    BIN 01001011    DEC:75
regDex  :    BIN 00000000    DEC:0
regDcs  :    BIN 01001011    DEC:75
regOP   :    BIN 01111110    DEC:126
regOPo  :    BIN 01001011    DEC:75
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000001001011    DEC:75

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
(0000000001001011) 01001011
(0000000001001100) 00000000
----------------------------------------


614000.00ns INFO     cocotb.regression                  tb_instruction passed
614000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      614000.00           0.09    6670783.49  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                614000.00           0.09    6472902.86  **
                                                        *****************************************************************************************
                                                        
