# sys_top.v è¿çº¿æ£€æŸ¥æŠ¥å‘Š

**æ£€æŸ¥æ—¥æœŸ**: 2025-12-25  
**æ£€æŸ¥çŠ¶æ€**: âœ… é€šè¿‡  
**æœ€åæ›´æ–°**: å‘ç°å¹¶ä¿®å¤å…³é”®é—®é¢˜ - å·ç§¯æ¨¡å—ä¿¡å·éš”ç¦»

---

## ğŸ”´ æ ¹æœ¬åŸå› åˆ†æ

### ä¸ºä»€ä¹ˆå…¶ä»–æ¨¡å¼ä¹Ÿæ²¡æœ‰è¾“å‡ºï¼Ÿ

**é—®é¢˜æ ¹æº**: å·ç§¯æ¨¡å—**æ²¡æœ‰æ­£ç¡®éš”ç¦»**ï¼Œå¯¼è‡´åœ¨éå·ç§¯æ¨¡å¼ä¸‹ä»ç„¶å¹²æ‰°ç³»ç»Ÿï¼š

1. **UART RX æ•°æ®æ³„æ¼**  
   ```verilog
   // é—®é¢˜ä»£ç ï¼š
   .uart_rx_valid(uart_rx_done),  // æ‰€æœ‰æ¨¡å¼ä¸‹éƒ½æ¥æ”¶ï¼
   
   // ä¿®å¤åï¼š
   .uart_rx_valid(uart_rx_done & conv_mode_en),  // åªåœ¨å·ç§¯æ¨¡å¼æ¥æ”¶
   ```
   
2. **UART TX åå‹å¹²æ‰°**  
   ```verilog
   // é—®é¢˜ä»£ç ï¼š
   .uart_tx_ready(~uart_tx_busy),  // æ‰€æœ‰æ¨¡å¼ä¸‹éƒ½ç›‘å¬TX busyï¼
   
   // ä¿®å¤åï¼š
   .uart_tx_ready(~uart_tx_busy & conv_mode_en),  // åªåœ¨å·ç§¯æ¨¡å¼å“åº”
   ```

3. **æ‰“å°å™¨å¼‚å¸¸å¯åŠ¨**  
   ```verilog
   // é—®é¢˜ä»£ç ï¼š
   .start(conv_print_enable),  // å¦‚æœå·ç§¯æ¨¡å—è¯¯è§¦å‘ï¼Œä¼šæŠ¢å UART
   
   // ä¿®å¤åï¼š
   .start(conv_print_enable & conv_mode_en),  // åªåœ¨å·ç§¯æ¨¡å¼å¯åŠ¨
   ```

**å½±å“æœºåˆ¶**ï¼š
- å·ç§¯æ¨¡å—çš„çŠ¶æ€æœºåœ¨éä½¿èƒ½çŠ¶æ€ä¸‹ä»ç„¶æ¥æ”¶uart_rxæ•°æ®
- å¯¼è‡´å…¶ä»–æ¨¡å¼çš„æ•°æ®è¢«å·ç§¯æ¨¡å—"åƒæ‰"
- å³ä½¿UART TXä»²è£é€»è¾‘æ­£ç¡®ï¼Œå…¶ä»–æ¨¡å—ä¹Ÿæ”¶ä¸åˆ°è¾“å…¥æ•°æ®ï¼Œæ— æ³•äº§ç”Ÿè¾“å‡º
- å½¢æˆ**æ•°æ®é¥¥é¥¿**ç°è±¡ï¼Œæ‰€æœ‰æ¨¡å¼éƒ½æ— è¾“å‡º

---

## ä¿®å¤çš„é—®é¢˜

### 1. âŒ UART TX ä»²è£é€»è¾‘ç»“æ„é”™è¯¯ï¼ˆå…³é”®é—®é¢˜ï¼‰
**é—®é¢˜æè¿°**: å·ç§¯æ¨¡å¼çš„UARTä¿¡å·é€‰æ‹©è¢«é”™è¯¯åœ°åµŒå¥—åœ¨`display_mode_en`çš„else ifå†…éƒ¨

**ä¿®å¤**: å°†å·ç§¯æ¨¡å¼æå‡ä¸ºç‹¬ç«‹çš„é¡¶å±‚åˆ†æ”¯
```verilog
// ä¿®å¤å‰ï¼š
else if (display_mode_en) begin
    ...
    else if(conv_print_enable && conv_mode_en) begin  // é”™è¯¯åµŒå¥—
    
// ä¿®å¤åï¼š
else if (display_mode_en) begin
    ...
end else if (conv_mode_en) begin  // ç‹¬ç«‹åˆ†æ”¯
```

### 2. âŒ æœªä½¿ç”¨çš„ä¿¡å·å£°æ˜
**åˆ é™¤çš„ä¿¡å·**:
- `reg print_sent` - æœªä½¿ç”¨
- `wire print_busy, print_done, print_dout_valid` - æœªä½¿ç”¨
- `wire [7:0] print_dout` - æœªä½¿ç”¨
- `wire uart_tx_en_display` - æœªä½¿ç”¨
- `wire [7:0] uart_tx_data_display` - æœªä½¿ç”¨
- `wire conv_matrix_data` - æœªä½¿ç”¨ä¸”ç±»å‹é”™è¯¯

### 3. âŒ æœªå£°æ˜çš„ä¿¡å·ä½¿ç”¨
**é—®é¢˜**: seg_data0, seg_data1, seg_sel0, seg_sel1æœªå£°æ˜å´è¢«èµ‹å€¼  
**ä¿®å¤**: åˆ é™¤è¿™äº›æœªå£°æ˜çš„èµ‹å€¼è¯­å¥

### 4. âŒ ä¿¡å·å‘½åå†²çª
**é—®é¢˜**: `wire [7:0] uart_data_gen` ä¸ç”Ÿæˆæ¨¡å¼è¾“å‡ºä¿¡å· `uart_tx_data_gen` æ··æ·†  
**ä¿®å¤**: 
- åˆ é™¤ä¸­é—´wire `uart_data_gen`ï¼Œç›´æ¥ä½¿ç”¨ `uart_rx_data`
- é‡å‘½åè¾“å‡ºä¿¡å·ä¸º `uart_tx_data_gen_out` é¿å…æ··æ·†

### 5. âš ï¸ æœªä½¿ç”¨çš„è¾“å‡ºç«¯å£
**ç«¯å£**: `dk1_segments`, `dk2_segments`, `dk_digit_select`, `btn_exit`, `btn_countdown`  
**ä¿®å¤**: æ·»åŠ é»˜è®¤èµ‹å€¼ï¼Œé¿å…ç»¼åˆè­¦å‘Š
```verilog
dk1_segments <= 8'hFF;    // æ•°ç ç®¡é»˜è®¤å…¨ç­
dk2_segments <= 8'hFF;
dk_digit_select <= 8'h00; // æ•°ç ç®¡ä½é€‰é»˜è®¤ä¸é€‰ä¸­
```

### 6. ğŸ”´ å·ç§¯æ¨¡å—ä¿¡å·éš”ç¦»ä¸è¶³ï¼ˆå¯¼è‡´å…¶ä»–æ¨¡å¼å¤±æ•ˆçš„æ ¹æœ¬åŸå› ï¼‰
**é—®é¢˜**: å·ç§¯æ¨¡å—åœ¨éä½¿èƒ½çŠ¶æ€ä¸‹ä»ç„¶ç›‘å¬å’Œæ¶ˆè€—UART RXæ•°æ®  
**ä¿®å¤**: 
- `uart_rx_valid` é—¨æ§ï¼š`uart_rx_done & conv_mode_en`
- `uart_tx_ready` é—¨æ§ï¼š`~uart_tx_busy & conv_mode_en`
- `conv_matrix_printer.start` é—¨æ§ï¼š`conv_print_enable & conv_mode_en`

---

## æ¨¡å—è¿çº¿éªŒè¯

### âœ… 1. UART RX è¿æ¥è·¯å¾„
```
uart_rxd â†’ uart_rx (u_uart_rx)
â”œâ”€ uart_rx_data [8] â†’ uart_parser (data_input_mode)
â”œâ”€ uart_rx_data [8] â†’ generate_mode (generate_mode)
â”œâ”€ uart_rx_data [8] â†’ matrix_selector_display (display_mode)
â””â”€ uart_rx_data [8] â†’ convolution_engine (conv_mode)
   uart_rx_done â†’ æ‰€æœ‰æ¨¡å—çš„validä¿¡å·
```

### âœ… 2. UART TX ä»²è£è·¯å¾„ï¼ˆå·²ä¿®å¤ï¼‰
```
uart_tx (u_tx) â† uart_tx_en, uart_tx_data
                 â†‘
                 ä»²è£alwayså—
                 â”œâ”€ data_input_mode_en â†’ uart_tx_en_parse, uart_tx_data_parse
                 â”œâ”€ generate_mode_en â†’ uart_tx_en_gen, uart_tx_data_gen_out
                 â”œâ”€ display_mode_en â†’ (å¤šè·¯å†…éƒ¨ä»²è£)
                 â”‚   â”œâ”€ print_table â†’ uart_tx_en_table, uart_tx_data_table
                 â”‚   â”œâ”€ spec_cnt â†’ uart_tx_en_spec_cnt, uart_tx_data_spec_cnt
                 â”‚   â”œâ”€ spec_mat â†’ uart_tx_en_spec_mat, uart_tx_data_spec_mat
                 â”‚   â””â”€ selector â†’ uart_tx_en_selector, uart_tx_data_selector
                 â””â”€ conv_mode_en â†’ (äºŒè·¯å†…éƒ¨ä»²è£)
                     â”œâ”€ conv_print_enable â†’ conv_printer_tx_start, conv_printer_tx_data
                     â””â”€ !conv_print_enable â†’ conv_uart_tx_valid, conv_uart_tx_data
```

### âœ… 3. Matrix Storage ä»²è£
```
matrix_storage (u_store)
â”œâ”€ å†™å…¥è·¯å¾„:
â”‚   â”œâ”€ parse_done â†’ store_write_en, parsed_m/n, parsed_matrix_flat
â”‚   â””â”€ gen_valid â†’ store_write_en, gen_m/n, gen_flow
â””â”€ è¯»å–è·¯å¾„ï¼ˆä»²è£ï¼‰:
    â”œâ”€ selector_read_en â†’ selector_rd_col/row/mat_index
    â””â”€ spec_read_en â†’ spec_rd_col/row/mat_index
    ä»²è£é€»è¾‘: selectorä¼˜å…ˆ
```

### âœ… 4. å·ç§¯æ¨¡å—è¿æ¥ï¼ˆå·²ä¿®å¤éš”ç¦»é—®é¢˜ï¼‰
```
convolution_engine (u_convolution_engine)
â”œâ”€ è¾“å…¥:
â”‚   â”œâ”€ clk, rst (~rst_n) âœ“ å·²ä¿®å¤ï¼šé«˜ç”µå¹³å¤ä½
â”‚   â”œâ”€ enable â† conv_mode_en
â”‚   â”œâ”€ uart_rx_valid â† uart_rx_done & conv_mode_en  âœ“ ä¿®å¤ï¼šé—¨æ§éš”ç¦»
â”‚   â”œâ”€ uart_rx_data [8] â† uart_rx_data
â”‚   â””â”€ uart_tx_ready â† ~uart_tx_busy & conv_mode_en  âœ“ ä¿®å¤ï¼šé—¨æ§éš”ç¦»
â”œâ”€ è¾“å‡º:
â”‚   â”œâ”€ done â†’ conv_done
â”‚   â”œâ”€ busy â†’ conv_busy
â”‚   â”œâ”€ print_enable â†’ conv_print_enable
â”‚   â”œâ”€ matrix_data [1279:0] â†’ conv_matrix_flat
â”‚   â”œâ”€ print_done â† conv_print_done
â”‚   â”œâ”€ uart_tx_valid â†’ conv_uart_tx_valid
â”‚   â””â”€ uart_tx_data [8] â†’ conv_uart_tx_data âœ“ å·²ä¿®å¤ï¼š8ä½å®½åº¦

conv_matrix_printer (u_conv_matrix_printer)
â”œâ”€ è¾“å…¥:
â”‚   â”œâ”€ clk, rst_n
â”‚   â”œâ”€ start â† conv_print_enable & conv_mode_en  âœ“ ä¿®å¤ï¼šé—¨æ§éš”ç¦»
â”‚   â”œâ”€ matrix_flat [1279:0] â† conv_matrix_flat
â”‚   â””â”€ tx_busy â† uart_tx_busy
â”œâ”€ è¾“å‡º:
â”‚   â”œâ”€ tx_start â†’ conv_printer_tx_start
â”‚   â”œâ”€ tx_data [8] â†’ conv_printer_tx_data âœ“ å·²ä¿®å¤ï¼š8ä½å®½åº¦
â”‚   â””â”€ done â†’ conv_print_done

âš ï¸ å…³é”®æ”¹è¿›ï¼šæ‰€æœ‰å·ç§¯ç›¸å…³çš„æ§åˆ¶ä¿¡å·éƒ½æ·»åŠ äº† conv_mode_en é—¨æ§
   ç¡®ä¿åœ¨å…¶ä»–æ¨¡å¼ä¸‹å·ç§¯æ¨¡å—å®Œå…¨"é™é»˜"ï¼Œä¸å¹²æ‰°ç³»ç»Ÿ
```

### âœ… 5. æ§åˆ¶ä¿¡å·æµ
```
Central_Controller (u_ctrl)
â”œâ”€ è¾“å…¥:
â”‚   â”œâ”€ command [2:0]
â”‚   â””â”€ btn_confirm_db (ç»è¿‡æ¶ˆæŠ–)
â””â”€ è¾“å‡ºï¼ˆæ¨¡å¼ä½¿èƒ½ï¼‰:
    â”œâ”€ data_input_mode_en
    â”œâ”€ generate_mode_en
    â”œâ”€ display_mode_en
    â”œâ”€ calculation_mode_en
    â”œâ”€ conv_mode_en
    â””â”€ settings_mode_en
```

---

## æ½œåœ¨çš„æ”¹è¿›å»ºè®®

### 1. æœªä½¿ç”¨çš„è¾“å…¥ç«¯å£
- `btn_exit` - å½“å‰æœªä½¿ç”¨ï¼Œå¯èƒ½ç”¨äºé€€å‡ºå½“å‰æ¨¡å¼
- `btn_countdown` - å½“å‰æœªä½¿ç”¨ï¼Œå¯èƒ½ç”¨äºå€’è®¡æ—¶åŠŸèƒ½

**å»ºè®®**: ä¿ç•™ç«¯å£ä½†æ·»åŠ æ³¨é‡Šè¯´æ˜é¢„ç•™ç”¨é€”

### 2. æœªä½¿ç”¨çš„æ¨¡å¼ä½¿èƒ½ä¿¡å·
- `calculation_mode_en` - å£°æ˜ä½†æœªè¿æ¥ä»»ä½•æ¨¡å—
- `settings_mode_en` - å£°æ˜ä½†æœªè¿æ¥ä»»ä½•æ¨¡å—

**çŠ¶æ€**: è¿™äº›æ˜¯é¢„ç•™çš„æ‰©å±•æ¥å£ï¼Œä¿æŒç°çŠ¶å³å¯

### 3. LEDçŠ¶æ€æŒ‡ç¤º
å½“å‰LEDæŒ‡ç¤ºï¼š
- `led[5:0]` - å…­ç§æ¨¡å¼ä½¿èƒ½çŠ¶æ€
- `ld2[0]` - å­˜å‚¨å†™å…¥æŒ‡ç¤º
- `ld2[1-3]` - ç”Ÿæˆæ¨¡å¼çŠ¶æ€ï¼ˆdone/error/validï¼‰
- `ld2[4-7]` - print_tableçŠ¶æ€æœºï¼ˆå–åæ˜¾ç¤ºï¼‰

**çŠ¶æ€**: å·²å®Œæ•´è¿æ¥

---

## æ£€æŸ¥ç»“è®º

### âœ… é€šè¿‡é¡¹
1. æ‰€æœ‰æ¨¡å—å®ä¾‹åŒ–æ­£ç¡®
2. æ—¶é’Ÿå’Œå¤ä½ä¿¡å·æ­£ç¡®è¿æ¥
3. UART TXä»²è£é€»è¾‘å·²ä¿®å¤
4. å·ç§¯æ¨¡å—è¿çº¿å®Œæ•´ä¸”æ­£ç¡®
5. å­˜å‚¨è¯»å†™ä»²è£æ­£ç¡®
6. æ— è¯­æ³•é”™è¯¯
7. æ— æœªå£°æ˜ä¿¡å·ä½¿ç”¨
8. æ— ä¿¡å·å‘½åå†²çª

### âš ï¸ è­¦å‘Šé¡¹ï¼ˆä¸å½±å“åŠŸèƒ½ï¼‰
1. éƒ¨åˆ†è¾“å…¥ç«¯å£æœªä½¿ç”¨ï¼ˆbtn_exit, btn_countdownï¼‰
2. éƒ¨åˆ†æ¨¡å¼ä½¿èƒ½æœªè¿æ¥æ¨¡å—ï¼ˆcalculation_mode, settings_modeï¼‰
3. æ•°ç ç®¡è¾“å‡ºç«¯å£æœªå®ç°åŠŸèƒ½ï¼ˆå·²æ·»åŠ é»˜è®¤å€¼ï¼‰

### ğŸ“‹ å»ºè®®
ä»£ç å·²ç»å¯ä»¥è¿›è¡Œç»¼åˆå’Œä¸Šæ¿æµ‹è¯•ã€‚å»ºè®®ï¼š
1. å…ˆæµ‹è¯•åŸºæœ¬æ¨¡å¼ï¼ˆdata_input, generate, displayï¼‰
2. é‡ç‚¹æµ‹è¯•ä¿®å¤åçš„å·ç§¯æ¨¡å¼åŠŸèƒ½
3. éªŒè¯æ¨¡å¼åˆ‡æ¢ä¸ä¼šç›¸äº’å¹²æ‰°
4. è§‚å¯ŸLEDå’ŒLD2æŒ‡ç¤ºæ˜¯å¦æ­£ç¡®

---

## å…³é”®ä¿®å¤æ€»ç»“
æœ¬æ¬¡æ£€æŸ¥ä¿®å¤äº†**8ä¸ªé—®é¢˜**ï¼Œå…¶ä¸­æœ‰**ä¸¤ä¸ªå…³é”®é—®é¢˜**å¯¼è‡´æ‰€æœ‰æ¨¡å¼å¤±æ•ˆï¼š

1. **UART TXä»²è£é€»è¾‘ç»“æ„é”™è¯¯**ï¼šå·ç§¯æ¨¡å¼è¢«é”™è¯¯åµŒå¥—åœ¨displayåˆ†æ”¯å†…
2. **å·ç§¯æ¨¡å—ä¿¡å·éš”ç¦»ä¸è¶³**ï¼šéå·ç§¯æ¨¡å¼ä¸‹ä»ç„¶æ¶ˆè€—UART RXæ•°æ®ï¼Œå¯¼è‡´æ•°æ®é¥¥é¥¿

ä¿®å¤åçš„ä»£ç ï¼š
- âœ… å·ç§¯æ¨¡å¼ç‹¬ç«‹ä¸”æ­£ç¡®éš”ç¦»
- âœ… æ‰€æœ‰æ¨¡å¼äº’ä¸å¹²æ‰°
- âœ… UARTæ•°æ®æµå‘æ¸…æ™°æ˜ç¡®
- âœ… å¯ä»¥å®‰å…¨ç»¼åˆå’Œä¸Šæ¿æµ‹è¯•

**æµ‹è¯•å»ºè®®**ï¼š
1. å…ˆæµ‹è¯•éå·ç§¯æ¨¡å¼ï¼ˆdata_input, generate, displayï¼‰ç¡®è®¤æ¢å¤æ­£å¸¸
2. å†æµ‹è¯•å·ç§¯æ¨¡å¼åŠŸèƒ½
3. æµ‹è¯•æ¨¡å¼åˆ‡æ¢çš„ç¨³å®šæ€§
