
*** Running vivado
    with args -log design_1_8h_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_8h_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_8h_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/book-2022.1/new_book_ip/multihart_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/goossens/book-2022.1/new_book_ip/multihart_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_8h_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.gen/sources_1/bd/design_1_8h/ip/design_1_8h_multihart_ip_0_2/design_1_8h_multihart_ip_0_2.dcp' for cell 'design_1_8h_i/multihart_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.gen/sources_1/bd/design_1_8h/ip/design_1_8h_processing_system7_0_1/design_1_8h_processing_system7_0_1.dcp' for cell 'design_1_8h_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.gen/sources_1/bd/design_1_8h/ip/design_1_8h_rst_ps7_0_100M_1/design_1_8h_rst_ps7_0_100M_1.dcp' for cell 'design_1_8h_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.gen/sources_1/bd/design_1_8h/ip/design_1_8h_auto_pc_0/design_1_8h_auto_pc_0.dcp' for cell 'design_1_8h_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2913.863 ; gain = 0.000 ; free physical = 4287 ; free virtual = 16537
INFO: [Netlist 29-17] Analyzing 4149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.gen/sources_1/bd/design_1_8h/ip/design_1_8h_processing_system7_0_1/design_1_8h_processing_system7_0_1.xdc] for cell 'design_1_8h_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.gen/sources_1/bd/design_1_8h/ip/design_1_8h_processing_system7_0_1/design_1_8h_processing_system7_0_1.xdc] for cell 'design_1_8h_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.gen/sources_1/bd/design_1_8h/ip/design_1_8h_rst_ps7_0_100M_1/design_1_8h_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_8h_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.gen/sources_1/bd/design_1_8h/ip/design_1_8h_rst_ps7_0_100M_1/design_1_8h_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_8h_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.gen/sources_1/bd/design_1_8h/ip/design_1_8h_rst_ps7_0_100M_1/design_1_8h_rst_ps7_0_100M_1.xdc] for cell 'design_1_8h_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.gen/sources_1/bd/design_1_8h/ip/design_1_8h_rst_ps7_0_100M_1/design_1_8h_rst_ps7_0_100M_1.xdc] for cell 'design_1_8h_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.941 ; gain = 0.000 ; free physical = 4167 ; free virtual = 16417
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3073.941 ; gain = 160.078 ; free physical = 4166 ; free virtual = 16417
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3073.941 ; gain = 0.000 ; free physical = 4158 ; free virtual = 16408

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1777ea073

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3113.734 ; gain = 39.793 ; free physical = 3758 ; free virtual = 16009

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/executing_hart_V_reg_51793[0]_i_1 into driver instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/executing_hart_V_reg_51793[0]_i_2, which resulted in an inversion of 81 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/func3_V_reg_51851[2]_i_1 into driver instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/func3_V_reg_51851[2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_load_V_reg_52287[0]_i_1 into driver instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_load_V_reg_52287[0]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/or_ln140_6_reg_51974[0]_i_1 into driver instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_9_fu_1088[0]_i_2, which resulted in an inversion of 80 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/or_ln184_6_reg_51353[0]_i_1 into driver instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/e_state_d_i_is_jalr_V_16_fu_928[0]_i_2, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/w_destination_V_2_fu_2280[1]_i_1 into driver instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/w_destination_V_2_fu_2280[1]_i_2, which resulted in an inversion of 36 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/w_destination_V_2_fu_2280[2]_i_1 into driver instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/w_destination_V_2_fu_2280[2]_i_2, which resulted in an inversion of 36 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/w_hart_V_fu_2272[1]_i_1 into driver instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/w_hart_V_fu_2272[1]_i_2, which resulted in an inversion of 133 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/zext_ln50_reg_51910[3]_i_1 into driver instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/zext_ln50_reg_51910[3]_i_2, which resulted in an inversion of 45 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1475859f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3368.781 ; gain = 0.000 ; free physical = 3544 ; free virtual = 15779
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 38 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15336837f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3368.781 ; gain = 0.000 ; free physical = 3544 ; free virtual = 15779
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1098a616e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3368.781 ; gain = 0.000 ; free physical = 3543 ; free virtual = 15778
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 117 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1098a616e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3400.797 ; gain = 32.016 ; free physical = 3541 ; free virtual = 15776
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1098a616e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3400.797 ; gain = 32.016 ; free physical = 3541 ; free virtual = 15776
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1098a616e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3400.797 ; gain = 32.016 ; free physical = 3545 ; free virtual = 15776
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              38  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |              16  |             117  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3400.797 ; gain = 0.000 ; free physical = 3545 ; free virtual = 15776
Ending Logic Optimization Task | Checksum: 17e3b2d67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3400.797 ; gain = 32.016 ; free physical = 3545 ; free virtual = 15776

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 96 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 9

Ending PowerOpt Patch Enables Task | Checksum: f109e1da

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3796.758 ; gain = 0.000 ; free physical = 3476 ; free virtual = 15703
Ending Power Optimization Task | Checksum: f109e1da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3796.758 ; gain = 395.961 ; free physical = 3505 ; free virtual = 15732

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 14f8a00cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3796.758 ; gain = 0.000 ; free physical = 3511 ; free virtual = 15751
Ending Final Cleanup Task | Checksum: 14f8a00cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3796.758 ; gain = 0.000 ; free physical = 3510 ; free virtual = 15751

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3796.758 ; gain = 0.000 ; free physical = 3510 ; free virtual = 15751
Ending Netlist Obfuscation Task | Checksum: 14f8a00cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3796.758 ; gain = 0.000 ; free physical = 3510 ; free virtual = 15751
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3796.758 ; gain = 722.816 ; free physical = 3510 ; free virtual = 15751
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3796.758 ; gain = 0.000 ; free physical = 3495 ; free virtual = 15740
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.runs/impl_1/design_1_8h_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_8h_wrapper_drc_opted.rpt -pb design_1_8h_wrapper_drc_opted.pb -rpx design_1_8h_wrapper_drc_opted.rpx
Command: report_drc -file design_1_8h_wrapper_drc_opted.rpt -pb design_1_8h_wrapper_drc_opted.pb -rpx design_1_8h_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.runs/impl_1/design_1_8h_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3396 ; free virtual = 15628
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8be8d866

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3396 ; free virtual = 15628
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3396 ; free virtual = 15628

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 46a7aa6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3439 ; free virtual = 15671

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ed7c8dcd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3427 ; free virtual = 15659

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ed7c8dcd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3427 ; free virtual = 15659
Phase 1 Placer Initialization | Checksum: ed7c8dcd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3427 ; free virtual = 15659

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8a3cc3a3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3381 ; free virtual = 15613

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c01efb2a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3386 ; free virtual = 15622

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c01efb2a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3386 ; free virtual = 15622

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 236 LUTNM shape to break, 264 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 162, two critical 74, total 236, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 351 nets or LUTs. Breaked 236 LUTs, combined 115 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3347 ; free virtual = 15571

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          236  |            115  |                   351  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          236  |            115  |                   351  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 222f34376

Time (s): cpu = 00:01:04 ; elapsed = 00:00:20 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3346 ; free virtual = 15569
Phase 2.4 Global Placement Core | Checksum: 121272026

Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3345 ; free virtual = 15568
Phase 2 Global Placement | Checksum: 121272026

Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3355 ; free virtual = 15579

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12f283c97

Time (s): cpu = 00:01:10 ; elapsed = 00:00:22 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3362 ; free virtual = 15586

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14b61f958

Time (s): cpu = 00:01:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3371 ; free virtual = 15591

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d27ce1c6

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3371 ; free virtual = 15591

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b6e19844

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3371 ; free virtual = 15591

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 188f736d3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:27 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3364 ; free virtual = 15584

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2207ad54f

Time (s): cpu = 00:01:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3294 ; free virtual = 15524

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f492105a

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3278 ; free virtual = 15522

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19764c8dc

Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3278 ; free virtual = 15522

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19567bc05

Time (s): cpu = 00:01:58 ; elapsed = 00:00:46 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3277 ; free virtual = 15586
Phase 3 Detail Placement | Checksum: 19567bc05

Time (s): cpu = 00:01:58 ; elapsed = 00:00:46 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3277 ; free virtual = 15585

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12f75a994

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.990 | TNS=-195.385 |
Phase 1 Physical Synthesis Initialization | Checksum: 140aca021

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3270 ; free virtual = 15567
INFO: [Place 46-33] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/c_V_40_fu_22880, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/i_to_e_is_valid_V_2_reg_4885[0]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199_code_ram_ce0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1aacda670

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3290 ; free virtual = 15579
Phase 4.1.1.1 BUFG Insertion | Checksum: 12f75a994

Time (s): cpu = 00:02:14 ; elapsed = 00:00:51 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3289 ; free virtual = 15576

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.327. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19feb24ec

Time (s): cpu = 00:02:43 ; elapsed = 00:01:11 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3242 ; free virtual = 15574

Time (s): cpu = 00:02:43 ; elapsed = 00:01:11 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3242 ; free virtual = 15574
Phase 4.1 Post Commit Optimization | Checksum: 19feb24ec

Time (s): cpu = 00:02:43 ; elapsed = 00:01:11 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3242 ; free virtual = 15573

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19feb24ec

Time (s): cpu = 00:02:43 ; elapsed = 00:01:11 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3246 ; free virtual = 15575

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                1x1|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19feb24ec

Time (s): cpu = 00:02:43 ; elapsed = 00:01:11 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3248 ; free virtual = 15577
Phase 4.3 Placer Reporting | Checksum: 19feb24ec

Time (s): cpu = 00:02:44 ; elapsed = 00:01:11 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3248 ; free virtual = 15576

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3248 ; free virtual = 15576

Time (s): cpu = 00:02:44 ; elapsed = 00:01:11 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3248 ; free virtual = 15576
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bc389b2c

Time (s): cpu = 00:02:44 ; elapsed = 00:01:12 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3247 ; free virtual = 15578
Ending Placer Task | Checksum: 12afb4bf3

Time (s): cpu = 00:02:44 ; elapsed = 00:01:12 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3247 ; free virtual = 15578
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:46 ; elapsed = 00:01:12 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3298 ; free virtual = 15629
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3254 ; free virtual = 15638
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.runs/impl_1/design_1_8h_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_8h_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3319 ; free virtual = 15632
INFO: [runtcl-4] Executing : report_utilization -file design_1_8h_wrapper_utilization_placed.rpt -pb design_1_8h_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_8h_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3306 ; free virtual = 15630
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 10.99s |  WALL: 2.87s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3253 ; free virtual = 15585

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.327 | TNS=-197.806 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d949866f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3121 ; free virtual = 15518
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.327 | TNS=-197.806 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d949866f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3112 ; free virtual = 15515

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.327 | TNS=-197.806 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-197.778 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.278 | TNS=-197.708 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.274 | TNS=-197.700 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[21]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_21_reg_52090[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.258 | TNS=-197.700 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[21]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_22_reg_52095[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.234 | TNS=-197.668 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.184 | TNS=-197.556 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.178 | TNS=-197.522 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[21]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_20_reg_52085[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.169 | TNS=-197.527 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.164 | TNS=-197.257 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[21]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_17_reg_52070[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.132 | TNS=-197.134 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.094 | TNS=-196.266 |
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[21]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_21_reg_52090[21]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.070 | TNS=-196.285 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 32 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.061 | TNS=-196.149 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_4[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_4[21]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_23_reg_52100[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.056 | TNS=-196.116 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.037 | TNS=-195.980 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[17]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.036 | TNS=-194.577 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_0[21]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_19_reg_52080[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.022 | TNS=-194.491 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.005 | TNS=-193.965 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 32 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.999 | TNS=-193.953 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 32 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.979 | TNS=-193.827 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][21]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_18_reg_52075[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.948 | TNS=-193.745 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.948 | TNS=-193.745 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.943 | TNS=-193.245 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.937 | TNS=-192.893 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 32 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.931 | TNS=-192.803 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[21]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_24_reg_52105[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.927 | TNS=-192.819 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.927 | TNS=-192.763 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.925 | TNS=-192.673 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.921 | TNS=-192.561 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.919 | TNS=-192.085 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_6_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_6_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_6_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/m_state_value_fu_2108_reg[31]_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.917 | TNS=-191.971 |
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_6_n_0.  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_6
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.911 | TNS=-191.921 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.908 | TNS=-191.909 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.897 | TNS=-191.321 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.894 | TNS=-191.227 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 32 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.893 | TNS=-191.225 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[18]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_24_reg_52105[18]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[18]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.892 | TNS=-191.187 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[8]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_22_reg_52095[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.886 | TNS=-191.249 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.882 | TNS=-191.213 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.880 | TNS=-191.125 |
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[21]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_22_reg_52095[21]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.880 | TNS=-191.177 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.879 | TNS=-190.541 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][8]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_18_reg_52075[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.869 | TNS=-190.485 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[14]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_21_reg_52090[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.869 | TNS=-190.473 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[18]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_17_reg_52070[18]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[18]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.868 | TNS=-190.447 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.854 | TNS=-190.331 |
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[21]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_20_reg_52085[21]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.854 | TNS=-190.303 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[8]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_17_reg_52070[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.851 | TNS=-190.075 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][14]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_18_reg_52075[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.851 | TNS=-190.077 |
INFO: [Physopt 32-81] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[18]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.846 | TNS=-190.067 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[18]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_22_reg_52095[18]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[18]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.843 | TNS=-190.037 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/m_state_value_fu_2108_reg[31][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.841 | TNS=-190.027 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[19]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_22_reg_52095[19]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[19]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.838 | TNS=-189.957 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[14]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[14]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[14]_i_2_comp_2.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[15]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.838 | TNS=-189.079 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[9]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.829 | TNS=-189.019 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[18]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.824 | TNS=-188.937 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[5].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_22_reg_52095[5]_i_1
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.824 | TNS=-188.789 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.823 | TNS=-188.781 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.820 | TNS=-188.557 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.820 | TNS=-188.507 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.817 | TNS=-188.375 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[11]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_22_reg_52095[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.814 | TNS=-188.399 |
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[11].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_24_reg_52105[11]_i_1
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.803 | TNS=-188.319 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.797 | TNS=-188.267 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.794 | TNS=-188.049 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[11].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_20_reg_52085[11]_i_1
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.790 | TNS=-188.021 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.788 | TNS=-187.769 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][18]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_18_reg_52075[18]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[18]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.787 | TNS=-187.655 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[11]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_17_reg_52070[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.787 | TNS=-187.559 |
INFO: [Physopt 32-81] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.787 | TNS=-187.539 |
INFO: [Physopt 32-81] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.786 | TNS=-187.491 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.779 | TNS=-187.475 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[10]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[10]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[10]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[15]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.779 | TNS=-186.775 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_4[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_4[19]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_23_reg_52100[19]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[19]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.778 | TNS=-186.745 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.777 | TNS=-186.737 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_6_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.776 | TNS=-186.729 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_4[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[15]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_7_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.775 | TNS=-176.605 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.757 | TNS=-176.497 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.748 | TNS=-175.945 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.721 | TNS=-175.385 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.695 | TNS=-175.229 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.674 | TNS=-174.905 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_0_0_0_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_13_n_0.  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_13
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.673 | TNS=-169.559 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.665 | TNS=-169.343 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_4[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.641 | TNS=-169.121 |
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_4[6].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_23_reg_52100[6]_i_1
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_4[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.637 | TNS=-169.061 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.631 | TNS=-168.347 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[6].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_20_reg_52085[6]_i_1
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.628 | TNS=-168.269 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.618 | TNS=-168.191 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_4[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.615 | TNS=-167.989 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[5]_i_3_n_0.  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[5]_i_3
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[5]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.607 | TNS=-167.957 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[21].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_5_i_1
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.590 | TNS=-167.311 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_load_V_fu_18778_p10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_load_V_reg_52287[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_fu_18158_p3[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.578 | TNS=-153.779 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[6]_i_2_n_0.  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[6]_i_2
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.577 | TNS=-153.234 |
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/i_state_d_i_imm_V_56_fu_4500[11].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/i_state_d_i_imm_V_56_fu_4500_reg[11]
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/i_state_d_i_imm_V_56_fu_4500[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.536 | TNS=-154.559 |
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.518 | TNS=-154.231 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.508 | TNS=-154.069 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_7_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[24].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_2
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[24]. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_6_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[25]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/i_state_d_i_imm_V_56_fu_4500[14].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/i_state_d_i_imm_V_56_fu_4500_reg[14]
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[9].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_1_i_1
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[27].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_3_i_2
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][4].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_18_reg_52075[4]_i_1
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[13].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_5_i_1
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_5_i_5_n_0.  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_5_i_5
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[19]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_fu_18158_p3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_6_in102_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_accessing_V_reg_51970[0]_i_2_n_0.  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_accessing_V_reg_51970[0]_i_2
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[4].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_20_reg_52085[4]_i_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[28].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_4_i_2
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[8].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_0_i_1
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/m_state_value_fu_2108_reg[31]_0[0].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mem_reg_3_0_0_i_10
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/and_ln149_5_reg_52272[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_52234[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_52234[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/c_V_40_fu_22880.  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/c_V_45_fu_2308[0]_i_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_2_i_5_n_0.  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_2_i_5
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/m_state_value_fu_2108_reg[31][0].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mem_reg_3_0_0_i_9
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_6_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/m_state_value_fu_2108_reg[31]_0[6].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mem_reg_3_0_6_i_7_comp_1
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[12].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_4_i_1
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[0].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_20_reg_52085[0]_i_1
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_15_n_0.  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_15
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_accessing_V_reg_51970[0]_i_5_n_0.  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/is_accessing_V_reg_51970[0]_i_5
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[19].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_3_i_1
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[18]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[18].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_2_i_1
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[27].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_3_i_2
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[15].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_24_reg_52105[15]_i_1
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/i_state_d_i_imm_V_56_fu_4500[13].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/i_state_d_i_imm_V_56_fu_4500_reg[13]
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_5[15].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_24_reg_52105[15]_i_1
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/i_state_d_i_imm_V_56_fu_4500[15].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/i_state_d_i_imm_V_56_fu_4500_reg[15]
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
Phase 3 Critical Path Optimization | Checksum: 1d949866f

Time (s): cpu = 00:01:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3014 ; free virtual = 15410

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][11]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_18_reg_52075[11]_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_6_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31][5]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_18_reg_52075[5]_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_6_ENBWREN_cooolgate_en_sig_28. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_6_ENBWREN_cooolgate_en_gate_52_comp.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[9]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_21_reg_52090[9]_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[11]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_21_reg_52090[11]_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_4[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[8]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[8]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[8]_i_2_comp_3.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_0[0]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/m_state_value_fu_2108_reg[31]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[30]. Critical path length was reduced through logic transformation on cell design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_17_reg_52070[30]_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_4[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[15]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_7_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[11].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_1_0_3_i_1
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_6[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_1__1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_3[5].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_20_reg_52085[5]_i_1
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[22].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_6_i_1
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/value_fu_18872_p10[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/mux_83_32_1_1_U56/mux_2_0__1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/m_state_value_fu_2108_reg[31]_1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/m_state_value_17_reg_52070[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[17].  Re-placed instance design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_2_0_1_i_1
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/mem_reg_3_0_6_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/flow_control_loop_pipe_sequential_init_U/p_1_in2_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram/q0[15]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1d949866f

Time (s): cpu = 00:02:00 ; elapsed = 00:00:36 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3049 ; free virtual = 15434
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3047 ; free virtual = 15433
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.205 | TNS=-122.711 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.122  |         75.095  |            5  |              0  |                   167  |           0  |           2  |  00:00:33  |
|  Total          |          1.122  |         75.095  |            5  |              0  |                   167  |           0  |           3  |  00:00:33  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3047 ; free virtual = 15433
Ending Physical Synthesis Task | Checksum: 195d779a2

Time (s): cpu = 00:02:00 ; elapsed = 00:00:36 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3049 ; free virtual = 15434
INFO: [Common 17-83] Releasing license: Implementation
687 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:11 ; elapsed = 00:00:39 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3063 ; free virtual = 15448
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3009 ; free virtual = 15449
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.runs/impl_1/design_1_8h_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 85036668 ConstDB: 0 ShapeSum: f4a056a8 RouteDB: 0
Post Restoration Checksum: NetGraph: 1007b2c2 NumContArr: 2ee8ec30 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 3ef09ef2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3192 ; free virtual = 15469

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3ef09ef2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3159 ; free virtual = 15437

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3ef09ef2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3159 ; free virtual = 15439
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 231af1426

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3126 ; free virtual = 15425
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.228 | TNS=-69.676| WHS=-0.151 | THS=-114.396|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23409
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23409
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1888d45f1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3121 ; free virtual = 15428

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1888d45f1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 3815.805 ; gain = 0.000 ; free physical = 3121 ; free virtual = 15428
Phase 3 Initial Routing | Checksum: 1be898b13

Time (s): cpu = 00:02:56 ; elapsed = 00:00:55 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3235 ; free virtual = 15553
INFO: [Route 35-580] Design has 14 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                         |
+====================+===================+=============================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_8h_i/multihart_ip_0/inst/control_s_axi_U/rdata_reg[26]/D                                                           |
| clk_fpga_0         | clk_fpga_0        | design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/e_state_rv2_fu_1660_reg[23]/D           |
| clk_fpga_0         | clk_fpga_0        | design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/e_state_rv1_fu_1664_reg[20]/D           |
| clk_fpga_0         | clk_fpga_0        | design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/e_state_rv2_fu_1660_reg[14]/D           |
| clk_fpga_0         | clk_fpga_0        | design_1_8h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_199/is_reg_computed_2_20_0_fu_2720_reg[0]/D |
+--------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11855
 Number of Nodes with overlaps = 2245
 Number of Nodes with overlaps = 948
 Number of Nodes with overlaps = 454
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.731 | TNS=-1901.780| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1793a1c8c

Time (s): cpu = 00:06:28 ; elapsed = 00:03:17 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3350 ; free virtual = 15583

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.754 | TNS=-1088.710| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b192c551

Time (s): cpu = 00:07:19 ; elapsed = 00:03:54 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3438 ; free virtual = 15663
Phase 4 Rip-up And Reroute | Checksum: 1b192c551

Time (s): cpu = 00:07:19 ; elapsed = 00:03:54 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3438 ; free virtual = 15664

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d138ec79

Time (s): cpu = 00:07:23 ; elapsed = 00:03:55 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3439 ; free virtual = 15664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.720 | TNS=-1871.802| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 238723a26

Time (s): cpu = 00:07:38 ; elapsed = 00:03:58 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3389 ; free virtual = 15617

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 238723a26

Time (s): cpu = 00:07:38 ; elapsed = 00:03:58 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3389 ; free virtual = 15617
Phase 5 Delay and Skew Optimization | Checksum: 238723a26

Time (s): cpu = 00:07:38 ; elapsed = 00:03:58 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3385 ; free virtual = 15614

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a0aa9d8b

Time (s): cpu = 00:07:42 ; elapsed = 00:04:00 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3369 ; free virtual = 15608
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.696 | TNS=-1844.061| WHS=-0.030 | THS=-0.030 |

Phase 6.1 Hold Fix Iter | Checksum: 1bdcc8c20

Time (s): cpu = 00:07:42 ; elapsed = 00:04:00 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3368 ; free virtual = 15607
Phase 6 Post Hold Fix | Checksum: 213261e85

Time (s): cpu = 00:07:42 ; elapsed = 00:04:00 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3368 ; free virtual = 15607

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.9412 %
  Global Horizontal Routing Utilization  = 18.4211 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y98 -> INT_L_X38Y98
   INT_R_X39Y98 -> INT_R_X39Y98
   INT_L_X40Y98 -> INT_L_X40Y98
   INT_R_X41Y95 -> INT_R_X41Y95
   INT_L_X42Y95 -> INT_L_X42Y95
South Dir 4x4 Area, Max Cong = 89.2455%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y102 -> INT_R_X39Y105
   INT_L_X40Y102 -> INT_R_X43Y105
   INT_L_X40Y98 -> INT_R_X43Y101
   INT_L_X36Y94 -> INT_R_X39Y97
   INT_L_X40Y94 -> INT_R_X43Y97
East Dir 2x2 Area, Max Cong = 89.3382%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y94 -> INT_R_X41Y95
   INT_L_X40Y92 -> INT_R_X41Y93
West Dir 4x4 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y94 -> INT_R_X43Y97

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.4 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.375 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.428571 Sparse Ratio: 0.875

Phase 7 Route finalize | Checksum: 211068ac4

Time (s): cpu = 00:07:43 ; elapsed = 00:04:00 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3368 ; free virtual = 15608

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 211068ac4

Time (s): cpu = 00:07:43 ; elapsed = 00:04:00 . Memory (MB): peak = 4163.145 ; gain = 347.340 ; free physical = 3363 ; free virtual = 15603

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24025f901

Time (s): cpu = 00:07:45 ; elapsed = 00:04:02 . Memory (MB): peak = 4179.152 ; gain = 363.348 ; free physical = 3378 ; free virtual = 15604

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1dc9baecf

Time (s): cpu = 00:07:49 ; elapsed = 00:04:03 . Memory (MB): peak = 4179.152 ; gain = 363.348 ; free physical = 3377 ; free virtual = 15604
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.696 | TNS=-1844.061| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1dc9baecf

Time (s): cpu = 00:07:49 ; elapsed = 00:04:03 . Memory (MB): peak = 4179.152 ; gain = 363.348 ; free physical = 3377 ; free virtual = 15604
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:49 ; elapsed = 00:04:03 . Memory (MB): peak = 4179.152 ; gain = 363.348 ; free physical = 3468 ; free virtual = 15695

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
706 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:04 ; elapsed = 00:04:07 . Memory (MB): peak = 4179.152 ; gain = 363.348 ; free physical = 3468 ; free virtual = 15695
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4179.152 ; gain = 0.000 ; free physical = 3414 ; free virtual = 15694
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.runs/impl_1/design_1_8h_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_8h_wrapper_drc_routed.rpt -pb design_1_8h_wrapper_drc_routed.pb -rpx design_1_8h_wrapper_drc_routed.rpx
Command: report_drc -file design_1_8h_wrapper_drc_routed.rpt -pb design_1_8h_wrapper_drc_routed.pb -rpx design_1_8h_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.runs/impl_1/design_1_8h_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_8h_wrapper_methodology_drc_routed.rpt -pb design_1_8h_wrapper_methodology_drc_routed.pb -rpx design_1_8h_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_8h_wrapper_methodology_drc_routed.rpt -pb design_1_8h_wrapper_methodology_drc_routed.pb -rpx design_1_8h_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/book-2022.1/new_book_ip/multihart_ip/z1_multihart_8h_ip.runs/impl_1/design_1_8h_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_8h_wrapper_power_routed.rpt -pb design_1_8h_wrapper_power_summary_routed.pb -rpx design_1_8h_wrapper_power_routed.rpx
Command: report_power -file design_1_8h_wrapper_power_routed.rpt -pb design_1_8h_wrapper_power_summary_routed.pb -rpx design_1_8h_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
718 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4219.172 ; gain = 24.012 ; free physical = 3425 ; free virtual = 15671
INFO: [runtcl-4] Executing : report_route_status -file design_1_8h_wrapper_route_status.rpt -pb design_1_8h_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_8h_wrapper_timing_summary_routed.rpt -pb design_1_8h_wrapper_timing_summary_routed.pb -rpx design_1_8h_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_8h_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_8h_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_8h_wrapper_bus_skew_routed.rpt -pb design_1_8h_wrapper_bus_skew_routed.pb -rpx design_1_8h_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_8h_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_8h_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 4248.496 ; gain = 29.324 ; free physical = 3330 ; free virtual = 15584
INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 13:30:16 2022...
