`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12/13/2025 05:14:01 AM
// Design Name: 
// Module Name: logic_unit
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


// ============================================================
// ??n v? logic bitwise theo opcode:
//   6: AND
//   7: OR
//   8: XOR
//   9: NOR
// ============================================================
module logic_unit #(
    parameter int N = 8
)(
    input  logic signed [N-1:0] a,
    input  logic signed [N-1:0] b,
    input  logic        [3:0]   op,
    output logic signed [N-1:0] y
);
    always_comb begin
        unique case (op)
            4'd6:  y = a & b;
            4'd7:  y = a | b;
            4'd8:  y = a ^ b;
            4'd9:  y = ~(a | b);
            default: y = '0;
        endcase
    end

endmodule

