-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_cipher_writing is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_r_TREADY : IN STD_LOGIC;
    p_Result_s : IN STD_LOGIC_VECTOR (511 downto 0);
    trunc_ln2 : IN STD_LOGIC_VECTOR (120 downto 0);
    output_r_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    output_r_TVALID : OUT STD_LOGIC;
    output_r_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    output_r_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    output_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    temp_V_15_out : OUT STD_LOGIC_VECTOR (511 downto 0);
    temp_V_15_out_ap_vld : OUT STD_LOGIC;
    hw_C_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_C_0_ce0 : OUT STD_LOGIC;
    hw_C_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_C_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hw_C_1_ce0 : OUT STD_LOGIC;
    hw_C_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    grp_convert_endian_128_hw_fu_229_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    grp_convert_endian_128_hw_fu_229_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    grp_convert_endian_128_hw_fu_229_p_ready : IN STD_LOGIC );
end;


architecture behav of Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_cipher_writing is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv23_1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_const_lv512_lc_5 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv512_lc_6 : STD_LOGIC_VECTOR (511 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln474_reg_400 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln464_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal output_r_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln470_fu_225_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln470_reg_395 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln474_fu_245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln368_fu_256_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln368_reg_404 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_276_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal zext_ln470_fu_219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_s_fu_92 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_5_fu_290_p5 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_4_fu_338_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal pos_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal pos_4_fu_260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_100 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_4_fu_203_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln464_fu_194_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal lshr_ln3_fu_209_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln474_fu_229_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_235_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln368_fu_307_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal shl_ln368_fu_310_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal xor_ln368_fu_316_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln368_1_fu_328_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal and_ln368_fu_322_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal shl_ln368_1_fu_332_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_293 : BOOLEAN;
    signal ap_condition_296 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component Rocca_S_hw_v2_convert_endian_128_hw IS
    port (
        ap_ready : OUT STD_LOGIC;
        val_r : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_mux_21_128_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (127 downto 0);
        din1 : IN STD_LOGIC_VECTOR (127 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_21_128_1_1_U98 : component Rocca_S_hw_v2_mux_21_128_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 128,
        din1_WIDTH => 128,
        din2_WIDTH => 1,
        dout_WIDTH => 128)
    port map (
        din0 => hw_C_0_q0,
        din1 => hw_C_1_q0,
        din2 => trunc_ln470_reg_395,
        dout => tmp_s_fu_276_p4);

    flow_control_loop_pipe_sequential_init_U : component Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_100 <= ap_const_lv64_0;
                elsif (((icmp_ln464_fu_198_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_100 <= i_4_fu_203_p2;
                end if;
            end if; 
        end if;
    end process;

    p_Val2_s_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_Val2_s_fu_92 <= p_Result_s;
                elsif (((icmp_ln474_reg_400 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_Val2_s_fu_92 <= p_Result_4_fu_338_p2;
                elsif (((icmp_ln474_reg_400 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_Val2_s_fu_92 <= p_Result_5_fu_290_p5;
                end if;
            end if; 
        end if;
    end process;

    pos_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pos_fu_96 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_296)) then 
                    pos_fu_96 <= pos_4_fu_260_p2;
                elsif ((ap_const_boolean_1 = ap_condition_293)) then 
                    pos_fu_96 <= ap_const_lv32_80;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln464_fu_198_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln474_reg_400 <= icmp_ln474_fu_245_p2;
                trunc_ln470_reg_395 <= trunc_ln470_fu_225_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln464_fu_198_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln474_fu_245_p2 = ap_const_lv1_1))) then
                trunc_ln368_reg_404 <= trunc_ln368_fu_256_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln474_fu_229_p2 <= std_logic_vector(unsigned(pos_fu_96) + unsigned(ap_const_lv32_7F));
    and_ln368_fu_322_p2 <= (xor_ln368_fu_316_p2 and p_Val2_s_fu_92);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, output_r_TREADY, icmp_ln474_reg_400)
    begin
                ap_block_pp0_stage0_01001 <= ((icmp_ln474_reg_400 = ap_const_lv1_0) and (output_r_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, output_r_TREADY, icmp_ln474_reg_400, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or ((icmp_ln474_reg_400 = ap_const_lv1_0) and (output_r_TREADY = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, output_r_TREADY, icmp_ln474_reg_400, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or ((icmp_ln474_reg_400 = ap_const_lv1_0) and (output_r_TREADY = ap_const_logic_0))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(output_r_TREADY, icmp_ln474_reg_400)
    begin
                ap_block_state3_io <= ((icmp_ln474_reg_400 = ap_const_lv1_0) and (output_r_TREADY = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(output_r_TREADY, icmp_ln474_reg_400)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((icmp_ln474_reg_400 = ap_const_lv1_0) and (output_r_TREADY = ap_const_logic_0));
    end process;


    ap_condition_293_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln464_fu_198_p2, icmp_ln474_fu_245_p2)
    begin
                ap_condition_293 <= ((icmp_ln464_fu_198_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln474_fu_245_p2 = ap_const_lv1_0));
    end process;


    ap_condition_296_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln464_fu_198_p2, icmp_ln474_fu_245_p2)
    begin
                ap_condition_296 <= ((icmp_ln464_fu_198_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln474_fu_245_p2 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln464_fu_198_p2)
    begin
        if (((icmp_ln464_fu_198_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    grp_convert_endian_128_hw_fu_229_p_din1 <= tmp_s_fu_276_p4;
    hw_C_0_address0 <= zext_ln470_fu_219_p1(8 - 1 downto 0);

    hw_C_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            hw_C_0_ce0 <= ap_const_logic_1;
        else 
            hw_C_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hw_C_1_address0 <= zext_ln470_fu_219_p1(8 - 1 downto 0);

    hw_C_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            hw_C_1_ce0 <= ap_const_logic_1;
        else 
            hw_C_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    i_4_fu_203_p2 <= std_logic_vector(unsigned(i_fu_100) + unsigned(ap_const_lv64_1));
    icmp_ln464_fu_198_p2 <= "1" when (unsigned(zext_ln464_fu_194_p1) < unsigned(trunc_ln2)) else "0";
    icmp_ln474_fu_245_p2 <= "1" when (signed(tmp_fu_235_p4) < signed(ap_const_lv23_1)) else "0";
    lshr_ln3_fu_209_p4 <= i_fu_100(8 downto 1);
    output_r_TDATA <= p_Val2_s_fu_92;

    output_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, output_r_TREADY, icmp_ln474_reg_400, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln474_reg_400 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_r_TDATA_blk_n <= output_r_TREADY;
        else 
            output_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_r_TKEEP <= ap_const_lv64_FFFFFFFFFFFFFFFF;
    output_r_TLAST <= ap_const_lv1_0;
    output_r_TSTRB <= ap_const_lv64_FFFFFFFFFFFFFFFF;

    output_r_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln474_reg_400, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln474_reg_400 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            output_r_TVALID <= ap_const_logic_1;
        else 
            output_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_4_fu_338_p2 <= (shl_ln368_1_fu_332_p2 or and_ln368_fu_322_p2);
    p_Result_5_fu_290_p5 <= (p_Val2_s_fu_92(511 downto 128) & grp_convert_endian_128_hw_fu_229_p_dout0);
    pos_4_fu_260_p2 <= std_logic_vector(unsigned(pos_fu_96) + unsigned(ap_const_lv32_80));
    shl_ln368_1_fu_332_p2 <= std_logic_vector(shift_left(unsigned(zext_ln368_1_fu_328_p1),to_integer(unsigned('0' & zext_ln368_fu_307_p1(31-1 downto 0)))));
    shl_ln368_fu_310_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv512_lc_5),to_integer(unsigned('0' & zext_ln368_fu_307_p1(31-1 downto 0)))));
    temp_V_15_out <= p_Val2_s_fu_92;

    temp_V_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln464_fu_198_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln464_fu_198_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            temp_V_15_out_ap_vld <= ap_const_logic_1;
        else 
            temp_V_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_235_p4 <= add_ln474_fu_229_p2(31 downto 9);
    trunc_ln368_fu_256_p1 <= pos_fu_96(9 - 1 downto 0);
    trunc_ln470_fu_225_p1 <= i_fu_100(1 - 1 downto 0);
    xor_ln368_fu_316_p2 <= (shl_ln368_fu_310_p2 xor ap_const_lv512_lc_6);
    zext_ln368_1_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_convert_endian_128_hw_fu_229_p_dout0),512));
    zext_ln368_fu_307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln368_reg_404),512));
    zext_ln464_fu_194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_100),121));
    zext_ln470_fu_219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_fu_209_p4),64));
end behav;
