--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraints.ucf -ucf constraint_led.ucf -ucf constraint_clk.ucf -ucf
constraint_pushbtn.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from  NET 
"SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  
HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 353 paths analyzed, 135 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.192ns.
--------------------------------------------------------------------------------

Paths for end point S2/hold_count_0 (SLICE_X13Y15.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               S2/hold_count_2 (FF)
  Destination:          S2/hold_count_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.162ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.210 - 0.240)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: S2/hold_count_2 to S2/hold_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.XQ      Tcko                  0.591   S2/hold_count<2>
                                                       S2/hold_count_2
    SLICE_X13Y14.G3      net (fanout=2)        0.831   S2/hold_count<2>
    SLICE_X13Y14.Y       Tilo                  0.648   S2/hold_count_not0001
                                                       S2/elapsed_100us10
    SLICE_X13Y14.F1      net (fanout=2)        0.797   S2/elapsed_100us10
    SLICE_X13Y14.X       Tilo                  0.643   S2/hold_count_not0001
                                                       S2/hold_count_not00011
    SLICE_X13Y15.CE      net (fanout=6)        1.341   S2/hold_count_not0001
    SLICE_X13Y15.CLK     Tceck                 0.311   S2/hold_count<0>
                                                       S2/hold_count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (2.193ns logic, 2.969ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               S2/hold_count_3 (FF)
  Destination:          S2/hold_count_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.147ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.210 - 0.240)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: S2/hold_count_3 to S2/hold_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.YQ      Tcko                  0.580   S2/hold_count<2>
                                                       S2/hold_count_3
    SLICE_X13Y14.G4      net (fanout=2)        0.827   S2/hold_count<3>
    SLICE_X13Y14.Y       Tilo                  0.648   S2/hold_count_not0001
                                                       S2/elapsed_100us10
    SLICE_X13Y14.F1      net (fanout=2)        0.797   S2/elapsed_100us10
    SLICE_X13Y14.X       Tilo                  0.643   S2/hold_count_not0001
                                                       S2/hold_count_not00011
    SLICE_X13Y15.CE      net (fanout=6)        1.341   S2/hold_count_not0001
    SLICE_X13Y15.CLK     Tceck                 0.311   S2/hold_count<0>
                                                       S2/hold_count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.147ns (2.182ns logic, 2.965ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               S2/hold_count_1 (FF)
  Destination:          S2/hold_count_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: S2/hold_count_1 to S2/hold_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.YQ      Tcko                  0.580   S2/hold_count<0>
                                                       S2/hold_count_1
    SLICE_X13Y14.G2      net (fanout=2)        0.581   S2/hold_count<1>
    SLICE_X13Y14.Y       Tilo                  0.648   S2/hold_count_not0001
                                                       S2/elapsed_100us10
    SLICE_X13Y14.F1      net (fanout=2)        0.797   S2/elapsed_100us10
    SLICE_X13Y14.X       Tilo                  0.643   S2/hold_count_not0001
                                                       S2/hold_count_not00011
    SLICE_X13Y15.CE      net (fanout=6)        1.341   S2/hold_count_not0001
    SLICE_X13Y15.CLK     Tceck                 0.311   S2/hold_count<0>
                                                       S2/hold_count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (2.182ns logic, 2.719ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point S2/hold_count_1 (SLICE_X13Y15.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               S2/hold_count_2 (FF)
  Destination:          S2/hold_count_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.162ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.210 - 0.240)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: S2/hold_count_2 to S2/hold_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.XQ      Tcko                  0.591   S2/hold_count<2>
                                                       S2/hold_count_2
    SLICE_X13Y14.G3      net (fanout=2)        0.831   S2/hold_count<2>
    SLICE_X13Y14.Y       Tilo                  0.648   S2/hold_count_not0001
                                                       S2/elapsed_100us10
    SLICE_X13Y14.F1      net (fanout=2)        0.797   S2/elapsed_100us10
    SLICE_X13Y14.X       Tilo                  0.643   S2/hold_count_not0001
                                                       S2/hold_count_not00011
    SLICE_X13Y15.CE      net (fanout=6)        1.341   S2/hold_count_not0001
    SLICE_X13Y15.CLK     Tceck                 0.311   S2/hold_count<0>
                                                       S2/hold_count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.162ns (2.193ns logic, 2.969ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               S2/hold_count_3 (FF)
  Destination:          S2/hold_count_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.147ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.210 - 0.240)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: S2/hold_count_3 to S2/hold_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.YQ      Tcko                  0.580   S2/hold_count<2>
                                                       S2/hold_count_3
    SLICE_X13Y14.G4      net (fanout=2)        0.827   S2/hold_count<3>
    SLICE_X13Y14.Y       Tilo                  0.648   S2/hold_count_not0001
                                                       S2/elapsed_100us10
    SLICE_X13Y14.F1      net (fanout=2)        0.797   S2/elapsed_100us10
    SLICE_X13Y14.X       Tilo                  0.643   S2/hold_count_not0001
                                                       S2/hold_count_not00011
    SLICE_X13Y15.CE      net (fanout=6)        1.341   S2/hold_count_not0001
    SLICE_X13Y15.CLK     Tceck                 0.311   S2/hold_count<0>
                                                       S2/hold_count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.147ns (2.182ns logic, 2.965ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               S2/hold_count_1 (FF)
  Destination:          S2/hold_count_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: S2/hold_count_1 to S2/hold_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.YQ      Tcko                  0.580   S2/hold_count<0>
                                                       S2/hold_count_1
    SLICE_X13Y14.G2      net (fanout=2)        0.581   S2/hold_count<1>
    SLICE_X13Y14.Y       Tilo                  0.648   S2/hold_count_not0001
                                                       S2/elapsed_100us10
    SLICE_X13Y14.F1      net (fanout=2)        0.797   S2/elapsed_100us10
    SLICE_X13Y14.X       Tilo                  0.643   S2/hold_count_not0001
                                                       S2/hold_count_not00011
    SLICE_X13Y15.CE      net (fanout=6)        1.341   S2/hold_count_not0001
    SLICE_X13Y15.CLK     Tceck                 0.311   S2/hold_count<0>
                                                       S2/hold_count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (2.182ns logic, 2.719ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point S2/hold_count_6 (SLICE_X13Y18.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               S2/hold_count_2 (FF)
  Destination:          S2/hold_count_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.008 - 0.004)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: S2/hold_count_2 to S2/hold_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.XQ      Tcko                  0.591   S2/hold_count<2>
                                                       S2/hold_count_2
    SLICE_X13Y14.G3      net (fanout=2)        0.831   S2/hold_count<2>
    SLICE_X13Y14.Y       Tilo                  0.648   S2/hold_count_not0001
                                                       S2/elapsed_100us10
    SLICE_X13Y14.F1      net (fanout=2)        0.797   S2/elapsed_100us10
    SLICE_X13Y14.X       Tilo                  0.643   S2/hold_count_not0001
                                                       S2/hold_count_not00011
    SLICE_X13Y18.CE      net (fanout=6)        1.003   S2/hold_count_not0001
    SLICE_X13Y18.CLK     Tceck                 0.311   S2/hold_count<6>
                                                       S2/hold_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (2.193ns logic, 2.631ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               S2/hold_count_3 (FF)
  Destination:          S2/hold_count_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.008 - 0.004)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: S2/hold_count_3 to S2/hold_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.YQ      Tcko                  0.580   S2/hold_count<2>
                                                       S2/hold_count_3
    SLICE_X13Y14.G4      net (fanout=2)        0.827   S2/hold_count<3>
    SLICE_X13Y14.Y       Tilo                  0.648   S2/hold_count_not0001
                                                       S2/elapsed_100us10
    SLICE_X13Y14.F1      net (fanout=2)        0.797   S2/elapsed_100us10
    SLICE_X13Y14.X       Tilo                  0.643   S2/hold_count_not0001
                                                       S2/hold_count_not00011
    SLICE_X13Y18.CE      net (fanout=6)        1.003   S2/hold_count_not0001
    SLICE_X13Y18.CLK     Tceck                 0.311   S2/hold_count<6>
                                                       S2/hold_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (2.182ns logic, 2.627ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               S2/hold_count_1 (FF)
  Destination:          S2/hold_count_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.209 - 0.248)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: S2/hold_count_1 to S2/hold_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.YQ      Tcko                  0.580   S2/hold_count<0>
                                                       S2/hold_count_1
    SLICE_X13Y14.G2      net (fanout=2)        0.581   S2/hold_count<1>
    SLICE_X13Y14.Y       Tilo                  0.648   S2/hold_count_not0001
                                                       S2/elapsed_100us10
    SLICE_X13Y14.F1      net (fanout=2)        0.797   S2/elapsed_100us10
    SLICE_X13Y14.X       Tilo                  0.643   S2/hold_count_not0001
                                                       S2/hold_count_not00011
    SLICE_X13Y18.CE      net (fanout=6)        1.003   S2/hold_count_not0001
    SLICE_X13Y18.CLK     Tceck                 0.311   S2/hold_count<6>
                                                       S2/hold_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (2.182ns logic, 2.381ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from
 NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point S2/curr_data_sent (SLICE_X13Y8.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               S2/curr_state_FSM_FFd1 (FF)
  Destination:          S2/curr_data_sent (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.023ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.051 - 0.035)
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: S2/curr_state_FSM_FFd1 to S2/curr_data_sent
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.YQ      Tcko                  0.464   S2/curr_state_FSM_FFd2
                                                       S2/curr_state_FSM_FFd1
    SLICE_X13Y8.BY       net (fanout=4)        0.419   S2/curr_state_FSM_FFd1
    SLICE_X13Y8.CLK      Tckdi       (-Th)    -0.140   S2/curr_data_sent
                                                       S2/curr_data_sent
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.604ns logic, 0.419ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point data_sent_trig (SLICE_X12Y9.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CMD_FSM/curr_clear_trig (FF)
  Destination:          data_sent_trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.051 - 0.047)
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CMD_FSM/curr_clear_trig to data_sent_trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.YQ       Tcko                  0.541   CMD_FSM/curr_clear_trig
                                                       CMD_FSM/curr_clear_trig
    SLICE_X12Y9.CE       net (fanout=1)        0.699   CMD_FSM/curr_clear_trig
    SLICE_X12Y9.CLK      Tckce       (-Th)     0.000   data_sent_trig
                                                       data_sent_trig
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.541ns logic, 0.699ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point S2/curr_state_FSM_FFd13 (SLICE_X11Y12.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               S2/curr_state_FSM_FFd13 (FF)
  Destination:          S2/curr_state_FSM_FFd13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: S2/curr_state_FSM_FFd13 to S2/curr_state_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.YQ      Tcko                  0.464   S2/curr_state_FSM_FFd13
                                                       S2/curr_state_FSM_FFd13
    SLICE_X11Y12.G4      net (fanout=4)        0.346   S2/curr_state_FSM_FFd13
    SLICE_X11Y12.CLK     Tckg        (-Th)    -0.470   S2/curr_state_FSM_FFd13
                                                       S2/curr_state_FSM_FFd13-In1
                                                       S2/curr_state_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.934ns logic, 0.346ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from
 NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: SYS_CLK/DCM_SP_INST/CLK0
  Logical resource: SYS_CLK/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: SYS_CLK/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: S2/curr_state_FSM_FFd16/CLK
  Logical resource: S2/curr_state_FSM_FFd16/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: S2/curr_state_FSM_FFd16/CLK
  Logical resource: S2/curr_state_FSM_FFd16/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for SYS_CLK/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|SYS_CLK/CLKIN_IBUFG            |     40.000ns|     10.000ns|      5.192ns|            0|            0|            0|          353|
| SYS_CLK/CLK0_BUF              |     40.000ns|      5.192ns|          N/A|            0|            0|          353|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.192|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 353 paths, 0 nets, and 179 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 20 17:37:35 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



