vendor_name = ModelSim
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/pll_control.vhd
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL.qip
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL.vhd
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL/PLL_0002.v
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL/PLL_0002.qip
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL.sip
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/ConstLow.qip
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/ConstLow.vhd
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig.qip
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig.vhd
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig/altera_pll_reconfig_top.v
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig/altera_pll_reconfig_core.v
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig/altera_std_synchronizer.v
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig.sip
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog.qip
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog.v
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog/altera_pll_reconfig_top.v
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog/altera_pll_reconfig_core.v
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog/altera_std_synchronizer.v
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog.sip
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/UNI/Y4S1/Dynamic_PLL/DynamicPLL/nios_sys_2a.bdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v
design_name = Nios_Sys_2A
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Nios_Sys_2A, 1
instance = comp, \SW[0]~input\, SW[0]~input, Nios_Sys_2A, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Nios_Sys_2A, 1
