/*
 * Generated by MTK SP DrvGen Version 03.13.6 for MT6755. Copyright MediaTek Inc. (C) 2013.
 * Mon Aug 12 22:58:53 2019
 * Do Not Modify the File.
 */

#ifndef __CUST_CLK_BUF_H__
#define __CUST_CLK_BUF_H__
typedef enum{
	CLOCK_BUFFER_DISABLE,
	CLOCK_BUFFER_SW_CONTROL,
	CLOCK_BUFFER_HW_CONTROL
}MTK_CLK_BUF_STATUS;

typedef enum{
	CLK_BUF_DRIVING_CURR_0_4MA,
	CLK_BUF_DRIVING_CURR_0_9MA,
	CLK_BUF_DRIVING_CURR_1_4MA,
	CLK_BUF_DRIVING_CURR_1_9MA
}MTK_CLK_BUF_DRIVING_CURR;

#define CLK_BUF1_STATUS	CLOCK_BUFFER_HW_CONTROL
#define RF_CLK_BUF1_DRIVING_CURR    CLK_BUF_DRIVING_CURR_1_4MA
#define CLK_BUF2_STATUS	CLOCK_BUFFER_DISABLE
#define RF_CLK_BUF2_DRIVING_CURR    CLK_BUF_DRIVING_CURR_1_4MA
#define CLK_BUF3_STATUS	CLOCK_BUFFER_SW_CONTROL
#define RF_CLK_BUF3_DRIVING_CURR    CLK_BUF_DRIVING_CURR_1_4MA
#define CLK_BUF4_STATUS	CLOCK_BUFFER_SW_CONTROL
#define RF_CLK_BUF4_DRIVING_CURR    CLK_BUF_DRIVING_CURR_1_4MA
#define CLK_BUF5_STATUS_PMIC	CLOCK_BUFFER_HW_CONTROL
#define PMIC_CLK_BUF5_DRIVING_CURR    CLK_BUF_DRIVING_CURR_1_4MA
#define CLK_BUF6_STATUS_PMIC	CLOCK_BUFFER_SW_CONTROL
#define PMIC_CLK_BUF6_DRIVING_CURR    CLK_BUF_DRIVING_CURR_1_4MA
#define CLK_BUF7_STATUS_PMIC	CLOCK_BUFFER_SW_CONTROL
#define PMIC_CLK_BUF7_DRIVING_CURR    CLK_BUF_DRIVING_CURR_1_4MA
#define CLK_BUF8_STATUS_PMIC	CLOCK_BUFFER_HW_CONTROL
#define PMIC_CLK_BUF8_DRIVING_CURR    CLK_BUF_DRIVING_CURR_1_4MA



#endif