#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Mon Apr 20 20:31:33 2020
# Process ID: 11672
# Current directory: C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1/top.vds
# Journal file: C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3428 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 314.660 ; gain = 80.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ProgramCounter.v:23]
WARNING: [Synth 8-5788] Register tempcurrent_reg in module ProgramCounter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (3#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-256] done synthesizing module 'Control' (5#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'Registers' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Registers.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'register_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "register_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Registers' (6#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtender' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/SignExtender.v:22]
INFO: [Synth 8-256] done synthesizing module 'SignExtender' (7#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/SignExtender.v:22]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'mux16' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/mux16.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux16' (9#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/mux16.v:23]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (10#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-638] synthesizing module 'SignShift' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/SignShift.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignShift' (11#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/SignShift.v:23]
INFO: [Synth 8-638] synthesizing module 'BranchAdder' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/BranchAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'BranchAdder' (12#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/BranchAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (13#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (14#1) [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design Registers has unconnected port reg1[3]
WARNING: [Synth 8-3331] design Registers has unconnected port reg1[2]
WARNING: [Synth 8-3331] design Registers has unconnected port reg2[3]
WARNING: [Synth 8-3331] design Registers has unconnected port reg2[2]
WARNING: [Synth 8-3331] design Registers has unconnected port wreg[3]
WARNING: [Synth 8-3331] design Registers has unconnected port wreg[2]
WARNING: [Synth 8-3331] design top has unconnected port debug_override
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 354.984 ; gain = 121.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 354.984 ; gain = 121.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 354.984 ; gain = 121.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "tempout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ALUSrcTemp_reg' into 'MemtoRegTemp_reg' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Control.v:36]
INFO: [Synth 8-4471] merging register 'RegWriteTemp_reg' into 'MemReadTemp_reg' [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Control.v:37]
WARNING: [Synth 8-6014] Unused sequential element ALUSrcTemp_reg was removed.  [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Control.v:36]
WARNING: [Synth 8-6014] Unused sequential element RegWriteTemp_reg was removed.  [C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.srcs/sources_1/new/Control.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 357.680 ; gain = 123.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 10    
+---Registers : 
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	              256 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  10 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 74    
	   4 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      1 Bit        Muxes := 4     
Module Registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 10    
+---Registers : 
	               16 Bit    Registers := 6     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 65    
	   3 Input     16 Bit        Muxes := 2     
Module SignExtender 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     17 Bit        Muxes := 1     
Module mux16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module BranchAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "feqdiv/tempout" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP alu/tempout0, operation Mode is: A*B.
DSP Report: operator alu/tempout0 is absorbed into DSP alu/tempout0.
WARNING: [Synth 8-3331] design Registers has unconnected port reg1[3]
WARNING: [Synth 8-3331] design Registers has unconnected port reg1[2]
WARNING: [Synth 8-3331] design Registers has unconnected port reg2[3]
WARNING: [Synth 8-3331] design Registers has unconnected port reg2[2]
WARNING: [Synth 8-3331] design Registers has unconnected port wreg[3]
WARNING: [Synth 8-3331] design Registers has unconnected port wreg[2]
WARNING: [Synth 8-3331] design top has unconnected port debug_override
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[15]
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[14]
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[13]
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[12]
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[11]
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[10]
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[9]
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[8]
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[7]
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[6]
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[5]
WARNING: [Synth 8-3331] design top has unconnected port debug_instruction_address[4]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[15]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[14]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[13]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[12]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[11]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[10]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[9]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[8]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[7]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[6]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[5]
WARNING: [Synth 8-3331] design top has unconnected port debug_data_address[4]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r/i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r/i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\alu/zerotemp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c/BranchTemp_reg )
INFO: [Synth 8-3886] merging instance 'se/extended_reg[3]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'se/extended_reg[4]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'se/extended_reg[5]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'se/extended_reg[6]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'se/extended_reg[7]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'se/extended_reg[8]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'se/extended_reg[9]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'se/extended_reg[10]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'se/extended_reg[11]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'se/extended_reg[12]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'se/extended_reg[13]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'se/extended_reg[14]' (FD) to 'se/extended_reg[15]'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_39' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_38' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_37' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_36' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_35' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_34' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_33' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_32' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_31' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_30' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_29' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_28' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_27' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_26' (FDS) to 'tempout_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'tempout_reg__0i_25' (FDS) to 'tempout_reg__0i_24'
WARNING: [Synth 8-3332] Sequential element (r/i_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (r/i_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (r/i_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (r/i_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alu/tempout_retimed_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (c/BranchTemp_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (alu/zerotemp_reg) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[9]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[10]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[11]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[12]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[13]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[14]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pc/tempcurrent_reg[15]_C )
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[15]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[14]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[13]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[12]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[11]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[10]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[9]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[8]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[7]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[6]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[5]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[4]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[3]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[2]_C) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pc/tempcurrent_reg[1]_C) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 549.434 ; gain = 315.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|top         | im/memory_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|top         | dm/memory_reg | Implied   | 16 x 16              | RAM32M x 3   | 
+------------+---------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 549.434 ; gain = 315.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 549.434 ; gain = 315.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 549.434 ; gain = 315.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 549.434 ; gain = 315.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 549.434 ; gain = 315.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 549.434 ; gain = 315.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 549.434 ; gain = 315.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 549.434 ; gain = 315.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    96|
|3     |DSP48E1 |     1|
|4     |LUT1    |    19|
|5     |LUT2    |    98|
|6     |LUT3    |   108|
|7     |LUT4    |   110|
|8     |LUT5    |   337|
|9     |LUT6    |   128|
|10    |MUXF7   |    14|
|11    |RAM32M  |     6|
|12    |FDPE    |    15|
|13    |FDRE    |   172|
|14    |LDC     |    15|
|15    |IBUF    |    44|
|16    |OBUF    |   113|
|17    |OBUFT   |    16|
+------+--------+------+

Report Instance Areas: 
+------+----------+------------------+------+
|      |Instance  |Module            |Cells |
+------+----------+------------------+------+
|1     |top       |                  |  1293|
|2     |  alu     |ALU               |   316|
|3     |  aluc    |ALUControl        |    50|
|4     |  c       |Control           |    75|
|5     |  dm      |DataMemory        |    19|
|6     |  feqdiv  |clkdiv            |    20|
|7     |  im      |InstructionMemory |   102|
|8     |  pc      |ProgramCounter    |    94|
|9     |  pcadder |PCAdder           |    23|
|10    |  r       |Registers         |   415|
|11    |  se      |SignExtender      |     4|
+------+----------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 549.434 ; gain = 315.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 549.434 ; gain = 315.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 549.434 ; gain = 315.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LDC => LDCE: 15 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

86 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 592.055 ; gain = 365.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/projects/CPE142_nonpipe/CPE142_nonpipe.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 592.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 20:32:02 2020...
