#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.23620
#Hostname: 1917Redbanner
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Thu Jul 25 15:04:03 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 7)] Object 'ad_data_1[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 8)] Object 'ad_data_1[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 9)] Object 'ad_data_1[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 10)] Object 'ad_data_1[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 11)] Object 'ad_data_1[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 12)] Object 'ad_data_1[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 13)] Object 'ad_data_1[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 14)] Object 'ad_data_1[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 15)] Object 'ad_data_1[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 16)] Object 'ad_data_1[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 17)] Object 'ad_data_2[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 18)] Object 'ad_data_2[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 19)] Object 'ad_data_2[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 20)] Object 'ad_data_2[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 21)] Object 'ad_data_2[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 22)] Object 'ad_data_2[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 23)] Object 'ad_data_2[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 24)] Object 'ad_data_2[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 25)] Object 'ad_data_2[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 26)] Object 'ad_data_2[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 27)] Object 'ad_otr_1' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 28)] Object 'ad_otr_2' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/dual_ad/device_map/dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 0%.
First map gop timing takes 0.02 sec
Worst slack after clock region global placement is 2147483647
Wirelength after clock region global placement is 160 and checksum is 61EF7B881C4EAF6F.
1st GP placement takes 0.66 sec.

Phase 1.2 Clock placement started.
Clock placement takes 0.02 sec.

Wirelength after Pre Global Placement is 160 and checksum is 61EF7B881C4EAF6F.
Pre global placement takes 0.69 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_109.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_1.
Placed fixed instance BKCL_auto_1 on BKCL_1_144.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 0%.
Worst slack after global placement is 2147483647
2nd GP placement takes 0.06 sec.

Wirelength after global placement is 107 and checksum is E504F28280C4CA04.
Global placement takes 0.08 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 107 and checksum is E504F28280C4CA04.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 0%.
Worst slack after post global placement is 2147483647
3rd GP placement takes 0.02 sec.

Wirelength after post global placement is 107 and checksum is E504F28280C4CA04.
Post global placement takes 0.02 sec.

Phase 4 Legalization started.
The average distance in LP is 78.000000.
Wirelength after legalization is 107 and checksum is EE254A89CFD3279.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2147483647.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 107 and checksum is EE254A89CFD3279.
Phase 5.2 DP placement started.
Legalized cost 2147483647.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 107 and checksum is EE254A89CFD3279.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 2147483647, TNS after placement is 0.
Placement done.
Total placement takes 0.78 sec.
Finished placement.

Routing started.
Building routing graph takes 0.09 sec.
Worst slack is 2147483647, TNS before global route is 0.
Processing design graph takes 0.02 sec.
Total memory for routing:
	63.195240 M.
Total nets for routing : 19.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 19 subnets.
    forward max bucket size 975 , backward 2036.
        Unrouted nets 0 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
Detailed routing takes 0 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 185.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.14 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 0        | 3748          | 0                  
|   FF                     | 0        | 22488         | 0                  
|   LUT                    | 0        | 14992         | 0                  
|   LUT-FF pairs           | 0        | 14992         | 0                  
| Use of CLMS              | 0        | 1892          | 0                  
|   FF                     | 0        | 11352         | 0                  
|   LUT                    | 0        | 7568          | 0                  
|   LUT-FF pairs           | 0        | 7568          | 0                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0        | 60            | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 6        | 3480          | 1                  
| Use of IO                | 5        | 226           | 3                  
|   IOBD                   | 0        | 57            | 0                  
|   IOBR                   | 0        | 12            | 0                  
|   IOBS                   | 5        | 157           | 4                  
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 5        | 308           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:8s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Thu Jul 25 15:04:10 2024
Action pnr: Peak memory pool usage is 812 MB
