// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module VectorFloatFMA(
  input         clock,
  input         reset,
  input         io_fire,
  input  [63:0] io_fp_a,
  input  [63:0] io_fp_b,
  input  [63:0] io_fp_c,
  input         io_uop_idx,
  input  [63:0] io_widen_a,
  input  [63:0] io_widen_b,
  input  [2:0]  io_round_mode,
  input  [1:0]  io_fp_format,
  input  [3:0]  io_op_code,
  input         io_res_widening,
  output [63:0] io_fp_result,
  output [19:0] io_fflags
);

  wire         UF_f16_3;
  wire         UF_f16_2;
  wire         UF_f16_1;
  wire         UF_f16_0;
  wire         UF_f32_1;
  wire         UF_f32_0;
  wire         UF_f64;
  wire         NX_f16_3;
  wire         NX_f16_2;
  wire         NX_f16_1;
  wire         NX_f16_0;
  wire         NX_f32_1;
  wire         NX_f32_0;
  wire         NX_f64;
  wire [106:0] _U_CSA3to2_io_out_sum;
  wire [106:0] _U_CSA3to2_io_out_car;
  wire [106:0] _U_CSAnto2_io_out_sum;
  wire [106:0] _U_CSAnto2_io_out_car;
  wire [106:0] _U_BoothEncoder_io_out_pp_0;
  wire [106:0] _U_BoothEncoder_io_out_pp_1;
  wire [106:0] _U_BoothEncoder_io_out_pp_2;
  wire [106:0] _U_BoothEncoder_io_out_pp_3;
  wire [106:0] _U_BoothEncoder_io_out_pp_4;
  wire [106:0] _U_BoothEncoder_io_out_pp_5;
  wire [106:0] _U_BoothEncoder_io_out_pp_6;
  wire [106:0] _U_BoothEncoder_io_out_pp_7;
  wire [106:0] _U_BoothEncoder_io_out_pp_8;
  wire [106:0] _U_BoothEncoder_io_out_pp_9;
  wire [106:0] _U_BoothEncoder_io_out_pp_10;
  wire [106:0] _U_BoothEncoder_io_out_pp_11;
  wire [106:0] _U_BoothEncoder_io_out_pp_12;
  wire [106:0] _U_BoothEncoder_io_out_pp_13;
  wire [106:0] _U_BoothEncoder_io_out_pp_14;
  wire [106:0] _U_BoothEncoder_io_out_pp_15;
  wire [106:0] _U_BoothEncoder_io_out_pp_16;
  wire [106:0] _U_BoothEncoder_io_out_pp_17;
  wire [106:0] _U_BoothEncoder_io_out_pp_18;
  wire [106:0] _U_BoothEncoder_io_out_pp_19;
  wire [106:0] _U_BoothEncoder_io_out_pp_20;
  wire [106:0] _U_BoothEncoder_io_out_pp_21;
  wire [106:0] _U_BoothEncoder_io_out_pp_22;
  wire [106:0] _U_BoothEncoder_io_out_pp_23;
  wire [106:0] _U_BoothEncoder_io_out_pp_24;
  wire [106:0] _U_BoothEncoder_io_out_pp_25;
  wire [106:0] _U_BoothEncoder_io_out_pp_26;
  reg          fire_reg0_last_r;
  reg          fire_reg1_last_r;
  wire         is_vfnmadd = io_op_code == 4'h6;
  wire         is_vfmsub = io_op_code == 4'h7;
  wire         is_vfnmsub = io_op_code == 4'h8;
  reg          is_fp64_reg0;
  reg          is_fp64_reg1;
  reg          is_fp64_reg2;
  wire         is_fp32 = io_fp_format == 2'h2;
  reg          is_fp32_reg0;
  reg          is_fp32_reg1;
  reg          is_fp32_reg2;
  wire         swap_fp_a_fp_c = io_op_code == 4'h5 | is_vfnmadd | is_vfmsub | is_vfnmsub;
  wire [63:0]  _fp_a_f64_T_2 = swap_fp_a_fp_c ? io_fp_c : io_fp_a;
  wire [31:0]  _fp_a_f32_0_T_2 = swap_fp_a_fp_c ? io_fp_c[31:0] : io_fp_a[31:0];
  wire [31:0]  _fp_a_f32_1_T_2 = swap_fp_a_fp_c ? io_fp_c[63:32] : io_fp_a[63:32];
  wire [15:0]  _fp_a_f16_0_T_2 = swap_fp_a_fp_c ? io_fp_c[15:0] : io_fp_a[15:0];
  wire [15:0]  _fp_a_f16_1_T_2 = swap_fp_a_fp_c ? io_fp_c[31:16] : io_fp_a[31:16];
  wire [15:0]  _fp_a_f16_2_T_2 = swap_fp_a_fp_c ? io_fp_c[47:32] : io_fp_a[47:32];
  wire [15:0]  _fp_a_f16_3_T_2 = swap_fp_a_fp_c ? io_fp_c[63:48] : io_fp_a[63:48];
  wire [15:0]  _widen_a_f16_0_T_2 = io_uop_idx ? io_widen_a[47:32] : io_widen_a[15:0];
  wire [15:0]  _widen_b_f16_0_T_3 = io_uop_idx ? io_widen_b[47:32] : io_widen_b[15:0];
  wire [15:0]  _widen_a_f16_1_T_2 = io_uop_idx ? io_widen_a[63:48] : io_widen_a[31:16];
  wire [15:0]  _widen_b_f16_1_T_3 = io_uop_idx ? io_widen_b[63:48] : io_widen_b[31:16];
  wire [31:0]  _widen_a_f32_0_T_2 = io_uop_idx ? io_widen_a[63:32] : io_widen_a[31:0];
  wire [31:0]  _widen_b_f32_0_T_3 = io_uop_idx ? io_widen_b[63:32] : io_widen_b[31:0];
  wire         _fp_b_is_inf_f32_1_T_1 = io_res_widening & is_fp32;
  wire         _fp_b_is_inf_f64_T_1 = io_res_widening & (&io_fp_format);
  reg          is_sub_f64_reg0;
  wire [23:0]  fp_a_significand_f32_0 =
    _fp_b_is_inf_f32_1_T_1
      ? {|(_widen_a_f16_0_T_2[14:10]), _widen_a_f16_0_T_2[9:0], 13'h0}
      : {|(_fp_a_f32_0_T_2[30:23]), _fp_a_f32_0_T_2[22:0]};
  wire [23:0]  fp_b_significand_f32_0 =
    _fp_b_is_inf_f32_1_T_1
      ? {|(_widen_b_f16_0_T_3[14:10]), _widen_b_f16_0_T_3[9:0], 13'h0}
      : {|(io_fp_b[30:23]), io_fp_b[22:0]};
  wire [23:0]  fp_a_significand_f32_1 =
    _fp_b_is_inf_f32_1_T_1
      ? {|(_widen_a_f16_1_T_2[14:10]), _widen_a_f16_1_T_2[9:0], 13'h0}
      : {|(_fp_a_f32_1_T_2[30:23]), _fp_a_f32_1_T_2[22:0]};
  wire [23:0]  fp_b_significand_f32_1 =
    _fp_b_is_inf_f32_1_T_1
      ? {|(_widen_b_f16_1_T_3[14:10]), _widen_b_f16_1_T_3[9:0], 13'h0}
      : {|(io_fp_b[62:55]), io_fp_b[54:32]};
  wire [52:0]  fp_a_significand_f64 =
    _fp_b_is_inf_f64_T_1
      ? {|(_widen_a_f32_0_T_2[30:23]), _widen_a_f32_0_T_2[22:0], 29'h0}
      : {|(_fp_a_f64_T_2[62:52]), _fp_a_f64_T_2[51:0]};
  wire [52:0]  fp_b_significand_f64 =
    _fp_b_is_inf_f64_T_1
      ? {|(_widen_b_f32_0_T_3[30:23]), _widen_b_f32_0_T_3[22:0], 29'h0}
      : {|(io_fp_b[62:52]), io_fp_b[51:0]};
  reg          rshift_guard_f64;
  reg          rshift_guard_f32_0;
  reg          rshift_guard_f32_1;
  reg          rshift_guard_f16_0;
  reg          rshift_guard_f16_1;
  reg          rshift_guard_f16_2;
  reg          rshift_guard_f16_3;
  reg          rshift_round_f64;
  reg          rshift_round_f32_0;
  reg          rshift_round_f32_1;
  reg          rshift_round_f16_0;
  reg          rshift_round_f16_1;
  reg          rshift_round_f16_2;
  reg          rshift_round_f16_3;
  reg          rshift_sticky_f64;
  reg          rshift_sticky_f32_0;
  reg          rshift_sticky_f32_1;
  reg          rshift_sticky_f16_0;
  reg          rshift_sticky_f16_1;
  reg          rshift_sticky_f16_2;
  reg          rshift_sticky_f16_3;
  reg  [161:0] fp_c_rshiftValue_inv_f64_reg0;
  reg  [74:0]  fp_c_rshiftValue_inv_f32_0_reg0;
  reg  [74:0]  fp_c_rshiftValue_inv_f32_1_reg0;
  reg  [35:0]  fp_c_rshiftValue_inv_f16_0_reg0;
  reg  [35:0]  fp_c_rshiftValue_inv_f16_1_reg0;
  reg  [35:0]  fp_c_rshiftValue_inv_f16_2_reg0;
  reg  [35:0]  fp_c_rshiftValue_inv_f16_3_reg0;
  reg          CSA3to2_in_b_r;
  reg          CSA3to2_in_b_r_1;
  reg          CSA3to2_in_b_r_2;
  reg          CSA3to2_in_b_r_3;
  reg          CSA3to2_in_b_r_4;
  reg          CSA3to2_in_b_r_5;
  reg          adder_f32_0_r;
  reg          adder_f32_1_r;
  reg          adder_f16_0_r;
  reg          adder_f16_1_r;
  reg          adder_f16_2_r;
  reg          adder_f16_3_r;
  reg          adder_is_negative_f64_reg2_r;
  reg          adder_is_negative_f64_reg2;
  reg          adder_is_negative_f32_0_reg2_r;
  reg          adder_is_negative_f32_0_reg2;
  reg          adder_is_negative_f32_1_reg2_r;
  reg          adder_is_negative_f32_1_reg2;
  reg          adder_is_negative_f16_0_reg2_r;
  reg          adder_is_negative_f16_0_reg2;
  reg          adder_is_negative_f16_1_reg2_r;
  reg          adder_is_negative_f16_1_reg2;
  reg          adder_is_negative_f16_2_reg2_r;
  reg          adder_is_negative_f16_2_reg2;
  reg          adder_is_negative_f16_3_reg2_r;
  reg          adder_is_negative_f16_3_reg2;
  reg  [11:0]  E_greater_f64_reg2_r;
  reg  [11:0]  E_greater_f64_reg2_r_1;
  reg  [11:0]  E_greater_f64_reg2;
  reg  [8:0]   E_greater_f32_0_reg2_r;
  reg  [8:0]   E_greater_f32_0_reg2_r_1;
  reg  [8:0]   E_greater_f32_0_reg2;
  reg  [8:0]   E_greater_f32_1_reg2_r;
  reg  [8:0]   E_greater_f32_1_reg2_r_1;
  reg  [8:0]   E_greater_f32_1_reg2;
  reg  [5:0]   E_greater_f16_0_reg2_r;
  reg  [5:0]   E_greater_f16_0_reg2_r_1;
  reg  [5:0]   E_greater_f16_0_reg2;
  reg  [5:0]   E_greater_f16_1_reg2_r;
  reg  [5:0]   E_greater_f16_1_reg2_r_1;
  reg  [5:0]   E_greater_f16_1_reg2;
  reg  [5:0]   E_greater_f16_2_reg2_r;
  reg  [5:0]   E_greater_f16_2_reg2_r_1;
  reg  [5:0]   E_greater_f16_2_reg2;
  reg  [5:0]   E_greater_f16_3_reg2_r;
  reg  [5:0]   E_greater_f16_3_reg2_r_1;
  reg  [5:0]   E_greater_f16_3_reg2;
  reg  [11:0]  lshift_value_max_f64_reg0;
  reg  [8:0]   lshift_value_max_f32_0_reg0;
  reg  [8:0]   lshift_value_max_f32_1_reg0;
  reg  [5:0]   lshift_value_max_f16_0_reg0;
  reg  [5:0]   lshift_value_max_f16_1_reg0;
  reg  [5:0]   lshift_value_max_f16_2_reg0;
  reg  [5:0]   lshift_value_max_f16_3_reg0;
  reg  [163:0] tzd_adder_f64_reg1_r;
  reg  [76:0]  tzd_adder_f32_0_reg1_r;
  reg  [37:0]  tzd_adder_f16_0_reg1_r;
  reg  [37:0]  tzd_adder_f16_1_reg1_r;
  reg  [37:0]  tzd_adder_f16_2_reg1_r;
  reg  [37:0]  tzd_adder_f16_3_reg1_r;
  reg  [162:0] lzd_adder_inv_mask_f64_r;
  reg  [75:0]  lzd_adder_inv_mask_f32_0_r;
  reg  [36:0]  lzd_adder_inv_mask_f16_0_r;
  reg  [36:0]  lzd_adder_inv_mask_f16_1_r;
  reg  [36:0]  lzd_adder_inv_mask_f16_2_r;
  reg  [36:0]  lzd_adder_inv_mask_f16_3_r;
  reg  [162:0] lshift_mask_valid_f64_reg1_r;
  reg  [162:0] lshift_mask_valid_f64_reg1_r_1;
  reg  [162:0] lshift_mask_valid_f64_reg1_r_2;
  reg  [75:0]  lshift_mask_valid_f32_0_reg1_r;
  reg  [75:0]  lshift_mask_valid_f32_0_reg1_r_1;
  reg  [75:0]  lshift_mask_valid_f32_0_reg1_r_2;
  reg  [75:0]  lshift_mask_valid_f32_1_reg1_r;
  reg  [75:0]  lshift_mask_valid_f32_1_reg1_r_1;
  reg  [75:0]  lshift_mask_valid_f32_1_reg1_r_2;
  reg  [36:0]  lshift_mask_valid_f16_0_reg1_r;
  reg  [36:0]  lshift_mask_valid_f16_0_reg1_r_1;
  reg  [36:0]  lshift_mask_valid_f16_0_reg1_r_2;
  reg  [36:0]  lshift_mask_valid_f16_1_reg1_r;
  reg  [36:0]  lshift_mask_valid_f16_1_reg1_r_1;
  reg  [36:0]  lshift_mask_valid_f16_1_reg1_r_2;
  reg  [36:0]  lshift_mask_valid_f16_2_reg1_r;
  reg  [36:0]  lshift_mask_valid_f16_2_reg1_r_1;
  reg  [36:0]  lshift_mask_valid_f16_2_reg1_r_2;
  reg  [36:0]  lshift_mask_valid_f16_3_reg1_r;
  reg  [36:0]  lshift_mask_valid_f16_3_reg1_r_1;
  reg  [36:0]  lshift_mask_valid_f16_3_reg1_r_2;
  reg  [163:0] adder_f64_reg1;
  reg  [76:0]  adder_f32_0_reg1;
  reg  [76:0]  adder_f32_1_reg1;
  reg  [37:0]  adder_f16_0_reg1;
  reg  [37:0]  adder_f16_1_reg1;
  reg  [37:0]  adder_f16_2_reg1;
  reg  [37:0]  adder_f16_3_reg1;
  reg          lshift_adder_inv_f64_r;
  reg          lshift_adder_inv_f32_0_r;
  reg          lshift_adder_inv_f32_1_r;
  reg          lshift_adder_inv_f16_0_r;
  reg          lshift_adder_inv_f16_1_r;
  reg          lshift_adder_inv_f16_2_r;
  reg          lshift_adder_inv_f16_3_r;
  reg  [51:0]  fraction_result_no_round_f64_reg2;
  reg  [22:0]  fraction_result_no_round_f32_0_reg2;
  reg  [22:0]  fraction_result_no_round_f32_1_reg2;
  reg  [9:0]   fraction_result_no_round_f16_0_reg2;
  reg  [9:0]   fraction_result_no_round_f16_1_reg2;
  reg  [9:0]   fraction_result_no_round_f16_2_reg2;
  reg  [9:0]   fraction_result_no_round_f16_3_reg2;
  reg          sign_result_temp_f64_reg2_r;
  reg          sign_result_temp_f64_reg2_r_1;
  reg          sign_result_temp_f64_reg2_r_2;
  reg          sign_result_temp_f64_reg2;
  reg          sign_result_temp_f32_0_reg2_r;
  reg          sign_result_temp_f32_0_reg2_r_1;
  reg          sign_result_temp_f32_0_reg2_r_2;
  reg          sign_result_temp_f32_0_reg2;
  reg          sign_result_temp_f32_1_reg2_r;
  reg          sign_result_temp_f32_1_reg2_r_1;
  reg          sign_result_temp_f32_1_reg2_r_2;
  reg          sign_result_temp_f32_1_reg2;
  reg          sign_result_temp_f16_0_reg2_r;
  reg          sign_result_temp_f16_0_reg2_r_1;
  reg          sign_result_temp_f16_0_reg2_r_2;
  reg          sign_result_temp_f16_0_reg2;
  reg          sign_result_temp_f16_1_reg2_r;
  reg          sign_result_temp_f16_1_reg2_r_1;
  reg          sign_result_temp_f16_1_reg2_r_2;
  reg          sign_result_temp_f16_1_reg2;
  reg          sign_result_temp_f16_2_reg2_r;
  reg          sign_result_temp_f16_2_reg2_r_1;
  reg          sign_result_temp_f16_2_reg2_r_2;
  reg          sign_result_temp_f16_2_reg2;
  reg          sign_result_temp_f16_3_reg2_r;
  reg          sign_result_temp_f16_3_reg2_r_1;
  reg          sign_result_temp_f16_3_reg2_r_2;
  reg          sign_result_temp_f16_3_reg2;
  reg          RNE_reg2_r;
  reg          RNE_reg2_r_1;
  reg          RNE_reg2;
  reg          RTZ_reg2_r;
  reg          RTZ_reg2_r_1;
  reg          RTZ_reg2;
  reg          RDN_reg2_r;
  reg          RDN_reg2_r_1;
  reg          RDN_reg2;
  reg          RUP_reg2_r;
  reg          RUP_reg2_r_1;
  reg          RUP_reg2;
  reg          RMM_reg2_r;
  reg          RMM_reg2_r_1;
  reg          RMM_reg2;
  reg          sticky_f64_reg2_r;
  reg          sticky_f64_reg2;
  reg          sticky_f32_0_reg2_r;
  reg          sticky_f32_0_reg2;
  reg          sticky_f32_1_reg2_r;
  reg          sticky_f32_1_reg2;
  reg          sticky_f16_0_reg2_r;
  reg          sticky_f16_0_reg2;
  reg          sticky_f16_1_reg2_r;
  reg          sticky_f16_1_reg2;
  reg          sticky_f16_2_reg2_r;
  reg          sticky_f16_2_reg2;
  reg          sticky_f16_3_reg2_r;
  reg          sticky_f16_3_reg2;
  reg          sticky_uf_f64_reg2_r;
  reg          sticky_uf_f64_reg2;
  reg          sticky_uf_f32_0_reg2_r;
  reg          sticky_uf_f32_0_reg2;
  reg          sticky_uf_f32_1_reg2_r;
  reg          sticky_uf_f32_1_reg2;
  reg          sticky_uf_f16_0_reg2_r;
  reg          sticky_uf_f16_0_reg2;
  reg          sticky_uf_f16_1_reg2_r;
  reg          sticky_uf_f16_1_reg2;
  reg          sticky_uf_f16_2_reg2_r;
  reg          sticky_uf_f16_2_reg2;
  reg          sticky_uf_f16_3_reg2_r;
  reg          sticky_uf_f16_3_reg2;
  reg          round_lshift_f64_reg2;
  reg          round_lshift_f32_0_reg2;
  reg          round_lshift_f32_1_Reg2;
  reg          round_lshift_f16_0_reg2;
  reg          round_lshift_f16_1_reg2;
  reg          round_lshift_f16_2_reg2;
  reg          round_lshift_f16_3_reg2;
  reg          guard_lshift_f64_reg2;
  reg          guard_lshift_f32_0_reg2;
  reg          guard_lshift_f32_1_reg2;
  reg          guard_lshift_f16_0_reg2;
  reg          guard_lshift_f16_1_reg2;
  reg          guard_lshift_f16_2_reg2;
  reg          guard_lshift_f16_3_reg2;
  wire         round_f64 =
    adder_is_negative_f64_reg2 & ~sticky_f64_reg2 ^ round_lshift_f64_reg2;
  wire         round_f32_0 =
    adder_is_negative_f32_0_reg2 & ~sticky_f32_0_reg2 ^ round_lshift_f32_0_reg2;
  wire         round_f32_1 =
    adder_is_negative_f32_1_reg2 & ~sticky_f32_1_reg2 ^ round_lshift_f32_1_Reg2;
  wire         round_f16_0 =
    adder_is_negative_f16_0_reg2 & ~sticky_f16_0_reg2 ^ round_lshift_f16_0_reg2;
  wire         round_f16_1 =
    adder_is_negative_f16_1_reg2 & ~sticky_f16_1_reg2 ^ round_lshift_f16_1_reg2;
  wire         round_f16_2 =
    adder_is_negative_f16_2_reg2 & ~sticky_f16_2_reg2 ^ round_lshift_f16_2_reg2;
  wire         round_f16_3 =
    adder_is_negative_f16_3_reg2 & ~sticky_f16_3_reg2 ^ round_lshift_f16_3_reg2;
  wire         guard_f64 =
    adder_is_negative_f64_reg2 & ~sticky_f64_reg2 & round_lshift_f64_reg2
    ^ guard_lshift_f64_reg2;
  wire         guard_f32_0 =
    adder_is_negative_f32_0_reg2 & ~sticky_f32_0_reg2 & round_lshift_f32_0_reg2
    ^ guard_lshift_f32_0_reg2;
  wire         guard_f32_1 =
    adder_is_negative_f32_1_reg2 & ~sticky_f32_1_reg2 & round_lshift_f32_1_Reg2
    ^ guard_lshift_f32_1_reg2;
  wire         guard_f16_0 =
    adder_is_negative_f16_0_reg2 & ~sticky_f16_0_reg2 & round_lshift_f16_0_reg2
    ^ guard_lshift_f16_0_reg2;
  wire         guard_f16_1 =
    adder_is_negative_f16_1_reg2 & ~sticky_f16_1_reg2 & round_lshift_f16_1_reg2
    ^ guard_lshift_f16_1_reg2;
  wire         guard_f16_2 =
    adder_is_negative_f16_2_reg2 & ~sticky_f16_2_reg2 & round_lshift_f16_2_reg2
    ^ guard_lshift_f16_2_reg2;
  wire         guard_f16_3 =
    adder_is_negative_f16_3_reg2 & ~sticky_f16_3_reg2 & round_lshift_f16_3_reg2
    ^ guard_lshift_f16_3_reg2;
  reg          round_lshift_uf_f64_reg2;
  reg          round_lshift_uf_f32_0_reg2;
  reg          round_lshift_uf_f32_1_reg2;
  reg          round_lshift_uf_f16_0_reg2;
  reg          round_lshift_uf_f16_1_reg2;
  reg          round_lshift_uf_f16_2_reg2;
  reg          round_lshift_uf_f16_3_reg2;
  wire         round_uf_f64 =
    adder_is_negative_f64_reg2 & ~sticky_uf_f64_reg2 ^ round_lshift_uf_f64_reg2;
  wire         round_uf_f32_0 =
    adder_is_negative_f32_0_reg2 & ~sticky_uf_f32_0_reg2 ^ round_lshift_uf_f32_0_reg2;
  wire         round_uf_f32_1 =
    adder_is_negative_f32_1_reg2 & ~sticky_uf_f32_1_reg2 ^ round_lshift_uf_f32_1_reg2;
  wire         round_uf_f16_0 =
    adder_is_negative_f16_0_reg2 & ~sticky_uf_f16_0_reg2 ^ round_lshift_uf_f16_0_reg2;
  wire         round_uf_f16_1 =
    adder_is_negative_f16_1_reg2 & ~sticky_uf_f16_1_reg2 ^ round_lshift_uf_f16_1_reg2;
  wire         round_uf_f16_2 =
    adder_is_negative_f16_2_reg2 & ~sticky_uf_f16_2_reg2 ^ round_lshift_uf_f16_2_reg2;
  wire         round_uf_f16_3 =
    adder_is_negative_f16_3_reg2 & ~sticky_uf_f16_3_reg2 ^ round_lshift_uf_f16_3_reg2;
  wire         _round_add1_uf_f64_T_4 = RDN_reg2 & sign_result_temp_f64_reg2;
  wire         _NX_f64_T = guard_f64 | round_f64;
  wire         round_add1_f64 =
    RNE_reg2 & guard_f64
    & (fraction_result_no_round_f64_reg2[0] | round_f64 | sticky_f64_reg2)
    | _round_add1_uf_f64_T_4 & (_NX_f64_T | sticky_f64_reg2) | RUP_reg2
    & ~sign_result_temp_f64_reg2 & (_NX_f64_T | sticky_f64_reg2) | RMM_reg2 & guard_f64
    | adder_is_negative_f64_reg2 & ~guard_f64 & ~round_f64 & ~sticky_f64_reg2;
  wire         _round_add1_uf_f32_0_T_4 = RDN_reg2 & sign_result_temp_f32_0_reg2;
  wire         _NX_f32_0_T = guard_f32_0 | round_f32_0;
  wire         round_add1_f32_0 =
    RNE_reg2 & guard_f32_0
    & (fraction_result_no_round_f32_0_reg2[0] | round_f32_0 | sticky_f32_0_reg2)
    | _round_add1_uf_f32_0_T_4 & (_NX_f32_0_T | sticky_f32_0_reg2) | RUP_reg2
    & ~sign_result_temp_f32_0_reg2 & (_NX_f32_0_T | sticky_f32_0_reg2) | RMM_reg2
    & guard_f32_0 | adder_is_negative_f32_0_reg2 & ~guard_f32_0 & ~round_f32_0
    & ~sticky_f32_0_reg2;
  wire         _round_add1_uf_f32_1_T_4 = RDN_reg2 & sign_result_temp_f32_1_reg2;
  wire         _NX_f32_1_T = guard_f32_1 | round_f32_1;
  wire         round_add1_f32_1 =
    RNE_reg2 & guard_f32_1
    & (fraction_result_no_round_f32_1_reg2[0] | round_f32_1 | sticky_f32_1_reg2)
    | _round_add1_uf_f32_1_T_4 & (_NX_f32_1_T | sticky_f32_1_reg2) | RUP_reg2
    & ~sign_result_temp_f32_1_reg2 & (_NX_f32_1_T | sticky_f32_1_reg2) | RMM_reg2
    & guard_f32_1 | adder_is_negative_f32_1_reg2 & ~guard_f32_1 & ~round_f32_1
    & ~sticky_f32_1_reg2;
  wire         _round_add1_uf_f16_0_T_4 = RDN_reg2 & sign_result_temp_f16_0_reg2;
  wire         _NX_f16_0_T = guard_f16_0 | round_f16_0;
  wire         round_add1_f16_0 =
    RNE_reg2 & guard_f16_0
    & (fraction_result_no_round_f16_0_reg2[0] | round_f16_0 | sticky_f16_0_reg2)
    | _round_add1_uf_f16_0_T_4 & (_NX_f16_0_T | sticky_f16_0_reg2) | RUP_reg2
    & ~sign_result_temp_f16_0_reg2 & (_NX_f16_0_T | sticky_f16_0_reg2) | RMM_reg2
    & guard_f16_0 | adder_is_negative_f16_0_reg2 & ~guard_f16_0 & ~round_f16_0
    & ~sticky_f16_0_reg2;
  wire         _round_add1_uf_f16_1_T_4 = RDN_reg2 & sign_result_temp_f16_1_reg2;
  wire         _NX_f16_1_T = guard_f16_1 | round_f16_1;
  wire         round_add1_f16_1 =
    RNE_reg2 & guard_f16_1
    & (fraction_result_no_round_f16_1_reg2[0] | round_f16_1 | sticky_f16_1_reg2)
    | _round_add1_uf_f16_1_T_4 & (_NX_f16_1_T | sticky_f16_1_reg2) | RUP_reg2
    & ~sign_result_temp_f16_1_reg2 & (_NX_f16_1_T | sticky_f16_1_reg2) | RMM_reg2
    & guard_f16_1 | adder_is_negative_f16_1_reg2 & ~guard_f16_1 & ~round_f16_1
    & ~sticky_f16_1_reg2;
  wire         _round_add1_uf_f16_2_T_4 = RDN_reg2 & sign_result_temp_f16_2_reg2;
  wire         _NX_f16_2_T = guard_f16_2 | round_f16_2;
  wire         round_add1_f16_2 =
    RNE_reg2 & guard_f16_2
    & (fraction_result_no_round_f16_2_reg2[0] | round_f16_2 | sticky_f16_2_reg2)
    | _round_add1_uf_f16_2_T_4 & (_NX_f16_2_T | sticky_f16_2_reg2) | RUP_reg2
    & ~sign_result_temp_f16_2_reg2 & (_NX_f16_2_T | sticky_f16_2_reg2) | RMM_reg2
    & guard_f16_2 | adder_is_negative_f16_2_reg2 & ~guard_f16_2 & ~round_f16_2
    & ~sticky_f16_2_reg2;
  wire         _round_add1_uf_f16_3_T_4 = RDN_reg2 & sign_result_temp_f16_3_reg2;
  wire         _NX_f16_3_T = guard_f16_3 | round_f16_3;
  wire         round_add1_f16_3 =
    RNE_reg2 & guard_f16_3
    & (fraction_result_no_round_f16_3_reg2[0] | round_f16_3 | sticky_f16_3_reg2)
    | _round_add1_uf_f16_3_T_4 & (_NX_f16_3_T | sticky_f16_3_reg2) | RUP_reg2
    & ~sign_result_temp_f16_3_reg2 & (_NX_f16_3_T | sticky_f16_3_reg2) | RMM_reg2
    & guard_f16_3 | adder_is_negative_f16_3_reg2 & ~guard_f16_3 & ~round_f16_3
    & ~sticky_f16_3_reg2;
  wire         _round_add1_uf_f64_T_11 = round_f64 | round_uf_f64;
  wire         _round_add1_uf_f32_0_T_11 = round_f32_0 | round_uf_f32_0;
  wire         _round_add1_uf_f32_1_T_11 = round_f32_1 | round_uf_f32_1;
  wire         _round_add1_uf_f16_0_T_11 = round_f16_0 | round_uf_f16_0;
  wire         _round_add1_uf_f16_1_T_11 = round_f16_1 | round_uf_f16_1;
  wire         _round_add1_uf_f16_2_T_11 = round_f16_2 | round_uf_f16_2;
  wire         _round_add1_uf_f16_3_T_11 = round_f16_3 | round_uf_f16_3;
  wire         exponent_add_1_f64 = (&fraction_result_no_round_f64_reg2) & round_add1_f64;
  wire         exponent_add_1_f32_0 =
    (&fraction_result_no_round_f32_0_reg2) & round_add1_f32_0;
  wire         exponent_add_1_f32_1 =
    (&fraction_result_no_round_f32_1_reg2) & round_add1_f32_1;
  wire         exponent_add_1_f16_0 =
    (&fraction_result_no_round_f16_0_reg2) & round_add1_f16_0;
  wire         exponent_add_1_f16_1 =
    (&fraction_result_no_round_f16_1_reg2) & round_add1_f16_1;
  wire         exponent_add_1_f16_2 =
    (&fraction_result_no_round_f16_2_reg2) & round_add1_f16_2;
  wire         exponent_add_1_f16_3 =
    (&fraction_result_no_round_f16_3_reg2) & round_add1_f16_3;
  reg          exponent_result_add_value_f64_r;
  reg  [7:0]   exponent_result_add_value_f64_r_1;
  reg  [7:0]   exponent_result_add_value_f64_r_2;
  wire [11:0]  exponent_result_add_value_f64 =
    exponent_add_1_f64 | exponent_result_add_value_f64_r
      ? 12'(12'(E_greater_f64_reg2 - {4'h0, exponent_result_add_value_f64_r_1}) + 12'h1)
      : 12'(E_greater_f64_reg2 - {4'h0, exponent_result_add_value_f64_r_2});
  reg          exponent_result_add_value_f32_0_r;
  reg  [6:0]   exponent_result_add_value_f32_0_r_1;
  reg  [6:0]   exponent_result_add_value_f32_0_r_2;
  wire [8:0]   exponent_result_add_value_f32_0 =
    exponent_add_1_f32_0 | exponent_result_add_value_f32_0_r
      ? 9'(9'(E_greater_f32_0_reg2 - {2'h0, exponent_result_add_value_f32_0_r_1}) + 9'h1)
      : 9'(E_greater_f32_0_reg2 - {2'h0, exponent_result_add_value_f32_0_r_2});
  reg          exponent_result_add_value_f32_1_r;
  reg  [6:0]   exponent_result_add_value_f32_1_r_1;
  reg  [6:0]   exponent_result_add_value_f32_1_r_2;
  wire [8:0]   exponent_result_add_value_f32_1 =
    exponent_add_1_f32_1 | exponent_result_add_value_f32_1_r
      ? 9'(9'(E_greater_f32_1_reg2 - {2'h0, exponent_result_add_value_f32_1_r_1}) + 9'h1)
      : 9'(E_greater_f32_1_reg2 - {2'h0, exponent_result_add_value_f32_1_r_2});
  reg          exponent_result_add_value_f16_0_r;
  reg  [5:0]   exponent_result_add_value_f16_0_r_1;
  reg  [5:0]   exponent_result_add_value_f16_0_r_2;
  wire [5:0]   exponent_result_add_value_f16_0 =
    exponent_add_1_f16_0 | exponent_result_add_value_f16_0_r
      ? 6'(6'(E_greater_f16_0_reg2 - exponent_result_add_value_f16_0_r_1) + 6'h1)
      : 6'(E_greater_f16_0_reg2 - exponent_result_add_value_f16_0_r_2);
  reg          exponent_result_add_value_f16_1_r;
  reg  [5:0]   exponent_result_add_value_f16_1_r_1;
  reg  [5:0]   exponent_result_add_value_f16_1_r_2;
  wire [5:0]   exponent_result_add_value_f16_1 =
    exponent_add_1_f16_1 | exponent_result_add_value_f16_1_r
      ? 6'(6'(E_greater_f16_1_reg2 - exponent_result_add_value_f16_1_r_1) + 6'h1)
      : 6'(E_greater_f16_1_reg2 - exponent_result_add_value_f16_1_r_2);
  reg          exponent_result_add_value_f16_2_r;
  reg  [5:0]   exponent_result_add_value_f16_2_r_1;
  reg  [5:0]   exponent_result_add_value_f16_2_r_2;
  wire [5:0]   exponent_result_add_value_f16_2 =
    exponent_add_1_f16_2 | exponent_result_add_value_f16_2_r
      ? 6'(6'(E_greater_f16_2_reg2 - exponent_result_add_value_f16_2_r_1) + 6'h1)
      : 6'(E_greater_f16_2_reg2 - exponent_result_add_value_f16_2_r_2);
  reg          exponent_result_add_value_f16_3_r;
  reg  [5:0]   exponent_result_add_value_f16_3_r_1;
  reg  [5:0]   exponent_result_add_value_f16_3_r_2;
  wire [5:0]   exponent_result_add_value_f16_3 =
    exponent_add_1_f16_3 | exponent_result_add_value_f16_3_r
      ? 6'(6'(E_greater_f16_3_reg2 - exponent_result_add_value_f16_3_r_1) + 6'h1)
      : 6'(E_greater_f16_3_reg2 - exponent_result_add_value_f16_3_r_2);
  wire         exponent_overflow_f64 =
    exponent_result_add_value_f64[11] | (&(exponent_result_add_value_f64[10:0]));
  wire         exponent_overflow_f32_0 =
    exponent_result_add_value_f32_0[8] | (&(exponent_result_add_value_f32_0[7:0]));
  wire         exponent_overflow_f32_1 =
    exponent_result_add_value_f32_1[8] | (&(exponent_result_add_value_f32_1[7:0]));
  wire         exponent_overflow_f16_0 =
    exponent_result_add_value_f16_0[5] | (&(exponent_result_add_value_f16_0[4:0]));
  wire         exponent_overflow_f16_1 =
    exponent_result_add_value_f16_1[5] | (&(exponent_result_add_value_f16_1[4:0]));
  wire         exponent_overflow_f16_2 =
    exponent_result_add_value_f16_2[5] | (&(exponent_result_add_value_f16_2[4:0]));
  wire         exponent_overflow_f16_3 =
    exponent_result_add_value_f16_3[5] | (&(exponent_result_add_value_f16_3[4:0]));
  reg          exponent_is_min_f64;
  reg          exponent_is_min_f32_0;
  reg          exponent_is_min_f32_1;
  reg          exponent_is_min_f16_0;
  reg          exponent_is_min_f16_1;
  reg          exponent_is_min_f16_2;
  reg          exponent_is_min_f16_3;
  assign NX_f64 = _NX_f64_T | sticky_f64_reg2;
  assign NX_f32_0 = _NX_f32_0_T | sticky_f32_0_reg2;
  assign NX_f32_1 = _NX_f32_1_T | sticky_f32_1_reg2;
  assign NX_f16_0 = _NX_f16_0_T | sticky_f16_0_reg2;
  assign NX_f16_1 = _NX_f16_1_T | sticky_f16_1_reg2;
  assign NX_f16_2 = _NX_f16_2_T | sticky_f16_2_reg2;
  assign NX_f16_3 = _NX_f16_3_T | sticky_f16_3_reg2;
  assign UF_f64 =
    NX_f64 & exponent_is_min_f64
    & (~exponent_add_1_f64
       | ~(guard_f64
           & (RNE_reg2 & round_f64 & (guard_f64 | round_uf_f64 | sticky_uf_f64_reg2)
              | _round_add1_uf_f64_T_4 & (_round_add1_uf_f64_T_11 | sticky_uf_f64_reg2)
              | RUP_reg2 & ~sign_result_temp_f64_reg2
              & (_round_add1_uf_f64_T_11 | sticky_uf_f64_reg2) | RMM_reg2 & round_f64)));
  assign UF_f32_0 =
    NX_f32_0 & exponent_is_min_f32_0
    & (~exponent_add_1_f32_0
       | ~(guard_f32_0
           & (RNE_reg2 & round_f32_0
              & (guard_f32_0 | round_uf_f32_0 | sticky_uf_f32_0_reg2)
              | _round_add1_uf_f32_0_T_4
              & (_round_add1_uf_f32_0_T_11 | sticky_uf_f32_0_reg2) | RUP_reg2
              & ~sign_result_temp_f32_0_reg2
              & (_round_add1_uf_f32_0_T_11 | sticky_uf_f32_0_reg2) | RMM_reg2
              & round_f32_0)));
  assign UF_f32_1 =
    NX_f32_1 & exponent_is_min_f32_1
    & (~exponent_add_1_f32_1
       | ~(guard_f32_1
           & (RNE_reg2 & round_f32_1
              & (guard_f32_1 | round_uf_f32_1 | sticky_uf_f32_1_reg2)
              | _round_add1_uf_f32_1_T_4
              & (_round_add1_uf_f32_1_T_11 | sticky_uf_f32_1_reg2) | RUP_reg2
              & ~sign_result_temp_f32_1_reg2
              & (_round_add1_uf_f32_1_T_11 | sticky_uf_f32_1_reg2) | RMM_reg2
              & round_f32_1)));
  assign UF_f16_0 =
    NX_f16_0 & exponent_is_min_f16_0
    & (~exponent_add_1_f16_0
       | ~(guard_f16_0
           & (RNE_reg2 & round_f16_0
              & (guard_f16_0 | round_uf_f16_0 | sticky_uf_f16_0_reg2)
              | _round_add1_uf_f16_0_T_4
              & (_round_add1_uf_f16_0_T_11 | sticky_uf_f16_0_reg2) | RUP_reg2
              & ~sign_result_temp_f16_0_reg2
              & (_round_add1_uf_f16_0_T_11 | sticky_uf_f16_0_reg2) | RMM_reg2
              & round_f16_0)));
  assign UF_f16_1 =
    NX_f16_1 & exponent_is_min_f16_1
    & (~exponent_add_1_f16_1
       | ~(guard_f16_1
           & (RNE_reg2 & round_f16_1
              & (guard_f16_1 | round_uf_f16_1 | sticky_uf_f16_1_reg2)
              | _round_add1_uf_f16_1_T_4
              & (_round_add1_uf_f16_1_T_11 | sticky_uf_f16_1_reg2) | RUP_reg2
              & ~sign_result_temp_f16_1_reg2
              & (_round_add1_uf_f16_1_T_11 | sticky_uf_f16_1_reg2) | RMM_reg2
              & round_f16_1)));
  assign UF_f16_2 =
    NX_f16_2 & exponent_is_min_f16_2
    & (~exponent_add_1_f16_2
       | ~(guard_f16_2
           & (RNE_reg2 & round_f16_2
              & (guard_f16_2 | round_uf_f16_2 | sticky_uf_f16_2_reg2)
              | _round_add1_uf_f16_2_T_4
              & (_round_add1_uf_f16_2_T_11 | sticky_uf_f16_2_reg2) | RUP_reg2
              & ~sign_result_temp_f16_2_reg2
              & (_round_add1_uf_f16_2_T_11 | sticky_uf_f16_2_reg2) | RMM_reg2
              & round_f16_2)));
  assign UF_f16_3 =
    NX_f16_3 & exponent_is_min_f16_3
    & (~exponent_add_1_f16_3
       | ~(guard_f16_3
           & (RNE_reg2 & round_f16_3
              & (guard_f16_3 | round_uf_f16_3 | sticky_uf_f16_3_reg2)
              | _round_add1_uf_f16_3_T_4
              & (_round_add1_uf_f16_3_T_11 | sticky_uf_f16_3_reg2) | RUP_reg2
              & ~sign_result_temp_f16_3_reg2
              & (_round_add1_uf_f16_3_T_11 | sticky_uf_f16_3_reg2) | RMM_reg2
              & round_f16_3)));
  reg          normal_result_is_zero_f64_reg2_r;
  reg          normal_result_is_zero_f64_reg2;
  reg          normal_result_is_zero_f32_0_reg2_r;
  reg          normal_result_is_zero_f32_0_reg2;
  reg          normal_result_is_zero_f32_1_reg2_r;
  reg          normal_result_is_zero_f32_1_reg2;
  reg          normal_result_is_zero_f16_0_reg2_r;
  reg          normal_result_is_zero_f16_0_reg2;
  reg          normal_result_is_zero_f16_1_reg2_r;
  reg          normal_result_is_zero_f16_1_reg2;
  reg          normal_result_is_zero_f16_2_reg2_r;
  reg          normal_result_is_zero_f16_2_reg2;
  reg          normal_result_is_zero_f16_3_reg2_r;
  reg          normal_result_is_zero_f16_3_reg2;
  reg          has_zero_f64_reg2_r;
  reg          has_zero_f64_reg2_r_1;
  reg          has_zero_f64_reg2_r_2;
  wire         has_zero_f64_reg2 = has_zero_f64_reg2_r_2 | normal_result_is_zero_f64_reg2;
  reg          has_zero_f32_0_reg2_r;
  reg          has_zero_f32_0_reg2_r_1;
  reg          has_zero_f32_0_reg2_r_2;
  wire         has_zero_f32_0_reg2 =
    has_zero_f32_0_reg2_r_2 | normal_result_is_zero_f32_0_reg2;
  reg          has_zero_f32_1_reg2_r;
  reg          has_zero_f32_1_reg2_r_1;
  reg          has_zero_f32_1_reg2_r_2;
  wire         has_zero_f32_1_reg2 =
    has_zero_f32_1_reg2_r_2 | normal_result_is_zero_f32_1_reg2;
  reg          has_zero_f16_0_reg2_r;
  reg          has_zero_f16_0_reg2_r_1;
  reg          has_zero_f16_0_reg2_r_2;
  wire         has_zero_f16_0_reg2 =
    has_zero_f16_0_reg2_r_2 | normal_result_is_zero_f16_0_reg2;
  reg          has_zero_f16_1_reg2_r;
  reg          has_zero_f16_1_reg2_r_1;
  reg          has_zero_f16_1_reg2_r_2;
  wire         has_zero_f16_1_reg2 =
    has_zero_f16_1_reg2_r_2 | normal_result_is_zero_f16_1_reg2;
  reg          has_zero_f16_2_reg2_r;
  reg          has_zero_f16_2_reg2_r_1;
  reg          has_zero_f16_2_reg2_r_2;
  wire         has_zero_f16_2_reg2 =
    has_zero_f16_2_reg2_r_2 | normal_result_is_zero_f16_2_reg2;
  reg          has_zero_f16_3_reg2_r;
  reg          has_zero_f16_3_reg2_r_1;
  reg          has_zero_f16_3_reg2_r_2;
  wire         has_zero_f16_3_reg2 =
    has_zero_f16_3_reg2_r_2 | normal_result_is_zero_f16_3_reg2;
  wire [63:0]  normal_result_f64 =
    {sign_result_temp_f64_reg2,
     exponent_is_min_f64
       ? {10'h0, exponent_add_1_f64}
       : exponent_result_add_value_f64[10:0],
     round_add1_f64
       ? 52'(fraction_result_no_round_f64_reg2 + 52'h1)
       : fraction_result_no_round_f64_reg2};
  wire [31:0]  normal_result_f32_0 =
    {sign_result_temp_f32_0_reg2,
     exponent_is_min_f32_0
       ? {7'h0, exponent_add_1_f32_0}
       : exponent_result_add_value_f32_0[7:0],
     round_add1_f32_0
       ? 23'(fraction_result_no_round_f32_0_reg2 + 23'h1)
       : fraction_result_no_round_f32_0_reg2};
  wire [31:0]  normal_result_f32_1 =
    {sign_result_temp_f32_1_reg2,
     exponent_is_min_f32_1
       ? {7'h0, exponent_add_1_f32_1}
       : exponent_result_add_value_f32_1[7:0],
     round_add1_f32_1
       ? 23'(fraction_result_no_round_f32_1_reg2 + 23'h1)
       : fraction_result_no_round_f32_1_reg2};
  wire [15:0]  normal_result_f16_0 =
    {sign_result_temp_f16_0_reg2,
     exponent_is_min_f16_0
       ? {4'h0, exponent_add_1_f16_0}
       : exponent_result_add_value_f16_0[4:0],
     round_add1_f16_0
       ? 10'(fraction_result_no_round_f16_0_reg2 + 10'h1)
       : fraction_result_no_round_f16_0_reg2};
  wire [15:0]  normal_result_f16_1 =
    {sign_result_temp_f16_1_reg2,
     exponent_is_min_f16_1
       ? {4'h0, exponent_add_1_f16_1}
       : exponent_result_add_value_f16_1[4:0],
     round_add1_f16_1
       ? 10'(fraction_result_no_round_f16_1_reg2 + 10'h1)
       : fraction_result_no_round_f16_1_reg2};
  wire [15:0]  normal_result_f16_2 =
    {sign_result_temp_f16_2_reg2,
     exponent_is_min_f16_2
       ? {4'h0, exponent_add_1_f16_2}
       : exponent_result_add_value_f16_2[4:0],
     round_add1_f16_2
       ? 10'(fraction_result_no_round_f16_2_reg2 + 10'h1)
       : fraction_result_no_round_f16_2_reg2};
  wire [15:0]  normal_result_f16_3 =
    {sign_result_temp_f16_3_reg2,
     exponent_is_min_f16_3
       ? {4'h0, exponent_add_1_f16_3}
       : exponent_result_add_value_f16_3[4:0],
     round_add1_f16_3
       ? 10'(fraction_result_no_round_f16_3_reg2 + 10'h1)
       : fraction_result_no_round_f16_3_reg2};
  reg          has_nan_f64_reg2_r;
  reg          has_nan_f64_reg2_r_1;
  reg          has_nan_f64_reg2;
  reg          has_nan_f64_is_NV_reg2_r;
  reg          has_nan_f64_is_NV_reg2_r_1;
  reg          has_nan_f64_is_NV_reg2;
  reg          has_inf_f64_reg2_r;
  reg          has_inf_f64_reg2_r_1;
  reg          has_inf_f64_reg2;
  reg          has_inf_f64_is_NV_reg2_r;
  reg          has_inf_f64_is_NV_reg2_r_1;
  reg          has_inf_f64_is_NV_reg2;
  reg          has_inf_f64_result_inf_sign_reg2_r;
  reg          has_inf_f64_result_inf_sign_reg2_r_1;
  reg          has_inf_f64_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f64_reg2_r;
  reg          fp_a_or_b_is_zero_f64_reg2_r_1;
  reg          fp_a_or_b_is_zero_f64_reg2;
  reg  [63:0]  fp_result_f64_fp_a_or_b_is_zero_reg2_r;
  reg  [63:0]  fp_result_f64_fp_a_or_b_is_zero_reg2_r_1;
  reg  [63:0]  fp_result_f64_fp_a_or_b_is_zero_reg2;
  reg          has_nan_f32_0_reg2_r;
  reg          has_nan_f32_0_reg2_r_1;
  reg          has_nan_f32_0_reg2;
  reg          has_nan_f32_0_is_NV_reg2_r;
  reg          has_nan_f32_0_is_NV_reg2_r_1;
  reg          has_nan_f32_0_is_NV_reg2;
  reg          has_inf_f32_0_reg2_r;
  reg          has_inf_f32_0_reg2_r_1;
  reg          has_inf_f32_0_reg2;
  reg          has_inf_f32_0_is_NV_reg2_r;
  reg          has_inf_f32_0_is_NV_reg2_r_1;
  reg          has_inf_f32_0_is_NV_reg2;
  reg          has_inf_f32_0_result_inf_sign_reg2_r;
  reg          has_inf_f32_0_result_inf_sign_reg2_r_1;
  reg          has_inf_f32_0_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f32_0_reg2_r;
  reg          fp_a_or_b_is_zero_f32_0_reg2_r_1;
  reg          fp_a_or_b_is_zero_f32_0_reg2;
  reg  [31:0]  fp_result_f32_0_fp_a_or_b_is_zero_reg2_r;
  reg  [31:0]  fp_result_f32_0_fp_a_or_b_is_zero_reg2_r_1;
  reg  [31:0]  fp_result_f32_0_fp_a_or_b_is_zero_reg2;
  reg          has_nan_f32_1_reg2_r;
  reg          has_nan_f32_1_reg2_r_1;
  reg          has_nan_f32_1_reg2;
  reg          has_nan_f32_1_is_NV_reg2_r;
  reg          has_nan_f32_1_is_NV_reg2_r_1;
  reg          has_nan_f32_1_is_NV_reg2;
  reg          has_inf_f32_1_reg2_r;
  reg          has_inf_f32_1_reg2_r_1;
  reg          has_inf_f32_1_reg2;
  reg          has_inf_f32_1_is_NV_reg2_r;
  reg          has_inf_f32_1_is_NV_reg2_r_1;
  reg          has_inf_f32_1_is_NV_reg2;
  reg          has_inf_f32_1_result_inf_sign_reg2_r;
  reg          has_inf_f32_1_result_inf_sign_reg2_r_1;
  reg          has_inf_f32_1_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f32_1_reg2_r;
  reg          fp_a_or_b_is_zero_f32_1_reg2_r_1;
  reg          fp_a_or_b_is_zero_f32_1_reg2;
  reg  [31:0]  fp_result_f32_1_fp_a_or_b_is_zero_reg2_r;
  reg  [31:0]  fp_result_f32_1_fp_a_or_b_is_zero_reg2_r_1;
  reg  [31:0]  fp_result_f32_1_fp_a_or_b_is_zero_reg2;
  reg          has_nan_f16_0_reg2_r;
  reg          has_nan_f16_0_reg2_r_1;
  reg          has_nan_f16_0_reg2;
  reg          has_nan_f16_0_is_NV_reg2_r;
  reg          has_nan_f16_0_is_NV_reg2_r_1;
  reg          has_nan_f16_0_is_NV_reg2;
  reg          has_inf_f16_0_reg2_r;
  reg          has_inf_f16_0_reg2_r_1;
  reg          has_inf_f16_0_reg2;
  reg          has_inf_f16_0_is_NV_reg2_r;
  reg          has_inf_f16_0_is_NV_reg2_r_1;
  reg          has_inf_f16_0_is_NV_reg2;
  reg          has_inf_f16_0_result_inf_sign_reg2_r;
  reg          has_inf_f16_0_result_inf_sign_reg2_r_1;
  reg          has_inf_f16_0_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f16_0_reg2_r;
  reg          fp_a_or_b_is_zero_f16_0_reg2_r_1;
  reg          fp_a_or_b_is_zero_f16_0_reg2;
  reg  [15:0]  fp_result_f16_0_fp_a_or_b_is_zero_reg2_r;
  reg  [15:0]  fp_result_f16_0_fp_a_or_b_is_zero_reg2_r_1;
  reg  [15:0]  fp_result_f16_0_fp_a_or_b_is_zero_reg2;
  reg          has_nan_f16_1_reg2_r;
  reg          has_nan_f16_1_reg2_r_1;
  reg          has_nan_f16_1_reg2;
  reg          has_nan_f16_1_is_NV_reg2_r;
  reg          has_nan_f16_1_is_NV_reg2_r_1;
  reg          has_nan_f16_1_is_NV_reg2;
  reg          has_inf_f16_1_reg2_r;
  reg          has_inf_f16_1_reg2_r_1;
  reg          has_inf_f16_1_reg2;
  reg          has_inf_f16_1_is_NV_reg2_r;
  reg          has_inf_f16_1_is_NV_reg2_r_1;
  reg          has_inf_f16_1_is_NV_reg2;
  reg          has_inf_f16_1_result_inf_sign_reg2_r;
  reg          has_inf_f16_1_result_inf_sign_reg2_r_1;
  reg          has_inf_f16_1_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f16_1_reg2_r;
  reg          fp_a_or_b_is_zero_f16_1_reg2_r_1;
  reg          fp_a_or_b_is_zero_f16_1_reg2;
  reg  [15:0]  fp_result_f16_1_fp_a_or_b_is_zero_reg2_r;
  reg  [15:0]  fp_result_f16_1_fp_a_or_b_is_zero_reg2_r_1;
  reg  [15:0]  fp_result_f16_1_fp_a_or_b_is_zero_reg2;
  reg          has_nan_f16_2_reg2_r;
  reg          has_nan_f16_2_reg2_r_1;
  reg          has_nan_f16_2_reg2;
  reg          has_nan_f16_2_is_NV_reg2_r;
  reg          has_nan_f16_2_is_NV_reg2_r_1;
  reg          has_nan_f16_2_is_NV_reg2;
  reg          has_inf_f16_2_reg2_r;
  reg          has_inf_f16_2_reg2_r_1;
  reg          has_inf_f16_2_reg2;
  reg          has_inf_f16_2_is_NV_reg2_r;
  reg          has_inf_f16_2_is_NV_reg2_r_1;
  reg          has_inf_f16_2_is_NV_reg2;
  reg          has_inf_f16_2_result_inf_sign_reg2_r;
  reg          has_inf_f16_2_result_inf_sign_reg2_r_1;
  reg          has_inf_f16_2_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f16_2_reg2_r;
  reg          fp_a_or_b_is_zero_f16_2_reg2_r_1;
  reg          fp_a_or_b_is_zero_f16_2_reg2;
  reg  [15:0]  fp_result_f16_2_fp_a_or_b_is_zero_reg2_r;
  reg  [15:0]  fp_result_f16_2_fp_a_or_b_is_zero_reg2_r_1;
  reg  [15:0]  fp_result_f16_2_fp_a_or_b_is_zero_reg2;
  reg          has_nan_f16_3_reg2_r;
  reg          has_nan_f16_3_reg2_r_1;
  reg          has_nan_f16_3_reg2;
  reg          has_nan_f16_3_is_NV_reg2_r;
  reg          has_nan_f16_3_is_NV_reg2_r_1;
  reg          has_nan_f16_3_is_NV_reg2;
  reg          has_inf_f16_3_reg2_r;
  reg          has_inf_f16_3_reg2_r_1;
  reg          has_inf_f16_3_reg2;
  reg          has_inf_f16_3_is_NV_reg2_r;
  reg          has_inf_f16_3_is_NV_reg2_r_1;
  reg          has_inf_f16_3_is_NV_reg2;
  reg          has_inf_f16_3_result_inf_sign_reg2_r;
  reg          has_inf_f16_3_result_inf_sign_reg2_r_1;
  reg          has_inf_f16_3_result_inf_sign_reg2;
  reg          fp_a_or_b_is_zero_f16_3_reg2_r;
  reg          fp_a_or_b_is_zero_f16_3_reg2_r_1;
  reg          fp_a_or_b_is_zero_f16_3_reg2;
  reg  [15:0]  fp_result_f16_3_fp_a_or_b_is_zero_reg2_r;
  reg  [15:0]  fp_result_f16_3_fp_a_or_b_is_zero_reg2_r_1;
  reg  [15:0]  fp_result_f16_3_fp_a_or_b_is_zero_reg2;
  wire         is_fp16_reg2 = ~is_fp32_reg2 & ~is_fp64_reg2;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      fire_reg0_last_r <= 1'h0;
      fire_reg1_last_r <= 1'h0;
    end
    else begin
      if (io_fire | fire_reg0_last_r)
        fire_reg0_last_r <= io_fire;
      if (fire_reg0_last_r | fire_reg1_last_r)
        fire_reg1_last_r <= fire_reg0_last_r;
    end
  end // always @(posedge, posedge)
  wire         is_vfmul = io_op_code == 4'h0;
  wire         is_vfnmacc = io_op_code == 4'h2;
  wire         widen_a_is_sign_inv = is_vfnmacc | io_op_code == 4'h4;
  wire         fp_a_is_sign_inv = widen_a_is_sign_inv | is_vfnmadd | is_vfnmsub;
  wire         fp_c_is_sign_inv =
    is_vfnmacc | io_op_code == 4'h3 | is_vfnmadd | is_vfmsub;
  wire [63:0]  _fp_c_f64_T_2 = swap_fp_a_fp_c ? io_fp_a : io_fp_c;
  wire [63:0]  fp_c_f64 =
    is_vfmul ? 64'h0 : {fp_c_is_sign_inv ^ _fp_c_f64_T_2[63], _fp_c_f64_T_2[62:0]};
  wire [31:0]  _fp_c_f32_0_T_2 = swap_fp_a_fp_c ? io_fp_a[31:0] : io_fp_c[31:0];
  wire [31:0]  fp_c_f32_0 =
    is_vfmul ? 32'h0 : {fp_c_is_sign_inv ^ _fp_c_f32_0_T_2[31], _fp_c_f32_0_T_2[30:0]};
  wire [31:0]  _fp_c_f32_1_T_2 = swap_fp_a_fp_c ? io_fp_a[63:32] : io_fp_c[63:32];
  wire [31:0]  fp_c_f32_1 =
    is_vfmul ? 32'h0 : {fp_c_is_sign_inv ^ _fp_c_f32_1_T_2[31], _fp_c_f32_1_T_2[30:0]};
  wire [15:0]  _fp_c_f16_0_T_2 = swap_fp_a_fp_c ? io_fp_a[15:0] : io_fp_c[15:0];
  wire [15:0]  fp_c_f16_0 =
    is_vfmul ? 16'h0 : {fp_c_is_sign_inv ^ _fp_c_f16_0_T_2[15], _fp_c_f16_0_T_2[14:0]};
  wire [15:0]  _fp_c_f16_1_T_2 = swap_fp_a_fp_c ? io_fp_a[31:16] : io_fp_c[31:16];
  wire [15:0]  fp_c_f16_1 =
    is_vfmul ? 16'h0 : {fp_c_is_sign_inv ^ _fp_c_f16_1_T_2[15], _fp_c_f16_1_T_2[14:0]};
  wire [15:0]  _fp_c_f16_2_T_2 = swap_fp_a_fp_c ? io_fp_a[47:32] : io_fp_c[47:32];
  wire [15:0]  fp_c_f16_2 =
    is_vfmul ? 16'h0 : {fp_c_is_sign_inv ^ _fp_c_f16_2_T_2[15], _fp_c_f16_2_T_2[14:0]};
  wire [15:0]  _fp_c_f16_3_T_2 = swap_fp_a_fp_c ? io_fp_a[63:48] : io_fp_c[63:48];
  wire [15:0]  fp_c_f16_3 =
    is_vfmul ? 16'h0 : {fp_c_is_sign_inv ^ _fp_c_f16_3_T_2[15], _fp_c_f16_3_T_2[14:0]};
  wire         sign_a_b_f16_0 = fp_a_is_sign_inv ^ _fp_a_f16_0_T_2[15] ^ io_fp_b[15];
  wire         sign_a_b_f16_1 = fp_a_is_sign_inv ^ _fp_a_f16_1_T_2[15] ^ io_fp_b[31];
  wire         sign_a_b_f16_2 = fp_a_is_sign_inv ^ _fp_a_f16_2_T_2[15] ^ io_fp_b[47];
  wire         sign_a_b_f16_3 = fp_a_is_sign_inv ^ _fp_a_f16_3_T_2[15] ^ io_fp_b[63];
  wire         sign_a_b_f32_0 =
    _fp_b_is_inf_f32_1_T_1
      ? widen_a_is_sign_inv ^ _widen_a_f16_0_T_2[15] ^ _widen_b_f16_0_T_3[15]
      : fp_a_is_sign_inv ^ _fp_a_f32_0_T_2[31] ^ io_fp_b[31];
  wire         sign_a_b_f32_1 =
    _fp_b_is_inf_f32_1_T_1
      ? widen_a_is_sign_inv ^ _widen_a_f16_1_T_2[15] ^ _widen_b_f16_1_T_3[15]
      : fp_a_is_sign_inv ^ _fp_a_f32_1_T_2[31] ^ io_fp_b[63];
  wire         sign_a_b_f64 =
    _fp_b_is_inf_f64_T_1
      ? widen_a_is_sign_inv ^ _widen_a_f32_0_T_2[31] ^ _widen_b_f32_0_T_3[31]
      : fp_a_is_sign_inv ^ _fp_a_f64_T_2[63] ^ io_fp_b[63];
  wire         is_sub_f64 = sign_a_b_f64 ^ fp_c_f64[63];
  wire         is_sub_f32_0 = sign_a_b_f32_0 ^ fp_c_f32_0[31];
  wire         is_sub_f32_1 = sign_a_b_f32_1 ^ fp_c_f32_1[31];
  wire         is_sub_f16_0 = sign_a_b_f16_0 ^ fp_c_f16_0[15];
  wire         is_sub_f16_1 = sign_a_b_f16_1 ^ fp_c_f16_1[15];
  wire         is_sub_f16_2 = sign_a_b_f16_2 ^ fp_c_f16_2[15];
  wire         is_sub_f16_3 = sign_a_b_f16_3 ^ fp_c_f16_3[15];
  wire [10:0]  fp_c_significand_f16_0 = {|(fp_c_f16_0[14:10]), fp_c_f16_0[9:0]};
  wire [10:0]  fp_c_significand_f16_1 = {|(fp_c_f16_1[14:10]), fp_c_f16_1[9:0]};
  wire [10:0]  fp_c_significand_f16_2 = {|(fp_c_f16_2[14:10]), fp_c_f16_2[9:0]};
  wire [10:0]  fp_c_significand_f16_3 = {|(fp_c_f16_3[14:10]), fp_c_f16_3[9:0]};
  wire [23:0]  fp_c_significand_f32_0 = {|(fp_c_f32_0[30:23]), fp_c_f32_0[22:0]};
  wire [23:0]  fp_c_significand_f32_1 = {|(fp_c_f32_1[30:23]), fp_c_f32_1[22:0]};
  wire [52:0]  fp_c_significand_f64 = {|(fp_c_f64[62:52]), fp_c_f64[51:0]};
  wire         _Ec_fix_f64_T_3 = ~(|(fp_c_f64[62:52])) | fp_c_f64[52];
  wire         _Ec_fix_f32_0_T_3 = ~(|(fp_c_f32_0[30:23])) | fp_c_f32_0[23];
  wire         _Ec_fix_f32_1_T_3 = ~(|(fp_c_f32_1[30:23])) | fp_c_f32_1[23];
  wire         _Ec_fix_f16_0_T_3 = ~(|(fp_c_f16_0[14:10])) | fp_c_f16_0[10];
  wire         _Ec_fix_f16_1_T_3 = ~(|(fp_c_f16_1[14:10])) | fp_c_f16_1[10];
  wire         _Ec_fix_f16_2_T_3 = ~(|(fp_c_f16_2[14:10])) | fp_c_f16_2[10];
  wire         _Ec_fix_f16_3_T_3 = ~(|(fp_c_f16_3[14:10])) | fp_c_f16_3[10];
  wire [12:0]  _Eab_f64_T_6 =
    13'({1'h0,
         12'({1'h0,
              _fp_b_is_inf_f64_T_1
                ? {_widen_a_f32_0_T_2[30],
                   {3{~(_widen_a_f32_0_T_2[30])}},
                   _widen_a_f32_0_T_2[29:24],
                   _widen_a_f32_0_T_2[30:23] == 8'h0 | _widen_a_f32_0_T_2[23]}
                : {_fp_a_f64_T_2[62:53], ~(|(_fp_a_f64_T_2[62:52])) | _fp_a_f64_T_2[52]}}
             + {1'h0,
                _fp_b_is_inf_f64_T_1
                  ? {_widen_b_f32_0_T_3[30],
                     {3{~(_widen_b_f32_0_T_3[30])}},
                     _widen_b_f32_0_T_3[29:24],
                     _widen_b_f32_0_T_3[30:23] == 8'h0 | _widen_b_f32_0_T_3[23]}
                  : {io_fp_b[62:53], ~(|(io_fp_b[62:52])) | io_fp_b[52]}})} - 13'h3C7);
  wire [9:0]   _Eab_f32_0_T_6 =
    10'({1'h0,
         9'({1'h0,
             _fp_b_is_inf_f32_1_T_1
               ? {_widen_a_f16_0_T_2[14],
                  {3{~(_widen_a_f16_0_T_2[14])}},
                  _widen_a_f16_0_T_2[13:11],
                  _widen_a_f16_0_T_2[14:10] == 5'h0 | _widen_a_f16_0_T_2[10]}
               : {_fp_a_f32_0_T_2[30:24],
                  ~(|(_fp_a_f32_0_T_2[30:23])) | _fp_a_f32_0_T_2[23]}}
            + {1'h0,
               _fp_b_is_inf_f32_1_T_1
                 ? {_widen_b_f16_0_T_3[14],
                    {3{~(_widen_b_f16_0_T_3[14])}},
                    _widen_b_f16_0_T_3[13:11],
                    _widen_b_f16_0_T_3[14:10] == 5'h0 | _widen_b_f16_0_T_3[10]}
                 : {io_fp_b[30:24], ~(|(io_fp_b[30:23])) | io_fp_b[23]}})} - 10'h64);
  wire [9:0]   _Eab_f32_1_T_6 =
    10'({1'h0,
         9'({1'h0,
             _fp_b_is_inf_f32_1_T_1
               ? {_widen_a_f16_1_T_2[14],
                  {3{~(_widen_a_f16_1_T_2[14])}},
                  _widen_a_f16_1_T_2[13:11],
                  _widen_a_f16_1_T_2[14:10] == 5'h0 | _widen_a_f16_1_T_2[10]}
               : {_fp_a_f32_1_T_2[30:24],
                  ~(|(_fp_a_f32_1_T_2[30:23])) | _fp_a_f32_1_T_2[23]}}
            + {1'h0,
               _fp_b_is_inf_f32_1_T_1
                 ? {_widen_b_f16_1_T_3[14],
                    {3{~(_widen_b_f16_1_T_3[14])}},
                    _widen_b_f16_1_T_3[13:11],
                    _widen_b_f16_1_T_3[14:10] == 5'h0 | _widen_b_f16_1_T_3[10]}
                 : {io_fp_b[62:56], ~(|(io_fp_b[62:55])) | io_fp_b[55]}})} - 10'h64);
  wire [6:0]   _Eab_f16_0_T_6 =
    7'({1'h0,
        6'({1'h0,
            _fp_a_f16_0_T_2[14:11],
            ~(|(_fp_a_f16_0_T_2[14:10])) | _fp_a_f16_0_T_2[10]}
           + {1'h0, io_fp_b[14:11], ~(|(io_fp_b[14:10])) | io_fp_b[10]})} - 7'h1);
  wire [6:0]   _Eab_f16_1_T_6 =
    7'({1'h0,
        6'({1'h0,
            _fp_a_f16_1_T_2[14:11],
            ~(|(_fp_a_f16_1_T_2[14:10])) | _fp_a_f16_1_T_2[10]}
           + {1'h0, io_fp_b[30:27], ~(|(io_fp_b[30:26])) | io_fp_b[26]})} - 7'h1);
  wire [6:0]   _Eab_f16_2_T_6 =
    7'({1'h0,
        6'({1'h0,
            _fp_a_f16_2_T_2[14:11],
            ~(|(_fp_a_f16_2_T_2[14:10])) | _fp_a_f16_2_T_2[10]}
           + {1'h0, io_fp_b[46:43], ~(|(io_fp_b[46:42])) | io_fp_b[42]})} - 7'h1);
  wire [6:0]   _Eab_f16_3_T_6 =
    7'({1'h0,
        6'({1'h0,
            _fp_a_f16_3_T_2[14:11],
            ~(|(_fp_a_f16_3_T_2[14:10])) | _fp_a_f16_3_T_2[10]}
           + {1'h0, io_fp_b[62:59], ~(|(io_fp_b[62:58])) | io_fp_b[58]})} - 7'h1);
  wire [12:0]  _rshift_value_f64_T_2 =
    13'(_Eab_f64_T_6 - {2'h0, fp_c_f64[62:53], _Ec_fix_f64_T_3});
  wire [9:0]   _rshift_value_f32_0_T_2 =
    10'(_Eab_f32_0_T_6 - {2'h0, fp_c_f32_0[30:24], _Ec_fix_f32_0_T_3});
  wire [9:0]   _rshift_value_f32_1_T_2 =
    10'(_Eab_f32_1_T_6 - {2'h0, fp_c_f32_1[30:24], _Ec_fix_f32_1_T_3});
  wire [6:0]   _rshift_value_f16_0_T_2 =
    7'(_Eab_f16_0_T_6 - {2'h0, fp_c_f16_0[14:11], _Ec_fix_f16_0_T_3});
  wire [6:0]   _rshift_value_f16_1_T_2 =
    7'(_Eab_f16_1_T_6 - {2'h0, fp_c_f16_1[14:11], _Ec_fix_f16_1_T_3});
  wire [6:0]   _rshift_value_f16_2_T_2 =
    7'(_Eab_f16_2_T_6 - {2'h0, fp_c_f16_2[14:11], _Ec_fix_f16_2_T_3});
  wire [6:0]   _rshift_value_f16_3_T_2 =
    7'(_Eab_f16_3_T_6 - {2'h0, fp_c_f16_3[14:11], _Ec_fix_f16_3_T_3});
  wire [162:0] fp_c_significand_cat0_f64 = {|(fp_c_f64[62:52]), fp_c_f64[51:0], 110'h0};
  wire [162:0] rshift_result_with_grs_f64_res_vec_1 =
    _rshift_value_f64_T_2[0]
      ? {1'h0, |(fp_c_f64[62:52]), fp_c_f64[51:0], 109'h0}
      : fp_c_significand_cat0_f64;
  wire [162:0] rshift_result_with_grs_f64_res_vec_2 =
    _rshift_value_f64_T_2[1]
      ? {2'h0, rshift_result_with_grs_f64_res_vec_1[162:2]}
      : rshift_result_with_grs_f64_res_vec_1;
  wire [162:0] rshift_result_with_grs_f64_res_vec_3 =
    _rshift_value_f64_T_2[2]
      ? {4'h0, rshift_result_with_grs_f64_res_vec_2[162:4]}
      : rshift_result_with_grs_f64_res_vec_2;
  wire [162:0] rshift_result_with_grs_f64_res_vec_4 =
    _rshift_value_f64_T_2[3]
      ? {8'h0, rshift_result_with_grs_f64_res_vec_3[162:8]}
      : rshift_result_with_grs_f64_res_vec_3;
  wire [162:0] rshift_result_with_grs_f64_res_vec_5 =
    _rshift_value_f64_T_2[4]
      ? {16'h0, rshift_result_with_grs_f64_res_vec_4[162:16]}
      : rshift_result_with_grs_f64_res_vec_4;
  wire [162:0] rshift_result_with_grs_f64_res_vec_6 =
    _rshift_value_f64_T_2[5]
      ? {32'h0, rshift_result_with_grs_f64_res_vec_5[162:32]}
      : rshift_result_with_grs_f64_res_vec_5;
  wire [162:0] rshift_result_with_grs_f64_res_vec_7 =
    _rshift_value_f64_T_2[6]
      ? {64'h0, rshift_result_with_grs_f64_res_vec_6[162:64]}
      : rshift_result_with_grs_f64_res_vec_6;
  wire [162:0] rshift_result_with_grs_f64_res_vec_8 =
    _rshift_value_f64_T_2[7]
      ? {128'h0, rshift_result_with_grs_f64_res_vec_7[162:128]}
      : rshift_result_with_grs_f64_res_vec_7;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_0 =
    (&io_fp_format)
      ? fp_c_significand_cat0_f64
      : {87'h0, |(fp_c_f32_1[30:23]), fp_c_f32_1[22:0], 52'h0};
  wire [7:0]   _rshift_result_with_grs_f64_f32_1_T_1 =
    (&io_fp_format) ? _rshift_value_f64_T_2[7:0] : {1'h0, _rshift_value_f32_1_T_2[6:0]};
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_1 =
    _rshift_result_with_grs_f64_f32_1_T_1[0]
      ? {1'h0, rshift_result_with_grs_f64_f32_1_res_vec_0[162:1]}
      : rshift_result_with_grs_f64_f32_1_res_vec_0;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_2 =
    _rshift_result_with_grs_f64_f32_1_T_1[1]
      ? {2'h0, rshift_result_with_grs_f64_f32_1_res_vec_1[162:2]}
      : rshift_result_with_grs_f64_f32_1_res_vec_1;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_3 =
    _rshift_result_with_grs_f64_f32_1_T_1[2]
      ? {4'h0, rshift_result_with_grs_f64_f32_1_res_vec_2[162:4]}
      : rshift_result_with_grs_f64_f32_1_res_vec_2;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_4 =
    _rshift_result_with_grs_f64_f32_1_T_1[3]
      ? {8'h0, rshift_result_with_grs_f64_f32_1_res_vec_3[162:8]}
      : rshift_result_with_grs_f64_f32_1_res_vec_3;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_5 =
    _rshift_result_with_grs_f64_f32_1_T_1[4]
      ? {16'h0, rshift_result_with_grs_f64_f32_1_res_vec_4[162:16]}
      : rshift_result_with_grs_f64_f32_1_res_vec_4;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_6 =
    _rshift_result_with_grs_f64_f32_1_T_1[5]
      ? {32'h0, rshift_result_with_grs_f64_f32_1_res_vec_5[162:32]}
      : rshift_result_with_grs_f64_f32_1_res_vec_5;
  wire [162:0] rshift_result_with_grs_f64_f32_1_res_vec_7 =
    _rshift_result_with_grs_f64_f32_1_T_1[6]
      ? {64'h0, rshift_result_with_grs_f64_f32_1_res_vec_6[162:64]}
      : rshift_result_with_grs_f64_f32_1_res_vec_6;
  wire [75:0]  rshift_result_with_grs_f64_f32_1_res_vec_8 =
    _rshift_result_with_grs_f64_f32_1_T_1[7]
      ? {41'h0, rshift_result_with_grs_f64_f32_1_res_vec_7[162:128]}
      : rshift_result_with_grs_f64_f32_1_res_vec_7[75:0];
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_1 =
    _rshift_value_f32_0_T_2[0]
      ? {1'h0, |(fp_c_f32_0[30:23]), fp_c_f32_0[22:0], 51'h0}
      : {|(fp_c_f32_0[30:23]), fp_c_f32_0[22:0], 52'h0};
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_2 =
    _rshift_value_f32_0_T_2[1]
      ? {2'h0, rshift_result_with_grs_f32_0_res_vec_1[75:2]}
      : rshift_result_with_grs_f32_0_res_vec_1;
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_3 =
    _rshift_value_f32_0_T_2[2]
      ? {4'h0, rshift_result_with_grs_f32_0_res_vec_2[75:4]}
      : rshift_result_with_grs_f32_0_res_vec_2;
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_4 =
    _rshift_value_f32_0_T_2[3]
      ? {8'h0, rshift_result_with_grs_f32_0_res_vec_3[75:8]}
      : rshift_result_with_grs_f32_0_res_vec_3;
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_5 =
    _rshift_value_f32_0_T_2[4]
      ? {16'h0, rshift_result_with_grs_f32_0_res_vec_4[75:16]}
      : rshift_result_with_grs_f32_0_res_vec_4;
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_6 =
    _rshift_value_f32_0_T_2[5]
      ? {32'h0, rshift_result_with_grs_f32_0_res_vec_5[75:32]}
      : rshift_result_with_grs_f32_0_res_vec_5;
  wire [75:0]  rshift_result_with_grs_f32_0_res_vec_7 =
    _rshift_value_f32_0_T_2[6]
      ? {64'h0, rshift_result_with_grs_f32_0_res_vec_6[75:64]}
      : rshift_result_with_grs_f32_0_res_vec_6;
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_1 =
    _rshift_value_f16_0_T_2[0]
      ? {1'h0, |(fp_c_f16_0[14:10]), fp_c_f16_0[9:0], 25'h0}
      : {|(fp_c_f16_0[14:10]), fp_c_f16_0[9:0], 26'h0};
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_2 =
    _rshift_value_f16_0_T_2[1]
      ? {2'h0, rshift_result_with_grs_f16_0_res_vec_1[36:2]}
      : rshift_result_with_grs_f16_0_res_vec_1;
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_3 =
    _rshift_value_f16_0_T_2[2]
      ? {4'h0, rshift_result_with_grs_f16_0_res_vec_2[36:4]}
      : rshift_result_with_grs_f16_0_res_vec_2;
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_4 =
    _rshift_value_f16_0_T_2[3]
      ? {8'h0, rshift_result_with_grs_f16_0_res_vec_3[36:8]}
      : rshift_result_with_grs_f16_0_res_vec_3;
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_5 =
    _rshift_value_f16_0_T_2[4]
      ? {16'h0, rshift_result_with_grs_f16_0_res_vec_4[36:16]}
      : rshift_result_with_grs_f16_0_res_vec_4;
  wire [36:0]  rshift_result_with_grs_f16_0_res_vec_6 =
    _rshift_value_f16_0_T_2[5]
      ? {32'h0, rshift_result_with_grs_f16_0_res_vec_5[36:32]}
      : rshift_result_with_grs_f16_0_res_vec_5;
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_1 =
    _rshift_value_f16_1_T_2[0]
      ? {1'h0, |(fp_c_f16_1[14:10]), fp_c_f16_1[9:0], 25'h0}
      : {|(fp_c_f16_1[14:10]), fp_c_f16_1[9:0], 26'h0};
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_2 =
    _rshift_value_f16_1_T_2[1]
      ? {2'h0, rshift_result_with_grs_f16_1_res_vec_1[36:2]}
      : rshift_result_with_grs_f16_1_res_vec_1;
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_3 =
    _rshift_value_f16_1_T_2[2]
      ? {4'h0, rshift_result_with_grs_f16_1_res_vec_2[36:4]}
      : rshift_result_with_grs_f16_1_res_vec_2;
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_4 =
    _rshift_value_f16_1_T_2[3]
      ? {8'h0, rshift_result_with_grs_f16_1_res_vec_3[36:8]}
      : rshift_result_with_grs_f16_1_res_vec_3;
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_5 =
    _rshift_value_f16_1_T_2[4]
      ? {16'h0, rshift_result_with_grs_f16_1_res_vec_4[36:16]}
      : rshift_result_with_grs_f16_1_res_vec_4;
  wire [36:0]  rshift_result_with_grs_f16_1_res_vec_6 =
    _rshift_value_f16_1_T_2[5]
      ? {32'h0, rshift_result_with_grs_f16_1_res_vec_5[36:32]}
      : rshift_result_with_grs_f16_1_res_vec_5;
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_1 =
    _rshift_value_f16_2_T_2[0]
      ? {1'h0, |(fp_c_f16_2[14:10]), fp_c_f16_2[9:0], 25'h0}
      : {|(fp_c_f16_2[14:10]), fp_c_f16_2[9:0], 26'h0};
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_2 =
    _rshift_value_f16_2_T_2[1]
      ? {2'h0, rshift_result_with_grs_f16_2_res_vec_1[36:2]}
      : rshift_result_with_grs_f16_2_res_vec_1;
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_3 =
    _rshift_value_f16_2_T_2[2]
      ? {4'h0, rshift_result_with_grs_f16_2_res_vec_2[36:4]}
      : rshift_result_with_grs_f16_2_res_vec_2;
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_4 =
    _rshift_value_f16_2_T_2[3]
      ? {8'h0, rshift_result_with_grs_f16_2_res_vec_3[36:8]}
      : rshift_result_with_grs_f16_2_res_vec_3;
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_5 =
    _rshift_value_f16_2_T_2[4]
      ? {16'h0, rshift_result_with_grs_f16_2_res_vec_4[36:16]}
      : rshift_result_with_grs_f16_2_res_vec_4;
  wire [36:0]  rshift_result_with_grs_f16_2_res_vec_6 =
    _rshift_value_f16_2_T_2[5]
      ? {32'h0, rshift_result_with_grs_f16_2_res_vec_5[36:32]}
      : rshift_result_with_grs_f16_2_res_vec_5;
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_1 =
    _rshift_value_f16_3_T_2[0]
      ? {1'h0, |(fp_c_f16_3[14:10]), fp_c_f16_3[9:0], 25'h0}
      : {|(fp_c_f16_3[14:10]), fp_c_f16_3[9:0], 26'h0};
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_2 =
    _rshift_value_f16_3_T_2[1]
      ? {2'h0, rshift_result_with_grs_f16_3_res_vec_1[36:2]}
      : rshift_result_with_grs_f16_3_res_vec_1;
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_3 =
    _rshift_value_f16_3_T_2[2]
      ? {4'h0, rshift_result_with_grs_f16_3_res_vec_2[36:4]}
      : rshift_result_with_grs_f16_3_res_vec_2;
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_4 =
    _rshift_value_f16_3_T_2[3]
      ? {8'h0, rshift_result_with_grs_f16_3_res_vec_3[36:8]}
      : rshift_result_with_grs_f16_3_res_vec_3;
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_5 =
    _rshift_value_f16_3_T_2[4]
      ? {16'h0, rshift_result_with_grs_f16_3_res_vec_4[36:16]}
      : rshift_result_with_grs_f16_3_res_vec_4;
  wire [36:0]  rshift_result_with_grs_f16_3_res_vec_6 =
    _rshift_value_f16_3_T_2[5]
      ? {32'h0, rshift_result_with_grs_f16_3_res_vec_5[36:32]}
      : rshift_result_with_grs_f16_3_res_vec_5;
  wire         Ec_is_too_big_f64 = $signed(_rshift_value_f64_T_2) < 13'sh1;
  wire         Ec_is_too_big_f32_0 = $signed(_rshift_value_f32_0_T_2) < 10'sh1;
  wire         Ec_is_too_big_f32_1 = $signed(_rshift_value_f32_1_T_2) < 10'sh1;
  wire         Ec_is_too_big_f16_0 = $signed(_rshift_value_f16_0_T_2) < 7'sh1;
  wire         Ec_is_too_big_f16_1 = $signed(_rshift_value_f16_1_T_2) < 7'sh1;
  wire         Ec_is_too_big_f16_2 = $signed(_rshift_value_f16_2_T_2) < 7'sh1;
  wire         Ec_is_too_big_f16_3 = $signed(_rshift_value_f16_3_T_2) < 7'sh1;
  wire         Ec_is_medium_f64 =
    ~Ec_is_too_big_f64 & $signed(_rshift_value_f64_T_2) < 13'shA4;
  wire         Ec_is_medium_f32_0 =
    ~Ec_is_too_big_f32_0 & $signed(_rshift_value_f32_0_T_2) < 10'sh4D;
  wire         Ec_is_medium_f32_1 =
    ~Ec_is_too_big_f32_1 & $signed(_rshift_value_f32_1_T_2) < 10'sh4D;
  wire         Ec_is_medium_f16_0 =
    ~Ec_is_too_big_f16_0 & $signed(_rshift_value_f16_0_T_2) < 7'sh26;
  wire         Ec_is_medium_f16_1 =
    ~Ec_is_too_big_f16_1 & $signed(_rshift_value_f16_1_T_2) < 7'sh26;
  wire         Ec_is_medium_f16_2 =
    ~Ec_is_too_big_f16_2 & $signed(_rshift_value_f16_2_T_2) < 7'sh26;
  wire         Ec_is_medium_f16_3 =
    ~Ec_is_too_big_f16_3 & $signed(_rshift_value_f16_3_T_2) < 7'sh26;
  wire [160:0] rshift_result_f64 =
    Ec_is_medium_f64
      ? rshift_result_with_grs_f64_res_vec_8[162:2]
      : Ec_is_too_big_f64 ? {|(fp_c_f64[62:52]), fp_c_f64[51:0], 108'h0} : 161'h0;
  wire [73:0]  rshift_result_f32_0 =
    Ec_is_medium_f32_0
      ? rshift_result_with_grs_f32_0_res_vec_7[75:2]
      : Ec_is_too_big_f32_0 ? {|(fp_c_f32_0[30:23]), fp_c_f32_0[22:0], 50'h0} : 74'h0;
  wire [73:0]  rshift_result_f32_1 =
    Ec_is_medium_f32_1
      ? rshift_result_with_grs_f64_f32_1_res_vec_8[75:2]
      : Ec_is_too_big_f32_1 ? {|(fp_c_f32_1[30:23]), fp_c_f32_1[22:0], 50'h0} : 74'h0;
  wire [34:0]  rshift_result_f16_0 =
    Ec_is_medium_f16_0
      ? rshift_result_with_grs_f16_0_res_vec_6[36:2]
      : Ec_is_too_big_f16_0 ? {|(fp_c_f16_0[14:10]), fp_c_f16_0[9:0], 24'h0} : 35'h0;
  wire [34:0]  rshift_result_f16_1 =
    Ec_is_medium_f16_1
      ? rshift_result_with_grs_f16_1_res_vec_6[36:2]
      : Ec_is_too_big_f16_1 ? {|(fp_c_f16_1[14:10]), fp_c_f16_1[9:0], 24'h0} : 35'h0;
  wire [34:0]  rshift_result_f16_2 =
    Ec_is_medium_f16_2
      ? rshift_result_with_grs_f16_2_res_vec_6[36:2]
      : Ec_is_too_big_f16_2 ? {|(fp_c_f16_2[14:10]), fp_c_f16_2[9:0], 24'h0} : 35'h0;
  wire [34:0]  rshift_result_f16_3 =
    Ec_is_medium_f16_3
      ? rshift_result_with_grs_f16_3_res_vec_6[36:2]
      : Ec_is_too_big_f16_3 ? {|(fp_c_f16_3[14:10]), fp_c_f16_3[9:0], 24'h0} : 35'h0;
  wire         Eab_is_greater_f64 = $signed(_rshift_value_f64_T_2) > 13'sh0;
  wire         Eab_is_greater_f32_0 = $signed(_rshift_value_f32_0_T_2) > 10'sh0;
  wire         Eab_is_greater_f32_1 = $signed(_rshift_value_f32_1_T_2) > 10'sh0;
  wire         Eab_is_greater_f16_0 = $signed(_rshift_value_f16_0_T_2) > 7'sh0;
  wire         Eab_is_greater_f16_1 = $signed(_rshift_value_f16_1_T_2) > 7'sh0;
  wire         Eab_is_greater_f16_2 = $signed(_rshift_value_f16_2_T_2) > 7'sh0;
  wire         Eab_is_greater_f16_3 = $signed(_rshift_value_f16_3_T_2) > 7'sh0;
  wire         RDN = io_round_mode == 3'h2;
  wire         _fp_a_is_zero_f64_T_2 = fp_a_significand_f64 == 53'h0;
  wire         _fp_a_is_zero_f32_0_T_2 = fp_a_significand_f32_0 == 24'h0;
  wire         _fp_a_is_zero_f32_1_T_2 = fp_a_significand_f32_1 == 24'h0;
  wire         _fp_a_is_zero_f16_0_T_2 =
    {|(_fp_a_f16_0_T_2[14:10]), _fp_a_f16_0_T_2[9:0]} == 11'h0;
  wire         _fp_a_is_zero_f16_1_T_2 =
    {|(_fp_a_f16_1_T_2[14:10]), _fp_a_f16_1_T_2[9:0]} == 11'h0;
  wire         _fp_a_is_zero_f16_2_T_2 =
    {|(_fp_a_f16_2_T_2[14:10]), _fp_a_f16_2_T_2[9:0]} == 11'h0;
  wire         _fp_a_is_zero_f16_3_T_2 =
    {|(_fp_a_f16_3_T_2[14:10]), _fp_a_f16_3_T_2[9:0]} == 11'h0;
  wire         _fp_b_is_zero_f64_T_2 = fp_b_significand_f64 == 53'h0;
  wire         _fp_b_is_zero_f32_0_T_2 = fp_b_significand_f32_0 == 24'h0;
  wire         _fp_b_is_zero_f32_1_T_2 = fp_b_significand_f32_1 == 24'h0;
  wire         _fp_b_is_zero_f16_0_T_2 = {|(io_fp_b[14:10]), io_fp_b[9:0]} == 11'h0;
  wire         _fp_b_is_zero_f16_1_T_2 = {|(io_fp_b[30:26]), io_fp_b[25:16]} == 11'h0;
  wire         _fp_b_is_zero_f16_2_T_2 = {|(io_fp_b[46:42]), io_fp_b[41:32]} == 11'h0;
  wire         _fp_b_is_zero_f16_3_T_2 = {|(io_fp_b[62:58]), io_fp_b[57:48]} == 11'h0;
  wire         _fp_a_or_b_is_zero_f64_reg2_T =
    _fp_a_is_zero_f64_T_2 | _fp_b_is_zero_f64_T_2;
  wire         _fp_a_or_b_is_zero_f32_0_reg2_T =
    _fp_a_is_zero_f32_0_T_2 | _fp_b_is_zero_f32_0_T_2;
  wire         _fp_a_or_b_is_zero_f32_1_reg2_T =
    _fp_a_is_zero_f32_1_T_2 | _fp_b_is_zero_f32_1_T_2;
  wire         _fp_a_or_b_is_zero_f16_0_reg2_T =
    _fp_a_is_zero_f16_0_T_2 | _fp_b_is_zero_f16_0_T_2;
  wire         _fp_a_or_b_is_zero_f16_1_reg2_T =
    _fp_a_is_zero_f16_1_T_2 | _fp_b_is_zero_f16_1_T_2;
  wire         _fp_a_or_b_is_zero_f16_2_reg2_T =
    _fp_a_is_zero_f16_2_T_2 | _fp_b_is_zero_f16_2_T_2;
  wire         _fp_a_or_b_is_zero_f16_3_reg2_T =
    _fp_a_is_zero_f16_3_T_2 | _fp_b_is_zero_f16_3_T_2;
  wire         fp_a_is_inf_f64 =
    (_fp_b_is_inf_f64_T_1 ? (&(_widen_a_f32_0_T_2[30:23])) : (&(_fp_a_f64_T_2[62:52])))
    & fp_a_significand_f64[51:0] == 52'h0;
  wire         fp_a_is_inf_f32_0 =
    (_fp_b_is_inf_f32_1_T_1
       ? (&(_widen_a_f16_0_T_2[14:10]))
       : (&(_fp_a_f32_0_T_2[30:23]))) & fp_a_significand_f32_0[22:0] == 23'h0;
  wire         fp_a_is_inf_f32_1 =
    (_fp_b_is_inf_f32_1_T_1
       ? (&(_widen_a_f16_1_T_2[14:10]))
       : (&(_fp_a_f32_1_T_2[30:23]))) & fp_a_significand_f32_1[22:0] == 23'h0;
  wire         fp_a_is_inf_f16_0 =
    (&(_fp_a_f16_0_T_2[14:10])) & _fp_a_f16_0_T_2[9:0] == 10'h0;
  wire         fp_a_is_inf_f16_1 =
    (&(_fp_a_f16_1_T_2[14:10])) & _fp_a_f16_1_T_2[9:0] == 10'h0;
  wire         fp_a_is_inf_f16_2 =
    (&(_fp_a_f16_2_T_2[14:10])) & _fp_a_f16_2_T_2[9:0] == 10'h0;
  wire         fp_a_is_inf_f16_3 =
    (&(_fp_a_f16_3_T_2[14:10])) & _fp_a_f16_3_T_2[9:0] == 10'h0;
  wire         fp_b_is_inf_f64 =
    (_fp_b_is_inf_f64_T_1 ? (&(_widen_b_f32_0_T_3[30:23])) : (&(io_fp_b[62:52])))
    & fp_b_significand_f64[51:0] == 52'h0;
  wire         fp_b_is_inf_f32_0 =
    (_fp_b_is_inf_f32_1_T_1 ? (&(_widen_b_f16_0_T_3[14:10])) : (&(io_fp_b[30:23])))
    & fp_b_significand_f32_0[22:0] == 23'h0;
  wire         fp_b_is_inf_f32_1 =
    (_fp_b_is_inf_f32_1_T_1 ? (&(_widen_b_f16_1_T_3[14:10])) : (&(io_fp_b[62:55])))
    & fp_b_significand_f32_1[22:0] == 23'h0;
  wire         fp_b_is_inf_f16_0 = (&(io_fp_b[14:10])) & io_fp_b[9:0] == 10'h0;
  wire         fp_b_is_inf_f16_1 = (&(io_fp_b[30:26])) & io_fp_b[25:16] == 10'h0;
  wire         fp_b_is_inf_f16_2 = (&(io_fp_b[46:42])) & io_fp_b[41:32] == 10'h0;
  wire         fp_b_is_inf_f16_3 = (&(io_fp_b[62:58])) & io_fp_b[57:48] == 10'h0;
  wire         fp_c_is_inf_f64 = (&(fp_c_f64[62:52])) & fp_c_f64[51:0] == 52'h0;
  wire         fp_c_is_inf_f32_0 = (&(fp_c_f32_0[30:23])) & fp_c_f32_0[22:0] == 23'h0;
  wire         fp_c_is_inf_f32_1 = (&(fp_c_f32_1[30:23])) & fp_c_f32_1[22:0] == 23'h0;
  wire         fp_c_is_inf_f16_0 = (&(fp_c_f16_0[14:10])) & fp_c_f16_0[9:0] == 10'h0;
  wire         fp_c_is_inf_f16_1 = (&(fp_c_f16_1[14:10])) & fp_c_f16_1[9:0] == 10'h0;
  wire         fp_c_is_inf_f16_2 = (&(fp_c_f16_2[14:10])) & fp_c_f16_2[9:0] == 10'h0;
  wire         fp_c_is_inf_f16_3 = (&(fp_c_f16_3[14:10])) & fp_c_f16_3[9:0] == 10'h0;
  wire         _has_inf_f64_result_inf_sign_reg2_T = fp_a_is_inf_f64 | fp_b_is_inf_f64;
  wire         _has_inf_f32_0_result_inf_sign_reg2_T =
    fp_a_is_inf_f32_0 | fp_b_is_inf_f32_0;
  wire         _has_inf_f32_1_result_inf_sign_reg2_T =
    fp_a_is_inf_f32_1 | fp_b_is_inf_f32_1;
  wire         _has_inf_f16_0_result_inf_sign_reg2_T =
    fp_a_is_inf_f16_0 | fp_b_is_inf_f16_0;
  wire         _has_inf_f16_1_result_inf_sign_reg2_T =
    fp_a_is_inf_f16_1 | fp_b_is_inf_f16_1;
  wire         _has_inf_f16_2_result_inf_sign_reg2_T =
    fp_a_is_inf_f16_2 | fp_b_is_inf_f16_2;
  wire         _has_inf_f16_3_result_inf_sign_reg2_T =
    fp_a_is_inf_f16_3 | fp_b_is_inf_f16_3;
  wire         _has_inf_f64_is_NV_reg2_T = fp_a_is_inf_f64 & _fp_b_is_zero_f64_T_2;
  wire         _has_inf_f64_is_NV_reg2_T_1 = _fp_a_is_zero_f64_T_2 & fp_b_is_inf_f64;
  wire         _has_inf_f32_0_is_NV_reg2_T = fp_a_is_inf_f32_0 & _fp_b_is_zero_f32_0_T_2;
  wire         _has_inf_f32_0_is_NV_reg2_T_1 =
    _fp_a_is_zero_f32_0_T_2 & fp_b_is_inf_f32_0;
  wire         _has_inf_f32_1_is_NV_reg2_T = fp_a_is_inf_f32_1 & _fp_b_is_zero_f32_1_T_2;
  wire         _has_inf_f32_1_is_NV_reg2_T_1 =
    _fp_a_is_zero_f32_1_T_2 & fp_b_is_inf_f32_1;
  wire         _has_inf_f16_0_is_NV_reg2_T = fp_a_is_inf_f16_0 & _fp_b_is_zero_f16_0_T_2;
  wire         _has_inf_f16_0_is_NV_reg2_T_1 =
    _fp_a_is_zero_f16_0_T_2 & fp_b_is_inf_f16_0;
  wire         _has_inf_f16_1_is_NV_reg2_T = fp_a_is_inf_f16_1 & _fp_b_is_zero_f16_1_T_2;
  wire         _has_inf_f16_1_is_NV_reg2_T_1 =
    _fp_a_is_zero_f16_1_T_2 & fp_b_is_inf_f16_1;
  wire         _has_inf_f16_2_is_NV_reg2_T = fp_a_is_inf_f16_2 & _fp_b_is_zero_f16_2_T_2;
  wire         _has_inf_f16_2_is_NV_reg2_T_1 =
    _fp_a_is_zero_f16_2_T_2 & fp_b_is_inf_f16_2;
  wire         _has_inf_f16_3_is_NV_reg2_T = fp_a_is_inf_f16_3 & _fp_b_is_zero_f16_3_T_2;
  wire         _has_inf_f16_3_is_NV_reg2_T_1 =
    _fp_a_is_zero_f16_3_T_2 & fp_b_is_inf_f16_3;
  wire [106:0] _adder_lowbit_f64_T = 107'(_U_CSA3to2_io_out_sum + _U_CSA3to2_io_out_car);
  wire [58:0]  _fp_c_rshift_result_high_inv_add1_T_22 =
    59'((is_fp64_reg0
           ? {3'h0, fp_c_rshiftValue_inv_f64_reg0[161:106]}
           : is_fp32_reg0
               ? {fp_c_rshiftValue_inv_f32_1_reg0[74:48],
                  5'h0,
                  fp_c_rshiftValue_inv_f32_0_reg0[74:48]}
               : {fp_c_rshiftValue_inv_f16_3_reg0[35:22],
                  1'h0,
                  fp_c_rshiftValue_inv_f16_2_reg0[35:22],
                  1'h0,
                  fp_c_rshiftValue_inv_f16_1_reg0[35:22],
                  1'h0,
                  fp_c_rshiftValue_inv_f16_0_reg0[35:22]})
        + {13'h0,
           ~is_fp32_reg0 & ~is_fp64_reg0,
           12'h0,
           is_fp32_reg0,
           1'h0,
           ~is_fp32_reg0 & ~is_fp64_reg0,
           14'h0,
           ~is_fp32_reg0 & ~is_fp64_reg0,
           15'h1});
  wire [55:0]  _adder_f64_T_2 =
    _adder_lowbit_f64_T[106]
      ? _fp_c_rshift_result_high_inv_add1_T_22[55:0]
      : fp_c_rshiftValue_inv_f64_reg0[161:106];
  wire [2:0]   _adder_f64_T_6 =
    3'(~{rshift_guard_f64, rshift_round_f64, rshift_sticky_f64} + 3'h1);
  wire [1:0]   _adder_f64_T_10 =
    is_sub_f64_reg0 ? _adder_f64_T_6[2:1] : {rshift_guard_f64, rshift_round_f64};
  wire [163:0] adder_f64 = {_adder_f64_T_2, _adder_lowbit_f64_T[105:0], _adder_f64_T_10};
  wire [26:0]  _adder_f32_0_T_2 =
    _adder_lowbit_f64_T[48]
      ? _fp_c_rshift_result_high_inv_add1_T_22[26:0]
      : fp_c_rshiftValue_inv_f32_0_reg0[74:48];
  wire [2:0]   _adder_f32_0_T_6 =
    3'(~{rshift_guard_f32_0, rshift_round_f32_0, rshift_sticky_f32_0} + 3'h1);
  wire [1:0]   _adder_f32_0_T_10 =
    adder_f32_0_r ? _adder_f32_0_T_6[2:1] : {rshift_guard_f32_0, rshift_round_f32_0};
  wire [76:0]  adder_f32_0 =
    {_adder_f32_0_T_2, _adder_lowbit_f64_T[47:0], _adder_f32_0_T_10};
  wire [26:0]  _adder_f32_1_T_2 =
    _adder_lowbit_f64_T[106]
      ? _fp_c_rshift_result_high_inv_add1_T_22[58:32]
      : fp_c_rshiftValue_inv_f32_1_reg0[74:48];
  wire [2:0]   _adder_f32_1_T_6 =
    3'(~{rshift_guard_f32_1, rshift_round_f32_1, rshift_sticky_f32_1} + 3'h1);
  wire [1:0]   _adder_f32_1_T_10 =
    adder_f32_1_r ? _adder_f32_1_T_6[2:1] : {rshift_guard_f32_1, rshift_round_f32_1};
  wire [76:0]  adder_f32_1 =
    {_adder_f32_1_T_2, _adder_lowbit_f64_T[105:58], _adder_f32_1_T_10};
  wire [13:0]  _adder_f16_0_T_2 =
    _adder_lowbit_f64_T[22]
      ? _fp_c_rshift_result_high_inv_add1_T_22[13:0]
      : fp_c_rshiftValue_inv_f16_0_reg0[35:22];
  wire [2:0]   _adder_f16_0_T_6 =
    3'(~{rshift_guard_f16_0, rshift_round_f16_0, rshift_sticky_f16_0} + 3'h1);
  wire [1:0]   _adder_f16_0_T_10 =
    adder_f16_0_r ? _adder_f16_0_T_6[2:1] : {rshift_guard_f16_0, rshift_round_f16_0};
  wire [37:0]  adder_f16_0 =
    {_adder_f16_0_T_2, _adder_lowbit_f64_T[21:0], _adder_f16_0_T_10};
  wire [13:0]  _adder_f16_1_T_2 =
    _adder_lowbit_f64_T[48]
      ? _fp_c_rshift_result_high_inv_add1_T_22[28:15]
      : fp_c_rshiftValue_inv_f16_1_reg0[35:22];
  wire [2:0]   _adder_f16_1_T_6 =
    3'(~{rshift_guard_f16_1, rshift_round_f16_1, rshift_sticky_f16_1} + 3'h1);
  wire [1:0]   _adder_f16_1_T_10 =
    adder_f16_1_r ? _adder_f16_1_T_6[2:1] : {rshift_guard_f16_1, rshift_round_f16_1};
  wire [37:0]  adder_f16_1 =
    {_adder_f16_1_T_2, _adder_lowbit_f64_T[47:26], _adder_f16_1_T_10};
  wire [13:0]  _adder_f16_2_T_2 =
    _adder_lowbit_f64_T[80]
      ? _fp_c_rshift_result_high_inv_add1_T_22[43:30]
      : fp_c_rshiftValue_inv_f16_2_reg0[35:22];
  wire [2:0]   _adder_f16_2_T_6 =
    3'(~{rshift_guard_f16_2, rshift_round_f16_2, rshift_sticky_f16_2} + 3'h1);
  wire [1:0]   _adder_f16_2_T_10 =
    adder_f16_2_r ? _adder_f16_2_T_6[2:1] : {rshift_guard_f16_2, rshift_round_f16_2};
  wire [37:0]  adder_f16_2 =
    {_adder_f16_2_T_2, _adder_lowbit_f64_T[79:58], _adder_f16_2_T_10};
  wire [13:0]  _adder_f16_3_T_2 =
    _adder_lowbit_f64_T[106]
      ? _fp_c_rshift_result_high_inv_add1_T_22[58:45]
      : fp_c_rshiftValue_inv_f16_3_reg0[35:22];
  wire [2:0]   _adder_f16_3_T_6 =
    3'(~{rshift_guard_f16_3, rshift_round_f16_3, rshift_sticky_f16_3} + 3'h1);
  wire [1:0]   _adder_f16_3_T_10 =
    adder_f16_3_r ? _adder_f16_3_T_6[2:1] : {rshift_guard_f16_3, rshift_round_f16_3};
  wire [37:0]  adder_f16_3 =
    {_adder_f16_3_T_2, _adder_lowbit_f64_T[105:84], _adder_f16_3_T_10};
  wire [162:0] adder_inv_f64 =
    {163{_adder_f64_T_2[55]}}
    ^ {_adder_f64_T_2[54:0], _adder_lowbit_f64_T[105:0], _adder_f64_T_10};
  wire [75:0]  adder_inv_f32_0 =
    {76{_adder_f32_0_T_2[26]}}
    ^ {_adder_f32_0_T_2[25:0], _adder_lowbit_f64_T[47:0], _adder_f32_0_T_10};
  wire [75:0]  adder_inv_f32_1 =
    {76{_adder_f32_1_T_2[26]}}
    ^ {_adder_f32_1_T_2[25:0], _adder_lowbit_f64_T[105:58], _adder_f32_1_T_10};
  wire [36:0]  adder_inv_f16_0 =
    {37{_adder_f16_0_T_2[13]}}
    ^ {_adder_f16_0_T_2[12:0], _adder_lowbit_f64_T[21:0], _adder_f16_0_T_10};
  wire [36:0]  adder_inv_f16_1 =
    {37{_adder_f16_1_T_2[13]}}
    ^ {_adder_f16_1_T_2[12:0], _adder_lowbit_f64_T[47:26], _adder_f16_1_T_10};
  wire [36:0]  adder_inv_f16_2 =
    {37{_adder_f16_2_T_2[13]}}
    ^ {_adder_f16_2_T_2[12:0], _adder_lowbit_f64_T[79:58], _adder_f16_2_T_10};
  wire [36:0]  adder_inv_f16_3 =
    {37{_adder_f16_3_T_2[13]}}
    ^ {_adder_f16_3_T_2[12:0], _adder_lowbit_f64_T[105:84], _adder_f16_3_T_10};
  wire [162:0] lshift_value_mask_f64 =
    (|(lshift_value_max_f64_reg0[11:8]))
      ? 163'h0
      : 163'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >> lshift_value_max_f64_reg0[7:0];
  wire [75:0]  lshift_value_mask_f32_0 =
    (|(lshift_value_max_f32_0_reg0[8:7]))
      ? 76'h0
      : 76'hFFFFFFFFFFFFFFFFFFF >> lshift_value_max_f32_0_reg0[6:0];
  wire [75:0]  lshift_value_mask_f32_1 =
    (|(lshift_value_max_f32_1_reg0[8:7]))
      ? 76'h0
      : 76'hFFFFFFFFFFFFFFFFFFF >> lshift_value_max_f32_1_reg0[6:0];
  wire [36:0]  lshift_value_mask_f16_0 = 37'h1FFFFFFFFF >> lshift_value_max_f16_0_reg0;
  wire [36:0]  lshift_value_mask_f16_1 = 37'h1FFFFFFFFF >> lshift_value_max_f16_1_reg0;
  wire [36:0]  lshift_value_mask_f16_2 = 37'h1FFFFFFFFF >> lshift_value_max_f16_2_reg0;
  wire [36:0]  lshift_value_mask_f16_3 = 37'h1FFFFFFFFF >> lshift_value_max_f16_3_reg0;
  wire [163:0] _tzd_adder_f64_reg1_T_1 =
    is_fp64_reg0
      ? adder_f64
      : {87'h1, _adder_f32_1_T_2, _adder_lowbit_f64_T[105:58], _adder_f32_1_T_10};
  wire [15:0]  _GEN =
    {{_tzd_adder_f64_reg1_T_1[23:16], _tzd_adder_f64_reg1_T_1[31:28]} & 12'hF0F, 4'h0}
    | {_tzd_adder_f64_reg1_T_1[31:24], _tzd_adder_f64_reg1_T_1[39:32]} & 16'hF0F;
  wire [37:0]  _GEN_0 =
    {_tzd_adder_f64_reg1_T_1[11:8],
     _tzd_adder_f64_reg1_T_1[15:12],
     _tzd_adder_f64_reg1_T_1[19:16],
     _GEN,
     _tzd_adder_f64_reg1_T_1[39:36],
     _tzd_adder_f64_reg1_T_1[43:40],
     _tzd_adder_f64_reg1_T_1[47:46]} & 38'h3333333333;
  wire [7:0]   _GEN_1 =
    _GEN_0[37:30] | {_tzd_adder_f64_reg1_T_1[15:12], _tzd_adder_f64_reg1_T_1[19:16]}
    & 8'h33;
  wire [15:0]  _GEN_2 = _GEN_0[29:14] | _GEN & 16'h3333;
  wire [1:0]   _GEN_3 = _GEN_0[11:10] | _tzd_adder_f64_reg1_T_1[37:36];
  wire [7:0]   _GEN_4 =
    {_GEN_0[5:0], 2'h0} | {_tzd_adder_f64_reg1_T_1[47:44], _tzd_adder_f64_reg1_T_1[51:48]}
    & 8'h33;
  wire [50:0]  _GEN_5 =
    {_tzd_adder_f64_reg1_T_1[5:4],
     _tzd_adder_f64_reg1_T_1[7:6],
     _tzd_adder_f64_reg1_T_1[9:8],
     _GEN_1,
     _GEN_2,
     _GEN[3:2],
     _GEN_3,
     _tzd_adder_f64_reg1_T_1[39:38],
     _tzd_adder_f64_reg1_T_1[41:40],
     _GEN_4,
     _tzd_adder_f64_reg1_T_1[51:50],
     _tzd_adder_f64_reg1_T_1[53:52],
     _tzd_adder_f64_reg1_T_1[55]} & 51'h5555555555555;
  wire [15:0]  _GEN_6 =
    {{_tzd_adder_f64_reg1_T_1[87:80], _tzd_adder_f64_reg1_T_1[95:92]} & 12'hF0F, 4'h0}
    | {_tzd_adder_f64_reg1_T_1[95:88], _tzd_adder_f64_reg1_T_1[103:96]} & 16'hF0F;
  wire [37:0]  _GEN_7 =
    {_tzd_adder_f64_reg1_T_1[75:72],
     _tzd_adder_f64_reg1_T_1[79:76],
     _tzd_adder_f64_reg1_T_1[83:80],
     _GEN_6,
     _tzd_adder_f64_reg1_T_1[103:100],
     _tzd_adder_f64_reg1_T_1[107:104],
     _tzd_adder_f64_reg1_T_1[111:110]} & 38'h3333333333;
  wire [7:0]   _GEN_8 =
    _GEN_7[37:30] | {_tzd_adder_f64_reg1_T_1[79:76], _tzd_adder_f64_reg1_T_1[83:80]}
    & 8'h33;
  wire [15:0]  _GEN_9 = _GEN_7[29:14] | _GEN_6 & 16'h3333;
  wire [1:0]   _GEN_10 = _GEN_7[11:10] | _tzd_adder_f64_reg1_T_1[101:100];
  wire [7:0]   _GEN_11 =
    {_GEN_7[5:0], 2'h0}
    | {_tzd_adder_f64_reg1_T_1[111:108], _tzd_adder_f64_reg1_T_1[115:112]} & 8'h33;
  wire [50:0]  _GEN_12 =
    {_tzd_adder_f64_reg1_T_1[69:68],
     _tzd_adder_f64_reg1_T_1[71:70],
     _tzd_adder_f64_reg1_T_1[73:72],
     _GEN_8,
     _GEN_9,
     _GEN_6[3:2],
     _GEN_10,
     _tzd_adder_f64_reg1_T_1[103:102],
     _tzd_adder_f64_reg1_T_1[105:104],
     _GEN_11,
     _tzd_adder_f64_reg1_T_1[115:114],
     _tzd_adder_f64_reg1_T_1[117:116],
     _tzd_adder_f64_reg1_T_1[119]} & 51'h5555555555555;
  wire [7:0]   _GEN_13 =
    {{_tzd_adder_f64_reg1_T_1[139:136], _tzd_adder_f64_reg1_T_1[143:142]} & 6'h33, 2'h0}
    | {_tzd_adder_f64_reg1_T_1[143:140], _tzd_adder_f64_reg1_T_1[147:144]} & 8'h33;
  wire [18:0]  _GEN_14 =
    {_tzd_adder_f64_reg1_T_1[133:132],
     _tzd_adder_f64_reg1_T_1[135:134],
     _tzd_adder_f64_reg1_T_1[137:136],
     _GEN_13,
     _tzd_adder_f64_reg1_T_1[147:146],
     _tzd_adder_f64_reg1_T_1[149:148],
     _tzd_adder_f64_reg1_T_1[151]} & 19'h55555;
  wire [15:0]  _GEN_15 =
    {{_adder_lowbit_f64_T[21:14], _adder_lowbit_f64_T[29:26]} & 12'hF0F, 4'h0}
    | {_adder_lowbit_f64_T[29:22], _adder_lowbit_f64_T[37:30]} & 16'hF0F;
  wire [37:0]  _GEN_16 =
    {_adder_lowbit_f64_T[9:6],
     _adder_lowbit_f64_T[13:10],
     _adder_lowbit_f64_T[17:14],
     _GEN_15,
     _adder_lowbit_f64_T[37:34],
     _adder_lowbit_f64_T[41:38],
     _adder_lowbit_f64_T[45:44]} & 38'h3333333333;
  wire [7:0]   _GEN_17 = {_adder_lowbit_f64_T[13:10], _adder_lowbit_f64_T[17:14]} & 8'h33;
  wire [7:0]   _GEN_18 = _GEN_16[37:30] | _GEN_17;
  wire [15:0]  _GEN_19 = _GEN_16[29:14] | _GEN_15 & 16'h3333;
  wire [1:0]   _GEN_20 = _GEN_16[11:10] | _adder_lowbit_f64_T[35:34];
  wire [5:0]   _GEN_21 =
    _GEN_16[5:0] | {_adder_lowbit_f64_T[45:42], _adder_f32_0_T_2[1:0]} & 6'hC;
  wire [50:0]  _GEN_22 =
    {_adder_lowbit_f64_T[3:2],
     _adder_lowbit_f64_T[5:4],
     _adder_lowbit_f64_T[7:6],
     _GEN_18,
     _GEN_19,
     _GEN_15[3:2],
     _GEN_20,
     _adder_lowbit_f64_T[37:36],
     _adder_lowbit_f64_T[39:38],
     _GEN_21,
     _adder_lowbit_f64_T[47:46],
     _adder_f32_0_T_2[1:0],
     _adder_f32_0_T_2[3:2],
     _adder_f32_0_T_2[5]} & 51'h5555555555555;
  wire [3:0]   _GEN_23 = {_adder_lowbit_f64_T[5:4], _adder_lowbit_f64_T[7:6]} & 4'h5;
  wire [7:0]   _GEN_24 =
    {{_adder_lowbit_f64_T[9:6], _adder_lowbit_f64_T[13:12]} & 6'h33, 2'h0} | _GEN_17;
  wire [18:0]  _GEN_25 =
    {_adder_lowbit_f64_T[3:2],
     _adder_lowbit_f64_T[5:4],
     _adder_lowbit_f64_T[7:6],
     _GEN_24,
     _adder_lowbit_f64_T[17:16],
     _adder_lowbit_f64_T[19:18],
     _adder_lowbit_f64_T[21]} & 19'h55555;
  wire [7:0]   _GEN_26 =
    {{_adder_lowbit_f64_T[35:32], _adder_lowbit_f64_T[39:38]} & 6'h33, 2'h0}
    | {_adder_lowbit_f64_T[39:36], _adder_lowbit_f64_T[43:40]} & 8'h33;
  wire [18:0]  _GEN_27 =
    {_adder_lowbit_f64_T[29:28],
     _adder_lowbit_f64_T[31:30],
     _adder_lowbit_f64_T[33:32],
     _GEN_26,
     _adder_lowbit_f64_T[43:42],
     _adder_lowbit_f64_T[45:44],
     _adder_lowbit_f64_T[47]} & 19'h55555;
  wire [7:0]   _GEN_28 =
    {{_adder_lowbit_f64_T[67:64], _adder_lowbit_f64_T[71:70]} & 6'h33, 2'h0}
    | {_adder_lowbit_f64_T[71:68], _adder_lowbit_f64_T[75:72]} & 8'h33;
  wire [18:0]  _GEN_29 =
    {_adder_lowbit_f64_T[61:60],
     _adder_lowbit_f64_T[63:62],
     _adder_lowbit_f64_T[65:64],
     _GEN_28,
     _adder_lowbit_f64_T[75:74],
     _adder_lowbit_f64_T[77:76],
     _adder_lowbit_f64_T[79]} & 19'h55555;
  wire [7:0]   _GEN_30 =
    {{_adder_lowbit_f64_T[93:90], _adder_lowbit_f64_T[97:96]} & 6'h33, 2'h0}
    | {_adder_lowbit_f64_T[97:94], _adder_lowbit_f64_T[101:98]} & 8'h33;
  wire [18:0]  _GEN_31 =
    {_adder_lowbit_f64_T[87:86],
     _adder_lowbit_f64_T[89:88],
     _adder_lowbit_f64_T[91:90],
     _GEN_30,
     _adder_lowbit_f64_T[101:100],
     _adder_lowbit_f64_T[103:102],
     _adder_lowbit_f64_T[105]} & 19'h55555;
  wire [15:0]  _GEN_32 =
    {{tzd_adder_f64_reg1_r[86:79], tzd_adder_f64_reg1_r[94:91]} & 12'hF0F, 4'h0}
    | {tzd_adder_f64_reg1_r[94:87], tzd_adder_f64_reg1_r[102:95]} & 16'hF0F;
  wire [37:0]  _GEN_33 =
    {tzd_adder_f64_reg1_r[74:71],
     tzd_adder_f64_reg1_r[78:75],
     tzd_adder_f64_reg1_r[82:79],
     _GEN_32,
     tzd_adder_f64_reg1_r[102:99],
     tzd_adder_f64_reg1_r[106:103],
     tzd_adder_f64_reg1_r[110:109]} & 38'h3333333333;
  wire [7:0]   _GEN_34 =
    _GEN_33[37:30] | {tzd_adder_f64_reg1_r[78:75], tzd_adder_f64_reg1_r[82:79]} & 8'h33;
  wire [15:0]  _GEN_35 = _GEN_33[29:14] | _GEN_32 & 16'h3333;
  wire [1:0]   _GEN_36 = _GEN_33[11:10] | tzd_adder_f64_reg1_r[100:99];
  wire [7:0]   _GEN_37 =
    {_GEN_33[5:0], 2'h0} | {tzd_adder_f64_reg1_r[110:107], tzd_adder_f64_reg1_r[114:111]}
    & 8'h33;
  wire [50:0]  _GEN_38 =
    {tzd_adder_f64_reg1_r[68:67],
     tzd_adder_f64_reg1_r[70:69],
     tzd_adder_f64_reg1_r[72:71],
     _GEN_34,
     _GEN_35,
     _GEN_32[3:2],
     _GEN_36,
     tzd_adder_f64_reg1_r[102:101],
     tzd_adder_f64_reg1_r[104:103],
     _GEN_37,
     tzd_adder_f64_reg1_r[114:113],
     tzd_adder_f64_reg1_r[116:115],
     tzd_adder_f64_reg1_r[118]} & 51'h5555555555555;
  wire [3:0]   _GEN_39 =
    _GEN_38[50:47] | {tzd_adder_f64_reg1_r[70:69], tzd_adder_f64_reg1_r[72:71]} & 4'h5;
  wire [7:0]   _GEN_40 = _GEN_38[46:39] | _GEN_34 & 8'h55;
  wire [15:0]  _GEN_41 = _GEN_38[38:23] | _GEN_35 & 16'h5555;
  wire [1:0]   _GEN_42 = {_GEN_32[3], 1'h0} | _GEN_36 & 2'h1;
  wire [3:0]   _GEN_43 =
    _GEN_38[18:15] | {tzd_adder_f64_reg1_r[102:101], tzd_adder_f64_reg1_r[104:103]}
    & 4'h5;
  wire [7:0]   _GEN_44 = _GEN_38[14:7] | _GEN_37 & 8'h55;
  wire [3:0]   _GEN_45 =
    {_GEN_38[2:0], 1'h0} | {tzd_adder_f64_reg1_r[118:117], tzd_adder_f64_reg1_r[120:119]}
    & 4'h5;
  wire [7:0]   _GEN_46 =
    {{tzd_adder_f64_reg1_r[138:135], tzd_adder_f64_reg1_r[142:141]} & 6'h33, 2'h0}
    | {tzd_adder_f64_reg1_r[142:139], tzd_adder_f64_reg1_r[146:143]} & 8'h33;
  wire [18:0]  _GEN_47 =
    {tzd_adder_f64_reg1_r[132:131],
     tzd_adder_f64_reg1_r[134:133],
     tzd_adder_f64_reg1_r[136:135],
     _GEN_46,
     tzd_adder_f64_reg1_r[146:145],
     tzd_adder_f64_reg1_r[148:147],
     tzd_adder_f64_reg1_r[150]} & 19'h55555;
  wire [3:0]   _GEN_48 =
    _GEN_47[18:15] | {tzd_adder_f64_reg1_r[134:133], tzd_adder_f64_reg1_r[136:135]}
    & 4'h5;
  wire [7:0]   _GEN_49 = _GEN_47[14:7] | _GEN_46 & 8'h55;
  wire [3:0]   _GEN_50 =
    {_GEN_47[2:0], 1'h0} | {tzd_adder_f64_reg1_r[150:149], tzd_adder_f64_reg1_r[152:151]}
    & 4'h5;
  wire [7:0]   _tzd_adder_f64_reg1_T_667 =
    tzd_adder_f64_reg1_r[126]
      ? 8'h25
      : tzd_adder_f64_reg1_r[125]
          ? 8'h26
          : tzd_adder_f64_reg1_r[124]
              ? 8'h27
              : tzd_adder_f64_reg1_r[123]
                  ? 8'h28
                  : tzd_adder_f64_reg1_r[122]
                      ? 8'h29
                      : tzd_adder_f64_reg1_r[121]
                          ? 8'h2A
                          : tzd_adder_f64_reg1_r[120]
                              ? 8'h2B
                              : _GEN_45[0]
                                  ? 8'h2C
                                  : _GEN_45[1]
                                      ? 8'h2D
                                      : _GEN_45[2]
                                          ? 8'h2E
                                          : _GEN_45[3]
                                              ? 8'h2F
                                              : tzd_adder_f64_reg1_r[115]
                                                  ? 8'h30
                                                  : tzd_adder_f64_reg1_r[114]
                                                      ? 8'h31
                                                      : _GEN_38[5]
                                                        | tzd_adder_f64_reg1_r[113]
                                                          ? 8'h32
                                                          : _GEN_37[1]
                                                              ? 8'h33
                                                              : _GEN_44[0]
                                                                  ? 8'h34
                                                                  : _GEN_44[1]
                                                                      ? 8'h35
                                                                      : _GEN_44[2]
                                                                          ? 8'h36
                                                                          : _GEN_44[3]
                                                                              ? 8'h37
                                                                              : _GEN_44[4]
                                                                                  ? 8'h38
                                                                                  : _GEN_44[5]
                                                                                      ? 8'h39
                                                                                      : _GEN_44[6]
                                                                                          ? 8'h3A
                                                                                          : _GEN_44[7]
                                                                                              ? 8'h3B
                                                                                              : _GEN_43[0]
                                                                                                  ? 8'h3C
                                                                                                  : _GEN_43[1]
                                                                                                      ? 8'h3D
                                                                                                      : _GEN_43[2]
                                                                                                          ? 8'h3E
                                                                                                          : _GEN_43[3]
                                                                                                              ? 8'h3F
                                                                                                              : _GEN_42[0]
                                                                                                                  ? 8'h40
                                                                                                                  : _GEN_42[1]
                                                                                                                      ? 8'h41
                                                                                                                      : _GEN_38[21]
                                                                                                                        | _GEN_32[2]
                                                                                                                          ? 8'h42
                                                                                                                          : _GEN_35[1]
                                                                                                                              ? 8'h43
                                                                                                                              : _GEN_41[0]
                                                                                                                                  ? 8'h44
                                                                                                                                  : _GEN_41[1]
                                                                                                                                      ? 8'h45
                                                                                                                                      : _GEN_41[2]
                                                                                                                                          ? 8'h46
                                                                                                                                          : _GEN_41[3]
                                                                                                                                              ? 8'h47
                                                                                                                                              : _GEN_41[4]
                                                                                                                                                  ? 8'h48
                                                                                                                                                  : _GEN_41[5]
                                                                                                                                                      ? 8'h49
                                                                                                                                                      : _GEN_41[6]
                                                                                                                                                          ? 8'h4A
                                                                                                                                                          : _GEN_41[7]
                                                                                                                                                              ? 8'h4B
                                                                                                                                                              : _GEN_41[8]
                                                                                                                                                                  ? 8'h4C
                                                                                                                                                                  : _GEN_41[9]
                                                                                                                                                                      ? 8'h4D
                                                                                                                                                                      : _GEN_41[10]
                                                                                                                                                                          ? 8'h4E
                                                                                                                                                                          : _GEN_41[11]
                                                                                                                                                                              ? 8'h4F
                                                                                                                                                                              : _GEN_41[12]
                                                                                                                                                                                  ? 8'h50
                                                                                                                                                                                  : _GEN_41[13]
                                                                                                                                                                                      ? 8'h51
                                                                                                                                                                                      : _GEN_41[14]
                                                                                                                                                                                          ? 8'h52
                                                                                                                                                                                          : _GEN_41[15]
                                                                                                                                                                                              ? 8'h53
                                                                                                                                                                                              : _GEN_40[0]
                                                                                                                                                                                                  ? 8'h54
                                                                                                                                                                                                  : _GEN_40[1]
                                                                                                                                                                                                      ? 8'h55
                                                                                                                                                                                                      : _GEN_40[2]
                                                                                                                                                                                                          ? 8'h56
                                                                                                                                                                                                          : _GEN_40[3]
                                                                                                                                                                                                              ? 8'h57
                                                                                                                                                                                                              : _GEN_40[4]
                                                                                                                                                                                                                  ? 8'h58
                                                                                                                                                                                                                  : _GEN_40[5]
                                                                                                                                                                                                                      ? 8'h59
                                                                                                                                                                                                                      : _GEN_40[6]
                                                                                                                                                                                                                          ? 8'h5A
                                                                                                                                                                                                                          : _GEN_40[7]
                                                                                                                                                                                                                              ? 8'h5B
                                                                                                                                                                                                                              : _GEN_39[0]
                                                                                                                                                                                                                                  ? 8'h5C
                                                                                                                                                                                                                                  : _GEN_39[1]
                                                                                                                                                                                                                                      ? 8'h5D
                                                                                                                                                                                                                                      : _GEN_39[2]
                                                                                                                                                                                                                                          ? 8'h5E
                                                                                                                                                                                                                                          : _GEN_39[3]
                                                                                                                                                                                                                                              ? 8'h5F
                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[67]
                                                                                                                                                                                                                                                  ? 8'h60
                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[66]
                                                                                                                                                                                                                                                      ? 8'h61
                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[65]
                                                                                                                                                                                                                                                          ? 8'h62
                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[64]
                                                                                                                                                                                                                                                              ? 8'h63
                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[63]
                                                                                                                                                                                                                                                                  ? 8'h64
                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[62]
                                                                                                                                                                                                                                                                      ? 8'h65
                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[61]
                                                                                                                                                                                                                                                                          ? 8'h66
                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[60]
                                                                                                                                                                                                                                                                              ? 8'h67
                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[59]
                                                                                                                                                                                                                                                                                  ? 8'h68
                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[58]
                                                                                                                                                                                                                                                                                      ? 8'h69
                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[57]
                                                                                                                                                                                                                                                                                          ? 8'h6A
                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[56]
                                                                                                                                                                                                                                                                                              ? 8'h6B
                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[55]
                                                                                                                                                                                                                                                                                                  ? 8'h6C
                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[54]
                                                                                                                                                                                                                                                                                                      ? 8'h6D
                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[53]
                                                                                                                                                                                                                                                                                                          ? 8'h6E
                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[52]
                                                                                                                                                                                                                                                                                                              ? 8'h6F
                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[51]
                                                                                                                                                                                                                                                                                                                  ? 8'h70
                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[50]
                                                                                                                                                                                                                                                                                                                      ? 8'h71
                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[49]
                                                                                                                                                                                                                                                                                                                          ? 8'h72
                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[48]
                                                                                                                                                                                                                                                                                                                              ? 8'h73
                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[47]
                                                                                                                                                                                                                                                                                                                                  ? 8'h74
                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[46]
                                                                                                                                                                                                                                                                                                                                      ? 8'h75
                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[45]
                                                                                                                                                                                                                                                                                                                                          ? 8'h76
                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[44]
                                                                                                                                                                                                                                                                                                                                              ? 8'h77
                                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[43]
                                                                                                                                                                                                                                                                                                                                                  ? 8'h78
                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[42]
                                                                                                                                                                                                                                                                                                                                                      ? 8'h79
                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[41]
                                                                                                                                                                                                                                                                                                                                                          ? 8'h7A
                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[40]
                                                                                                                                                                                                                                                                                                                                                              ? 8'h7B
                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[39]
                                                                                                                                                                                                                                                                                                                                                                  ? 8'h7C
                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[38]
                                                                                                                                                                                                                                                                                                                                                                      ? 8'h7D
                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[37]
                                                                                                                                                                                                                                                                                                                                                                          ? 8'h7E
                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[36]
                                                                                                                                                                                                                                                                                                                                                                              ? 8'h7F
                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[35]
                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h80
                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[34]
                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h81
                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[33]
                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h82
                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[32]
                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h83
                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[31]
                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h84
                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[30]
                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h85
                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[29]
                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h86
                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[28]
                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h87
                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[27]
                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h88
                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[26]
                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h89
                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[25]
                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h8A
                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[24]
                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8B
                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[23]
                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h8C
                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[22]
                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h8D
                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[21]
                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h8E
                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[20]
                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8F
                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[19]
                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h90
                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[18]
                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h91
                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[17]
                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h92
                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[16]
                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h93
                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[15]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h94
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[14]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h95
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[13]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h96
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[12]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h97
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[11]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h98
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[10]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h99
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[9]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h9A
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[8]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9B
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[7]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h9C
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[6]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h9D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[5]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h9E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[4]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : tzd_adder_f64_reg1_r[3]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'hA0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : tzd_adder_f64_reg1_r[2]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'hA1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : tzd_adder_f64_reg1_r[1]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'hA2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : tzd_adder_f64_reg1_r[0]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'hA3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : 8'hA4;
  wire [7:0]   tzd_adder_f64_reg1 =
    tzd_adder_f64_reg1_r[163]
      ? 8'h0
      : tzd_adder_f64_reg1_r[162]
          ? 8'h1
          : tzd_adder_f64_reg1_r[161]
              ? 8'h2
              : tzd_adder_f64_reg1_r[160]
                  ? 8'h3
                  : tzd_adder_f64_reg1_r[159]
                      ? 8'h4
                      : tzd_adder_f64_reg1_r[158]
                          ? 8'h5
                          : tzd_adder_f64_reg1_r[157]
                              ? 8'h6
                              : tzd_adder_f64_reg1_r[156]
                                  ? 8'h7
                                  : tzd_adder_f64_reg1_r[155]
                                      ? 8'h8
                                      : tzd_adder_f64_reg1_r[154]
                                          ? 8'h9
                                          : tzd_adder_f64_reg1_r[153]
                                              ? 8'hA
                                              : tzd_adder_f64_reg1_r[152]
                                                  ? 8'hB
                                                  : _GEN_50[0]
                                                      ? 8'hC
                                                      : _GEN_50[1]
                                                          ? 8'hD
                                                          : _GEN_50[2]
                                                              ? 8'hE
                                                              : _GEN_50[3]
                                                                  ? 8'hF
                                                                  : tzd_adder_f64_reg1_r[147]
                                                                      ? 8'h10
                                                                      : tzd_adder_f64_reg1_r[146]
                                                                          ? 8'h11
                                                                          : _GEN_47[5]
                                                                            | tzd_adder_f64_reg1_r[145]
                                                                              ? 8'h12
                                                                              : _GEN_46[1]
                                                                                  ? 8'h13
                                                                                  : _GEN_49[0]
                                                                                      ? 8'h14
                                                                                      : _GEN_49[1]
                                                                                          ? 8'h15
                                                                                          : _GEN_49[2]
                                                                                              ? 8'h16
                                                                                              : _GEN_49[3]
                                                                                                  ? 8'h17
                                                                                                  : _GEN_49[4]
                                                                                                      ? 8'h18
                                                                                                      : _GEN_49[5]
                                                                                                          ? 8'h19
                                                                                                          : _GEN_49[6]
                                                                                                              ? 8'h1A
                                                                                                              : _GEN_49[7]
                                                                                                                  ? 8'h1B
                                                                                                                  : _GEN_48[0]
                                                                                                                      ? 8'h1C
                                                                                                                      : _GEN_48[1]
                                                                                                                          ? 8'h1D
                                                                                                                          : _GEN_48[2]
                                                                                                                              ? 8'h1E
                                                                                                                              : _GEN_48[3]
                                                                                                                                  ? 8'h1F
                                                                                                                                  : tzd_adder_f64_reg1_r[131]
                                                                                                                                      ? 8'h20
                                                                                                                                      : tzd_adder_f64_reg1_r[130]
                                                                                                                                          ? 8'h21
                                                                                                                                          : tzd_adder_f64_reg1_r[129]
                                                                                                                                              ? 8'h22
                                                                                                                                              : tzd_adder_f64_reg1_r[128]
                                                                                                                                                  ? 8'h23
                                                                                                                                                  : tzd_adder_f64_reg1_r[127]
                                                                                                                                                      ? 8'h24
                                                                                                                                                      : _tzd_adder_f64_reg1_T_667;
  wire [6:0]   tzd_adder_f32_0_reg1 =
    tzd_adder_f32_0_reg1_r[76]
      ? 7'h0
      : tzd_adder_f32_0_reg1_r[75]
          ? 7'h1
          : tzd_adder_f32_0_reg1_r[74]
              ? 7'h2
              : tzd_adder_f32_0_reg1_r[73]
                  ? 7'h3
                  : tzd_adder_f32_0_reg1_r[72]
                      ? 7'h4
                      : tzd_adder_f32_0_reg1_r[71]
                          ? 7'h5
                          : tzd_adder_f32_0_reg1_r[70]
                              ? 7'h6
                              : tzd_adder_f32_0_reg1_r[69]
                                  ? 7'h7
                                  : tzd_adder_f32_0_reg1_r[68]
                                      ? 7'h8
                                      : tzd_adder_f32_0_reg1_r[67]
                                          ? 7'h9
                                          : tzd_adder_f32_0_reg1_r[66]
                                              ? 7'hA
                                              : tzd_adder_f32_0_reg1_r[65]
                                                  ? 7'hB
                                                  : tzd_adder_f32_0_reg1_r[64]
                                                      ? 7'hC
                                                      : tzd_adder_f32_0_reg1_r[63]
                                                          ? 7'hD
                                                          : tzd_adder_f32_0_reg1_r[62]
                                                              ? 7'hE
                                                              : tzd_adder_f32_0_reg1_r[61]
                                                                  ? 7'hF
                                                                  : tzd_adder_f32_0_reg1_r[60]
                                                                      ? 7'h10
                                                                      : tzd_adder_f32_0_reg1_r[59]
                                                                          ? 7'h11
                                                                          : tzd_adder_f32_0_reg1_r[58]
                                                                              ? 7'h12
                                                                              : tzd_adder_f32_0_reg1_r[57]
                                                                                  ? 7'h13
                                                                                  : tzd_adder_f32_0_reg1_r[56]
                                                                                      ? 7'h14
                                                                                      : tzd_adder_f32_0_reg1_r[55]
                                                                                          ? 7'h15
                                                                                          : tzd_adder_f32_0_reg1_r[54]
                                                                                              ? 7'h16
                                                                                              : tzd_adder_f32_0_reg1_r[53]
                                                                                                  ? 7'h17
                                                                                                  : tzd_adder_f32_0_reg1_r[52]
                                                                                                      ? 7'h18
                                                                                                      : tzd_adder_f32_0_reg1_r[51]
                                                                                                          ? 7'h19
                                                                                                          : tzd_adder_f32_0_reg1_r[50]
                                                                                                              ? 7'h1A
                                                                                                              : tzd_adder_f32_0_reg1_r[49]
                                                                                                                  ? 7'h1B
                                                                                                                  : tzd_adder_f32_0_reg1_r[48]
                                                                                                                      ? 7'h1C
                                                                                                                      : tzd_adder_f32_0_reg1_r[47]
                                                                                                                          ? 7'h1D
                                                                                                                          : tzd_adder_f32_0_reg1_r[46]
                                                                                                                              ? 7'h1E
                                                                                                                              : tzd_adder_f32_0_reg1_r[45]
                                                                                                                                  ? 7'h1F
                                                                                                                                  : tzd_adder_f32_0_reg1_r[44]
                                                                                                                                      ? 7'h20
                                                                                                                                      : tzd_adder_f32_0_reg1_r[43]
                                                                                                                                          ? 7'h21
                                                                                                                                          : tzd_adder_f32_0_reg1_r[42]
                                                                                                                                              ? 7'h22
                                                                                                                                              : tzd_adder_f32_0_reg1_r[41]
                                                                                                                                                  ? 7'h23
                                                                                                                                                  : tzd_adder_f32_0_reg1_r[40]
                                                                                                                                                      ? 7'h24
                                                                                                                                                      : tzd_adder_f32_0_reg1_r[39]
                                                                                                                                                          ? 7'h25
                                                                                                                                                          : tzd_adder_f32_0_reg1_r[38]
                                                                                                                                                              ? 7'h26
                                                                                                                                                              : tzd_adder_f32_0_reg1_r[37]
                                                                                                                                                                  ? 7'h27
                                                                                                                                                                  : tzd_adder_f32_0_reg1_r[36]
                                                                                                                                                                      ? 7'h28
                                                                                                                                                                      : tzd_adder_f32_0_reg1_r[35]
                                                                                                                                                                          ? 7'h29
                                                                                                                                                                          : tzd_adder_f32_0_reg1_r[34]
                                                                                                                                                                              ? 7'h2A
                                                                                                                                                                              : tzd_adder_f32_0_reg1_r[33]
                                                                                                                                                                                  ? 7'h2B
                                                                                                                                                                                  : tzd_adder_f32_0_reg1_r[32]
                                                                                                                                                                                      ? 7'h2C
                                                                                                                                                                                      : tzd_adder_f32_0_reg1_r[31]
                                                                                                                                                                                          ? 7'h2D
                                                                                                                                                                                          : tzd_adder_f32_0_reg1_r[30]
                                                                                                                                                                                              ? 7'h2E
                                                                                                                                                                                              : tzd_adder_f32_0_reg1_r[29]
                                                                                                                                                                                                  ? 7'h2F
                                                                                                                                                                                                  : tzd_adder_f32_0_reg1_r[28]
                                                                                                                                                                                                      ? 7'h30
                                                                                                                                                                                                      : tzd_adder_f32_0_reg1_r[27]
                                                                                                                                                                                                          ? 7'h31
                                                                                                                                                                                                          : tzd_adder_f32_0_reg1_r[26]
                                                                                                                                                                                                              ? 7'h32
                                                                                                                                                                                                              : tzd_adder_f32_0_reg1_r[25]
                                                                                                                                                                                                                  ? 7'h33
                                                                                                                                                                                                                  : tzd_adder_f32_0_reg1_r[24]
                                                                                                                                                                                                                      ? 7'h34
                                                                                                                                                                                                                      : tzd_adder_f32_0_reg1_r[23]
                                                                                                                                                                                                                          ? 7'h35
                                                                                                                                                                                                                          : tzd_adder_f32_0_reg1_r[22]
                                                                                                                                                                                                                              ? 7'h36
                                                                                                                                                                                                                              : tzd_adder_f32_0_reg1_r[21]
                                                                                                                                                                                                                                  ? 7'h37
                                                                                                                                                                                                                                  : tzd_adder_f32_0_reg1_r[20]
                                                                                                                                                                                                                                      ? 7'h38
                                                                                                                                                                                                                                      : tzd_adder_f32_0_reg1_r[19]
                                                                                                                                                                                                                                          ? 7'h39
                                                                                                                                                                                                                                          : tzd_adder_f32_0_reg1_r[18]
                                                                                                                                                                                                                                              ? 7'h3A
                                                                                                                                                                                                                                              : tzd_adder_f32_0_reg1_r[17]
                                                                                                                                                                                                                                                  ? 7'h3B
                                                                                                                                                                                                                                                  : tzd_adder_f32_0_reg1_r[16]
                                                                                                                                                                                                                                                      ? 7'h3C
                                                                                                                                                                                                                                                      : tzd_adder_f32_0_reg1_r[15]
                                                                                                                                                                                                                                                          ? 7'h3D
                                                                                                                                                                                                                                                          : tzd_adder_f32_0_reg1_r[14]
                                                                                                                                                                                                                                                              ? 7'h3E
                                                                                                                                                                                                                                                              : tzd_adder_f32_0_reg1_r[13]
                                                                                                                                                                                                                                                                  ? 7'h3F
                                                                                                                                                                                                                                                                  : tzd_adder_f32_0_reg1_r[12]
                                                                                                                                                                                                                                                                      ? 7'h40
                                                                                                                                                                                                                                                                      : tzd_adder_f32_0_reg1_r[11]
                                                                                                                                                                                                                                                                          ? 7'h41
                                                                                                                                                                                                                                                                          : tzd_adder_f32_0_reg1_r[10]
                                                                                                                                                                                                                                                                              ? 7'h42
                                                                                                                                                                                                                                                                              : tzd_adder_f32_0_reg1_r[9]
                                                                                                                                                                                                                                                                                  ? 7'h43
                                                                                                                                                                                                                                                                                  : tzd_adder_f32_0_reg1_r[8]
                                                                                                                                                                                                                                                                                      ? 7'h44
                                                                                                                                                                                                                                                                                      : tzd_adder_f32_0_reg1_r[7]
                                                                                                                                                                                                                                                                                          ? 7'h45
                                                                                                                                                                                                                                                                                          : tzd_adder_f32_0_reg1_r[6]
                                                                                                                                                                                                                                                                                              ? 7'h46
                                                                                                                                                                                                                                                                                              : tzd_adder_f32_0_reg1_r[5]
                                                                                                                                                                                                                                                                                                  ? 7'h47
                                                                                                                                                                                                                                                                                                  : tzd_adder_f32_0_reg1_r[4]
                                                                                                                                                                                                                                                                                                      ? 7'h48
                                                                                                                                                                                                                                                                                                      : tzd_adder_f32_0_reg1_r[3]
                                                                                                                                                                                                                                                                                                          ? 7'h49
                                                                                                                                                                                                                                                                                                          : tzd_adder_f32_0_reg1_r[2]
                                                                                                                                                                                                                                                                                                              ? 7'h4A
                                                                                                                                                                                                                                                                                                              : tzd_adder_f32_0_reg1_r[1]
                                                                                                                                                                                                                                                                                                                  ? 7'h4B
                                                                                                                                                                                                                                                                                                                  : {6'h26,
                                                                                                                                                                                                                                                                                                                     ~(tzd_adder_f32_0_reg1_r[0])};
  wire [5:0]   tzd_adder_f16_0_reg1 =
    tzd_adder_f16_0_reg1_r[37]
      ? 6'h0
      : tzd_adder_f16_0_reg1_r[36]
          ? 6'h1
          : tzd_adder_f16_0_reg1_r[35]
              ? 6'h2
              : tzd_adder_f16_0_reg1_r[34]
                  ? 6'h3
                  : tzd_adder_f16_0_reg1_r[33]
                      ? 6'h4
                      : tzd_adder_f16_0_reg1_r[32]
                          ? 6'h5
                          : tzd_adder_f16_0_reg1_r[31]
                              ? 6'h6
                              : tzd_adder_f16_0_reg1_r[30]
                                  ? 6'h7
                                  : tzd_adder_f16_0_reg1_r[29]
                                      ? 6'h8
                                      : tzd_adder_f16_0_reg1_r[28]
                                          ? 6'h9
                                          : tzd_adder_f16_0_reg1_r[27]
                                              ? 6'hA
                                              : tzd_adder_f16_0_reg1_r[26]
                                                  ? 6'hB
                                                  : tzd_adder_f16_0_reg1_r[25]
                                                      ? 6'hC
                                                      : tzd_adder_f16_0_reg1_r[24]
                                                          ? 6'hD
                                                          : tzd_adder_f16_0_reg1_r[23]
                                                              ? 6'hE
                                                              : tzd_adder_f16_0_reg1_r[22]
                                                                  ? 6'hF
                                                                  : tzd_adder_f16_0_reg1_r[21]
                                                                      ? 6'h10
                                                                      : tzd_adder_f16_0_reg1_r[20]
                                                                          ? 6'h11
                                                                          : tzd_adder_f16_0_reg1_r[19]
                                                                              ? 6'h12
                                                                              : tzd_adder_f16_0_reg1_r[18]
                                                                                  ? 6'h13
                                                                                  : tzd_adder_f16_0_reg1_r[17]
                                                                                      ? 6'h14
                                                                                      : tzd_adder_f16_0_reg1_r[16]
                                                                                          ? 6'h15
                                                                                          : tzd_adder_f16_0_reg1_r[15]
                                                                                              ? 6'h16
                                                                                              : tzd_adder_f16_0_reg1_r[14]
                                                                                                  ? 6'h17
                                                                                                  : tzd_adder_f16_0_reg1_r[13]
                                                                                                      ? 6'h18
                                                                                                      : tzd_adder_f16_0_reg1_r[12]
                                                                                                          ? 6'h19
                                                                                                          : tzd_adder_f16_0_reg1_r[11]
                                                                                                              ? 6'h1A
                                                                                                              : tzd_adder_f16_0_reg1_r[10]
                                                                                                                  ? 6'h1B
                                                                                                                  : tzd_adder_f16_0_reg1_r[9]
                                                                                                                      ? 6'h1C
                                                                                                                      : tzd_adder_f16_0_reg1_r[8]
                                                                                                                          ? 6'h1D
                                                                                                                          : tzd_adder_f16_0_reg1_r[7]
                                                                                                                              ? 6'h1E
                                                                                                                              : tzd_adder_f16_0_reg1_r[6]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : tzd_adder_f16_0_reg1_r[5]
                                                                                                                                      ? 6'h20
                                                                                                                                      : tzd_adder_f16_0_reg1_r[4]
                                                                                                                                          ? 6'h21
                                                                                                                                          : tzd_adder_f16_0_reg1_r[3]
                                                                                                                                              ? 6'h22
                                                                                                                                              : tzd_adder_f16_0_reg1_r[2]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : tzd_adder_f16_0_reg1_r[1]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : tzd_adder_f16_0_reg1_r[0]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : 6'h26;
  wire [5:0]   tzd_adder_f16_1_reg1 =
    tzd_adder_f16_1_reg1_r[37]
      ? 6'h0
      : tzd_adder_f16_1_reg1_r[36]
          ? 6'h1
          : tzd_adder_f16_1_reg1_r[35]
              ? 6'h2
              : tzd_adder_f16_1_reg1_r[34]
                  ? 6'h3
                  : tzd_adder_f16_1_reg1_r[33]
                      ? 6'h4
                      : tzd_adder_f16_1_reg1_r[32]
                          ? 6'h5
                          : tzd_adder_f16_1_reg1_r[31]
                              ? 6'h6
                              : tzd_adder_f16_1_reg1_r[30]
                                  ? 6'h7
                                  : tzd_adder_f16_1_reg1_r[29]
                                      ? 6'h8
                                      : tzd_adder_f16_1_reg1_r[28]
                                          ? 6'h9
                                          : tzd_adder_f16_1_reg1_r[27]
                                              ? 6'hA
                                              : tzd_adder_f16_1_reg1_r[26]
                                                  ? 6'hB
                                                  : tzd_adder_f16_1_reg1_r[25]
                                                      ? 6'hC
                                                      : tzd_adder_f16_1_reg1_r[24]
                                                          ? 6'hD
                                                          : tzd_adder_f16_1_reg1_r[23]
                                                              ? 6'hE
                                                              : tzd_adder_f16_1_reg1_r[22]
                                                                  ? 6'hF
                                                                  : tzd_adder_f16_1_reg1_r[21]
                                                                      ? 6'h10
                                                                      : tzd_adder_f16_1_reg1_r[20]
                                                                          ? 6'h11
                                                                          : tzd_adder_f16_1_reg1_r[19]
                                                                              ? 6'h12
                                                                              : tzd_adder_f16_1_reg1_r[18]
                                                                                  ? 6'h13
                                                                                  : tzd_adder_f16_1_reg1_r[17]
                                                                                      ? 6'h14
                                                                                      : tzd_adder_f16_1_reg1_r[16]
                                                                                          ? 6'h15
                                                                                          : tzd_adder_f16_1_reg1_r[15]
                                                                                              ? 6'h16
                                                                                              : tzd_adder_f16_1_reg1_r[14]
                                                                                                  ? 6'h17
                                                                                                  : tzd_adder_f16_1_reg1_r[13]
                                                                                                      ? 6'h18
                                                                                                      : tzd_adder_f16_1_reg1_r[12]
                                                                                                          ? 6'h19
                                                                                                          : tzd_adder_f16_1_reg1_r[11]
                                                                                                              ? 6'h1A
                                                                                                              : tzd_adder_f16_1_reg1_r[10]
                                                                                                                  ? 6'h1B
                                                                                                                  : tzd_adder_f16_1_reg1_r[9]
                                                                                                                      ? 6'h1C
                                                                                                                      : tzd_adder_f16_1_reg1_r[8]
                                                                                                                          ? 6'h1D
                                                                                                                          : tzd_adder_f16_1_reg1_r[7]
                                                                                                                              ? 6'h1E
                                                                                                                              : tzd_adder_f16_1_reg1_r[6]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : tzd_adder_f16_1_reg1_r[5]
                                                                                                                                      ? 6'h20
                                                                                                                                      : tzd_adder_f16_1_reg1_r[4]
                                                                                                                                          ? 6'h21
                                                                                                                                          : tzd_adder_f16_1_reg1_r[3]
                                                                                                                                              ? 6'h22
                                                                                                                                              : tzd_adder_f16_1_reg1_r[2]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : tzd_adder_f16_1_reg1_r[1]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : tzd_adder_f16_1_reg1_r[0]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : 6'h26;
  wire [5:0]   tzd_adder_f16_2_reg1 =
    tzd_adder_f16_2_reg1_r[37]
      ? 6'h0
      : tzd_adder_f16_2_reg1_r[36]
          ? 6'h1
          : tzd_adder_f16_2_reg1_r[35]
              ? 6'h2
              : tzd_adder_f16_2_reg1_r[34]
                  ? 6'h3
                  : tzd_adder_f16_2_reg1_r[33]
                      ? 6'h4
                      : tzd_adder_f16_2_reg1_r[32]
                          ? 6'h5
                          : tzd_adder_f16_2_reg1_r[31]
                              ? 6'h6
                              : tzd_adder_f16_2_reg1_r[30]
                                  ? 6'h7
                                  : tzd_adder_f16_2_reg1_r[29]
                                      ? 6'h8
                                      : tzd_adder_f16_2_reg1_r[28]
                                          ? 6'h9
                                          : tzd_adder_f16_2_reg1_r[27]
                                              ? 6'hA
                                              : tzd_adder_f16_2_reg1_r[26]
                                                  ? 6'hB
                                                  : tzd_adder_f16_2_reg1_r[25]
                                                      ? 6'hC
                                                      : tzd_adder_f16_2_reg1_r[24]
                                                          ? 6'hD
                                                          : tzd_adder_f16_2_reg1_r[23]
                                                              ? 6'hE
                                                              : tzd_adder_f16_2_reg1_r[22]
                                                                  ? 6'hF
                                                                  : tzd_adder_f16_2_reg1_r[21]
                                                                      ? 6'h10
                                                                      : tzd_adder_f16_2_reg1_r[20]
                                                                          ? 6'h11
                                                                          : tzd_adder_f16_2_reg1_r[19]
                                                                              ? 6'h12
                                                                              : tzd_adder_f16_2_reg1_r[18]
                                                                                  ? 6'h13
                                                                                  : tzd_adder_f16_2_reg1_r[17]
                                                                                      ? 6'h14
                                                                                      : tzd_adder_f16_2_reg1_r[16]
                                                                                          ? 6'h15
                                                                                          : tzd_adder_f16_2_reg1_r[15]
                                                                                              ? 6'h16
                                                                                              : tzd_adder_f16_2_reg1_r[14]
                                                                                                  ? 6'h17
                                                                                                  : tzd_adder_f16_2_reg1_r[13]
                                                                                                      ? 6'h18
                                                                                                      : tzd_adder_f16_2_reg1_r[12]
                                                                                                          ? 6'h19
                                                                                                          : tzd_adder_f16_2_reg1_r[11]
                                                                                                              ? 6'h1A
                                                                                                              : tzd_adder_f16_2_reg1_r[10]
                                                                                                                  ? 6'h1B
                                                                                                                  : tzd_adder_f16_2_reg1_r[9]
                                                                                                                      ? 6'h1C
                                                                                                                      : tzd_adder_f16_2_reg1_r[8]
                                                                                                                          ? 6'h1D
                                                                                                                          : tzd_adder_f16_2_reg1_r[7]
                                                                                                                              ? 6'h1E
                                                                                                                              : tzd_adder_f16_2_reg1_r[6]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : tzd_adder_f16_2_reg1_r[5]
                                                                                                                                      ? 6'h20
                                                                                                                                      : tzd_adder_f16_2_reg1_r[4]
                                                                                                                                          ? 6'h21
                                                                                                                                          : tzd_adder_f16_2_reg1_r[3]
                                                                                                                                              ? 6'h22
                                                                                                                                              : tzd_adder_f16_2_reg1_r[2]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : tzd_adder_f16_2_reg1_r[1]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : tzd_adder_f16_2_reg1_r[0]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : 6'h26;
  wire [5:0]   tzd_adder_f16_3_reg1 =
    tzd_adder_f16_3_reg1_r[37]
      ? 6'h0
      : tzd_adder_f16_3_reg1_r[36]
          ? 6'h1
          : tzd_adder_f16_3_reg1_r[35]
              ? 6'h2
              : tzd_adder_f16_3_reg1_r[34]
                  ? 6'h3
                  : tzd_adder_f16_3_reg1_r[33]
                      ? 6'h4
                      : tzd_adder_f16_3_reg1_r[32]
                          ? 6'h5
                          : tzd_adder_f16_3_reg1_r[31]
                              ? 6'h6
                              : tzd_adder_f16_3_reg1_r[30]
                                  ? 6'h7
                                  : tzd_adder_f16_3_reg1_r[29]
                                      ? 6'h8
                                      : tzd_adder_f16_3_reg1_r[28]
                                          ? 6'h9
                                          : tzd_adder_f16_3_reg1_r[27]
                                              ? 6'hA
                                              : tzd_adder_f16_3_reg1_r[26]
                                                  ? 6'hB
                                                  : tzd_adder_f16_3_reg1_r[25]
                                                      ? 6'hC
                                                      : tzd_adder_f16_3_reg1_r[24]
                                                          ? 6'hD
                                                          : tzd_adder_f16_3_reg1_r[23]
                                                              ? 6'hE
                                                              : tzd_adder_f16_3_reg1_r[22]
                                                                  ? 6'hF
                                                                  : tzd_adder_f16_3_reg1_r[21]
                                                                      ? 6'h10
                                                                      : tzd_adder_f16_3_reg1_r[20]
                                                                          ? 6'h11
                                                                          : tzd_adder_f16_3_reg1_r[19]
                                                                              ? 6'h12
                                                                              : tzd_adder_f16_3_reg1_r[18]
                                                                                  ? 6'h13
                                                                                  : tzd_adder_f16_3_reg1_r[17]
                                                                                      ? 6'h14
                                                                                      : tzd_adder_f16_3_reg1_r[16]
                                                                                          ? 6'h15
                                                                                          : tzd_adder_f16_3_reg1_r[15]
                                                                                              ? 6'h16
                                                                                              : tzd_adder_f16_3_reg1_r[14]
                                                                                                  ? 6'h17
                                                                                                  : tzd_adder_f16_3_reg1_r[13]
                                                                                                      ? 6'h18
                                                                                                      : tzd_adder_f16_3_reg1_r[12]
                                                                                                          ? 6'h19
                                                                                                          : tzd_adder_f16_3_reg1_r[11]
                                                                                                              ? 6'h1A
                                                                                                              : tzd_adder_f16_3_reg1_r[10]
                                                                                                                  ? 6'h1B
                                                                                                                  : tzd_adder_f16_3_reg1_r[9]
                                                                                                                      ? 6'h1C
                                                                                                                      : tzd_adder_f16_3_reg1_r[8]
                                                                                                                          ? 6'h1D
                                                                                                                          : tzd_adder_f16_3_reg1_r[7]
                                                                                                                              ? 6'h1E
                                                                                                                              : tzd_adder_f16_3_reg1_r[6]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : tzd_adder_f16_3_reg1_r[5]
                                                                                                                                      ? 6'h20
                                                                                                                                      : tzd_adder_f16_3_reg1_r[4]
                                                                                                                                          ? 6'h21
                                                                                                                                          : tzd_adder_f16_3_reg1_r[3]
                                                                                                                                              ? 6'h22
                                                                                                                                              : tzd_adder_f16_3_reg1_r[2]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : tzd_adder_f16_3_reg1_r[1]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : tzd_adder_f16_3_reg1_r[0]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : 6'h26;
  wire [15:0]  _GEN_51 =
    {{lzd_adder_inv_mask_f64_r[86:79], lzd_adder_inv_mask_f64_r[94:91]} & 12'hF0F, 4'h0}
    | {lzd_adder_inv_mask_f64_r[94:87], lzd_adder_inv_mask_f64_r[102:95]} & 16'hF0F;
  wire [37:0]  _GEN_52 =
    {lzd_adder_inv_mask_f64_r[74:71],
     lzd_adder_inv_mask_f64_r[78:75],
     lzd_adder_inv_mask_f64_r[82:79],
     _GEN_51,
     lzd_adder_inv_mask_f64_r[102:99],
     lzd_adder_inv_mask_f64_r[106:103],
     lzd_adder_inv_mask_f64_r[110:109]} & 38'h3333333333;
  wire [7:0]   _GEN_53 =
    _GEN_52[37:30] | {lzd_adder_inv_mask_f64_r[78:75], lzd_adder_inv_mask_f64_r[82:79]}
    & 8'h33;
  wire [15:0]  _GEN_54 = _GEN_52[29:14] | _GEN_51 & 16'h3333;
  wire [1:0]   _GEN_55 = _GEN_52[11:10] | lzd_adder_inv_mask_f64_r[100:99];
  wire [7:0]   _GEN_56 =
    {_GEN_52[5:0], 2'h0}
    | {lzd_adder_inv_mask_f64_r[110:107], lzd_adder_inv_mask_f64_r[114:111]} & 8'h33;
  wire [50:0]  _GEN_57 =
    {lzd_adder_inv_mask_f64_r[68:67],
     lzd_adder_inv_mask_f64_r[70:69],
     lzd_adder_inv_mask_f64_r[72:71],
     _GEN_53,
     _GEN_54,
     _GEN_51[3:2],
     _GEN_55,
     lzd_adder_inv_mask_f64_r[102:101],
     lzd_adder_inv_mask_f64_r[104:103],
     _GEN_56,
     lzd_adder_inv_mask_f64_r[114:113],
     lzd_adder_inv_mask_f64_r[116:115],
     lzd_adder_inv_mask_f64_r[118]} & 51'h5555555555555;
  wire [3:0]   _GEN_58 =
    _GEN_57[50:47] | {lzd_adder_inv_mask_f64_r[70:69], lzd_adder_inv_mask_f64_r[72:71]}
    & 4'h5;
  wire [7:0]   _GEN_59 = _GEN_57[46:39] | _GEN_53 & 8'h55;
  wire [15:0]  _GEN_60 = _GEN_57[38:23] | _GEN_54 & 16'h5555;
  wire [1:0]   _GEN_61 = {_GEN_51[3], 1'h0} | _GEN_55 & 2'h1;
  wire [3:0]   _GEN_62 =
    _GEN_57[18:15]
    | {lzd_adder_inv_mask_f64_r[102:101], lzd_adder_inv_mask_f64_r[104:103]} & 4'h5;
  wire [7:0]   _GEN_63 = _GEN_57[14:7] | _GEN_56 & 8'h55;
  wire [3:0]   _GEN_64 =
    {_GEN_57[2:0], 1'h0}
    | {lzd_adder_inv_mask_f64_r[118:117], lzd_adder_inv_mask_f64_r[120:119]} & 4'h5;
  wire [7:0]   _GEN_65 =
    {{lzd_adder_inv_mask_f64_r[138:135], lzd_adder_inv_mask_f64_r[142:141]} & 6'h33, 2'h0}
    | {lzd_adder_inv_mask_f64_r[142:139], lzd_adder_inv_mask_f64_r[146:143]} & 8'h33;
  wire [18:0]  _GEN_66 =
    {lzd_adder_inv_mask_f64_r[132:131],
     lzd_adder_inv_mask_f64_r[134:133],
     lzd_adder_inv_mask_f64_r[136:135],
     _GEN_65,
     lzd_adder_inv_mask_f64_r[146:145],
     lzd_adder_inv_mask_f64_r[148:147],
     lzd_adder_inv_mask_f64_r[150]} & 19'h55555;
  wire [3:0]   _GEN_67 =
    _GEN_66[18:15]
    | {lzd_adder_inv_mask_f64_r[134:133], lzd_adder_inv_mask_f64_r[136:135]} & 4'h5;
  wire [7:0]   _GEN_68 = _GEN_66[14:7] | _GEN_65 & 8'h55;
  wire [3:0]   _GEN_69 =
    {_GEN_66[2:0], 1'h0}
    | {lzd_adder_inv_mask_f64_r[150:149], lzd_adder_inv_mask_f64_r[152:151]} & 4'h5;
  wire [7:0]   _lzd_adder_inv_mask_f64_T_481 =
    lzd_adder_inv_mask_f64_r[126]
      ? 8'h24
      : lzd_adder_inv_mask_f64_r[125]
          ? 8'h25
          : lzd_adder_inv_mask_f64_r[124]
              ? 8'h26
              : lzd_adder_inv_mask_f64_r[123]
                  ? 8'h27
                  : lzd_adder_inv_mask_f64_r[122]
                      ? 8'h28
                      : lzd_adder_inv_mask_f64_r[121]
                          ? 8'h29
                          : lzd_adder_inv_mask_f64_r[120]
                              ? 8'h2A
                              : _GEN_64[0]
                                  ? 8'h2B
                                  : _GEN_64[1]
                                      ? 8'h2C
                                      : _GEN_64[2]
                                          ? 8'h2D
                                          : _GEN_64[3]
                                              ? 8'h2E
                                              : lzd_adder_inv_mask_f64_r[115]
                                                  ? 8'h2F
                                                  : lzd_adder_inv_mask_f64_r[114]
                                                      ? 8'h30
                                                      : _GEN_57[5]
                                                        | lzd_adder_inv_mask_f64_r[113]
                                                          ? 8'h31
                                                          : _GEN_56[1]
                                                              ? 8'h32
                                                              : _GEN_63[0]
                                                                  ? 8'h33
                                                                  : _GEN_63[1]
                                                                      ? 8'h34
                                                                      : _GEN_63[2]
                                                                          ? 8'h35
                                                                          : _GEN_63[3]
                                                                              ? 8'h36
                                                                              : _GEN_63[4]
                                                                                  ? 8'h37
                                                                                  : _GEN_63[5]
                                                                                      ? 8'h38
                                                                                      : _GEN_63[6]
                                                                                          ? 8'h39
                                                                                          : _GEN_63[7]
                                                                                              ? 8'h3A
                                                                                              : _GEN_62[0]
                                                                                                  ? 8'h3B
                                                                                                  : _GEN_62[1]
                                                                                                      ? 8'h3C
                                                                                                      : _GEN_62[2]
                                                                                                          ? 8'h3D
                                                                                                          : _GEN_62[3]
                                                                                                              ? 8'h3E
                                                                                                              : _GEN_61[0]
                                                                                                                  ? 8'h3F
                                                                                                                  : _GEN_61[1]
                                                                                                                      ? 8'h40
                                                                                                                      : _GEN_57[21]
                                                                                                                        | _GEN_51[2]
                                                                                                                          ? 8'h41
                                                                                                                          : _GEN_54[1]
                                                                                                                              ? 8'h42
                                                                                                                              : _GEN_60[0]
                                                                                                                                  ? 8'h43
                                                                                                                                  : _GEN_60[1]
                                                                                                                                      ? 8'h44
                                                                                                                                      : _GEN_60[2]
                                                                                                                                          ? 8'h45
                                                                                                                                          : _GEN_60[3]
                                                                                                                                              ? 8'h46
                                                                                                                                              : _GEN_60[4]
                                                                                                                                                  ? 8'h47
                                                                                                                                                  : _GEN_60[5]
                                                                                                                                                      ? 8'h48
                                                                                                                                                      : _GEN_60[6]
                                                                                                                                                          ? 8'h49
                                                                                                                                                          : _GEN_60[7]
                                                                                                                                                              ? 8'h4A
                                                                                                                                                              : _GEN_60[8]
                                                                                                                                                                  ? 8'h4B
                                                                                                                                                                  : _GEN_60[9]
                                                                                                                                                                      ? 8'h4C
                                                                                                                                                                      : _GEN_60[10]
                                                                                                                                                                          ? 8'h4D
                                                                                                                                                                          : _GEN_60[11]
                                                                                                                                                                              ? 8'h4E
                                                                                                                                                                              : _GEN_60[12]
                                                                                                                                                                                  ? 8'h4F
                                                                                                                                                                                  : _GEN_60[13]
                                                                                                                                                                                      ? 8'h50
                                                                                                                                                                                      : _GEN_60[14]
                                                                                                                                                                                          ? 8'h51
                                                                                                                                                                                          : _GEN_60[15]
                                                                                                                                                                                              ? 8'h52
                                                                                                                                                                                              : _GEN_59[0]
                                                                                                                                                                                                  ? 8'h53
                                                                                                                                                                                                  : _GEN_59[1]
                                                                                                                                                                                                      ? 8'h54
                                                                                                                                                                                                      : _GEN_59[2]
                                                                                                                                                                                                          ? 8'h55
                                                                                                                                                                                                          : _GEN_59[3]
                                                                                                                                                                                                              ? 8'h56
                                                                                                                                                                                                              : _GEN_59[4]
                                                                                                                                                                                                                  ? 8'h57
                                                                                                                                                                                                                  : _GEN_59[5]
                                                                                                                                                                                                                      ? 8'h58
                                                                                                                                                                                                                      : _GEN_59[6]
                                                                                                                                                                                                                          ? 8'h59
                                                                                                                                                                                                                          : _GEN_59[7]
                                                                                                                                                                                                                              ? 8'h5A
                                                                                                                                                                                                                              : _GEN_58[0]
                                                                                                                                                                                                                                  ? 8'h5B
                                                                                                                                                                                                                                  : _GEN_58[1]
                                                                                                                                                                                                                                      ? 8'h5C
                                                                                                                                                                                                                                      : _GEN_58[2]
                                                                                                                                                                                                                                          ? 8'h5D
                                                                                                                                                                                                                                          : _GEN_58[3]
                                                                                                                                                                                                                                              ? 8'h5E
                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[67]
                                                                                                                                                                                                                                                  ? 8'h5F
                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[66]
                                                                                                                                                                                                                                                      ? 8'h60
                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[65]
                                                                                                                                                                                                                                                          ? 8'h61
                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[64]
                                                                                                                                                                                                                                                              ? 8'h62
                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[63]
                                                                                                                                                                                                                                                                  ? 8'h63
                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[62]
                                                                                                                                                                                                                                                                      ? 8'h64
                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[61]
                                                                                                                                                                                                                                                                          ? 8'h65
                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[60]
                                                                                                                                                                                                                                                                              ? 8'h66
                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[59]
                                                                                                                                                                                                                                                                                  ? 8'h67
                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[58]
                                                                                                                                                                                                                                                                                      ? 8'h68
                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[57]
                                                                                                                                                                                                                                                                                          ? 8'h69
                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[56]
                                                                                                                                                                                                                                                                                              ? 8'h6A
                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[55]
                                                                                                                                                                                                                                                                                                  ? 8'h6B
                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[54]
                                                                                                                                                                                                                                                                                                      ? 8'h6C
                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[53]
                                                                                                                                                                                                                                                                                                          ? 8'h6D
                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[52]
                                                                                                                                                                                                                                                                                                              ? 8'h6E
                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[51]
                                                                                                                                                                                                                                                                                                                  ? 8'h6F
                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[50]
                                                                                                                                                                                                                                                                                                                      ? 8'h70
                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[49]
                                                                                                                                                                                                                                                                                                                          ? 8'h71
                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[48]
                                                                                                                                                                                                                                                                                                                              ? 8'h72
                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[47]
                                                                                                                                                                                                                                                                                                                                  ? 8'h73
                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[46]
                                                                                                                                                                                                                                                                                                                                      ? 8'h74
                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[45]
                                                                                                                                                                                                                                                                                                                                          ? 8'h75
                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[44]
                                                                                                                                                                                                                                                                                                                                              ? 8'h76
                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[43]
                                                                                                                                                                                                                                                                                                                                                  ? 8'h77
                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[42]
                                                                                                                                                                                                                                                                                                                                                      ? 8'h78
                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[41]
                                                                                                                                                                                                                                                                                                                                                          ? 8'h79
                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[40]
                                                                                                                                                                                                                                                                                                                                                              ? 8'h7A
                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[39]
                                                                                                                                                                                                                                                                                                                                                                  ? 8'h7B
                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[38]
                                                                                                                                                                                                                                                                                                                                                                      ? 8'h7C
                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[37]
                                                                                                                                                                                                                                                                                                                                                                          ? 8'h7D
                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[36]
                                                                                                                                                                                                                                                                                                                                                                              ? 8'h7E
                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[35]
                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h7F
                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[34]
                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h80
                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[33]
                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h81
                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[32]
                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h82
                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[31]
                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h83
                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[30]
                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h84
                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[29]
                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h85
                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[28]
                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h86
                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[27]
                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h87
                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[26]
                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h88
                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[25]
                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h89
                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[24]
                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8A
                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[23]
                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h8B
                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[22]
                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h8C
                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[21]
                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h8D
                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[20]
                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h8E
                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[19]
                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h8F
                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[18]
                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h90
                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[17]
                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h91
                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[16]
                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h92
                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[15]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h93
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[14]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h94
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[13]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h95
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[12]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h96
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[11]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h97
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[10]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h98
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[9]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h99
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[8]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9A
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[7]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h9B
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[6]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'h9C
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[5]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'h9D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f64_r[4]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ? 8'h9E
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f64_r[3]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ? 8'h9F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f64_r[2]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ? 8'hA0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f64_r[1]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ? 8'hA1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : {7'h51,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ~(lzd_adder_inv_mask_f64_r[0])};
  wire [7:0]   lzd_adder_inv_mask_f64 =
    lzd_adder_inv_mask_f64_r[162]
      ? 8'h0
      : lzd_adder_inv_mask_f64_r[161]
          ? 8'h1
          : lzd_adder_inv_mask_f64_r[160]
              ? 8'h2
              : lzd_adder_inv_mask_f64_r[159]
                  ? 8'h3
                  : lzd_adder_inv_mask_f64_r[158]
                      ? 8'h4
                      : lzd_adder_inv_mask_f64_r[157]
                          ? 8'h5
                          : lzd_adder_inv_mask_f64_r[156]
                              ? 8'h6
                              : lzd_adder_inv_mask_f64_r[155]
                                  ? 8'h7
                                  : lzd_adder_inv_mask_f64_r[154]
                                      ? 8'h8
                                      : lzd_adder_inv_mask_f64_r[153]
                                          ? 8'h9
                                          : lzd_adder_inv_mask_f64_r[152]
                                              ? 8'hA
                                              : _GEN_69[0]
                                                  ? 8'hB
                                                  : _GEN_69[1]
                                                      ? 8'hC
                                                      : _GEN_69[2]
                                                          ? 8'hD
                                                          : _GEN_69[3]
                                                              ? 8'hE
                                                              : lzd_adder_inv_mask_f64_r[147]
                                                                  ? 8'hF
                                                                  : lzd_adder_inv_mask_f64_r[146]
                                                                      ? 8'h10
                                                                      : _GEN_66[5]
                                                                        | lzd_adder_inv_mask_f64_r[145]
                                                                          ? 8'h11
                                                                          : _GEN_65[1]
                                                                              ? 8'h12
                                                                              : _GEN_68[0]
                                                                                  ? 8'h13
                                                                                  : _GEN_68[1]
                                                                                      ? 8'h14
                                                                                      : _GEN_68[2]
                                                                                          ? 8'h15
                                                                                          : _GEN_68[3]
                                                                                              ? 8'h16
                                                                                              : _GEN_68[4]
                                                                                                  ? 8'h17
                                                                                                  : _GEN_68[5]
                                                                                                      ? 8'h18
                                                                                                      : _GEN_68[6]
                                                                                                          ? 8'h19
                                                                                                          : _GEN_68[7]
                                                                                                              ? 8'h1A
                                                                                                              : _GEN_67[0]
                                                                                                                  ? 8'h1B
                                                                                                                  : _GEN_67[1]
                                                                                                                      ? 8'h1C
                                                                                                                      : _GEN_67[2]
                                                                                                                          ? 8'h1D
                                                                                                                          : _GEN_67[3]
                                                                                                                              ? 8'h1E
                                                                                                                              : lzd_adder_inv_mask_f64_r[131]
                                                                                                                                  ? 8'h1F
                                                                                                                                  : lzd_adder_inv_mask_f64_r[130]
                                                                                                                                      ? 8'h20
                                                                                                                                      : lzd_adder_inv_mask_f64_r[129]
                                                                                                                                          ? 8'h21
                                                                                                                                          : lzd_adder_inv_mask_f64_r[128]
                                                                                                                                              ? 8'h22
                                                                                                                                              : lzd_adder_inv_mask_f64_r[127]
                                                                                                                                                  ? 8'h23
                                                                                                                                                  : _lzd_adder_inv_mask_f64_T_481;
  wire [6:0]   lzd_adder_inv_mask_f32_0 =
    lzd_adder_inv_mask_f32_0_r[75]
      ? 7'h0
      : lzd_adder_inv_mask_f32_0_r[74]
          ? 7'h1
          : lzd_adder_inv_mask_f32_0_r[73]
              ? 7'h2
              : lzd_adder_inv_mask_f32_0_r[72]
                  ? 7'h3
                  : lzd_adder_inv_mask_f32_0_r[71]
                      ? 7'h4
                      : lzd_adder_inv_mask_f32_0_r[70]
                          ? 7'h5
                          : lzd_adder_inv_mask_f32_0_r[69]
                              ? 7'h6
                              : lzd_adder_inv_mask_f32_0_r[68]
                                  ? 7'h7
                                  : lzd_adder_inv_mask_f32_0_r[67]
                                      ? 7'h8
                                      : lzd_adder_inv_mask_f32_0_r[66]
                                          ? 7'h9
                                          : lzd_adder_inv_mask_f32_0_r[65]
                                              ? 7'hA
                                              : lzd_adder_inv_mask_f32_0_r[64]
                                                  ? 7'hB
                                                  : lzd_adder_inv_mask_f32_0_r[63]
                                                      ? 7'hC
                                                      : lzd_adder_inv_mask_f32_0_r[62]
                                                          ? 7'hD
                                                          : lzd_adder_inv_mask_f32_0_r[61]
                                                              ? 7'hE
                                                              : lzd_adder_inv_mask_f32_0_r[60]
                                                                  ? 7'hF
                                                                  : lzd_adder_inv_mask_f32_0_r[59]
                                                                      ? 7'h10
                                                                      : lzd_adder_inv_mask_f32_0_r[58]
                                                                          ? 7'h11
                                                                          : lzd_adder_inv_mask_f32_0_r[57]
                                                                              ? 7'h12
                                                                              : lzd_adder_inv_mask_f32_0_r[56]
                                                                                  ? 7'h13
                                                                                  : lzd_adder_inv_mask_f32_0_r[55]
                                                                                      ? 7'h14
                                                                                      : lzd_adder_inv_mask_f32_0_r[54]
                                                                                          ? 7'h15
                                                                                          : lzd_adder_inv_mask_f32_0_r[53]
                                                                                              ? 7'h16
                                                                                              : lzd_adder_inv_mask_f32_0_r[52]
                                                                                                  ? 7'h17
                                                                                                  : lzd_adder_inv_mask_f32_0_r[51]
                                                                                                      ? 7'h18
                                                                                                      : lzd_adder_inv_mask_f32_0_r[50]
                                                                                                          ? 7'h19
                                                                                                          : lzd_adder_inv_mask_f32_0_r[49]
                                                                                                              ? 7'h1A
                                                                                                              : lzd_adder_inv_mask_f32_0_r[48]
                                                                                                                  ? 7'h1B
                                                                                                                  : lzd_adder_inv_mask_f32_0_r[47]
                                                                                                                      ? 7'h1C
                                                                                                                      : lzd_adder_inv_mask_f32_0_r[46]
                                                                                                                          ? 7'h1D
                                                                                                                          : lzd_adder_inv_mask_f32_0_r[45]
                                                                                                                              ? 7'h1E
                                                                                                                              : lzd_adder_inv_mask_f32_0_r[44]
                                                                                                                                  ? 7'h1F
                                                                                                                                  : lzd_adder_inv_mask_f32_0_r[43]
                                                                                                                                      ? 7'h20
                                                                                                                                      : lzd_adder_inv_mask_f32_0_r[42]
                                                                                                                                          ? 7'h21
                                                                                                                                          : lzd_adder_inv_mask_f32_0_r[41]
                                                                                                                                              ? 7'h22
                                                                                                                                              : lzd_adder_inv_mask_f32_0_r[40]
                                                                                                                                                  ? 7'h23
                                                                                                                                                  : lzd_adder_inv_mask_f32_0_r[39]
                                                                                                                                                      ? 7'h24
                                                                                                                                                      : lzd_adder_inv_mask_f32_0_r[38]
                                                                                                                                                          ? 7'h25
                                                                                                                                                          : lzd_adder_inv_mask_f32_0_r[37]
                                                                                                                                                              ? 7'h26
                                                                                                                                                              : lzd_adder_inv_mask_f32_0_r[36]
                                                                                                                                                                  ? 7'h27
                                                                                                                                                                  : lzd_adder_inv_mask_f32_0_r[35]
                                                                                                                                                                      ? 7'h28
                                                                                                                                                                      : lzd_adder_inv_mask_f32_0_r[34]
                                                                                                                                                                          ? 7'h29
                                                                                                                                                                          : lzd_adder_inv_mask_f32_0_r[33]
                                                                                                                                                                              ? 7'h2A
                                                                                                                                                                              : lzd_adder_inv_mask_f32_0_r[32]
                                                                                                                                                                                  ? 7'h2B
                                                                                                                                                                                  : lzd_adder_inv_mask_f32_0_r[31]
                                                                                                                                                                                      ? 7'h2C
                                                                                                                                                                                      : lzd_adder_inv_mask_f32_0_r[30]
                                                                                                                                                                                          ? 7'h2D
                                                                                                                                                                                          : lzd_adder_inv_mask_f32_0_r[29]
                                                                                                                                                                                              ? 7'h2E
                                                                                                                                                                                              : lzd_adder_inv_mask_f32_0_r[28]
                                                                                                                                                                                                  ? 7'h2F
                                                                                                                                                                                                  : lzd_adder_inv_mask_f32_0_r[27]
                                                                                                                                                                                                      ? 7'h30
                                                                                                                                                                                                      : lzd_adder_inv_mask_f32_0_r[26]
                                                                                                                                                                                                          ? 7'h31
                                                                                                                                                                                                          : lzd_adder_inv_mask_f32_0_r[25]
                                                                                                                                                                                                              ? 7'h32
                                                                                                                                                                                                              : lzd_adder_inv_mask_f32_0_r[24]
                                                                                                                                                                                                                  ? 7'h33
                                                                                                                                                                                                                  : lzd_adder_inv_mask_f32_0_r[23]
                                                                                                                                                                                                                      ? 7'h34
                                                                                                                                                                                                                      : lzd_adder_inv_mask_f32_0_r[22]
                                                                                                                                                                                                                          ? 7'h35
                                                                                                                                                                                                                          : lzd_adder_inv_mask_f32_0_r[21]
                                                                                                                                                                                                                              ? 7'h36
                                                                                                                                                                                                                              : lzd_adder_inv_mask_f32_0_r[20]
                                                                                                                                                                                                                                  ? 7'h37
                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f32_0_r[19]
                                                                                                                                                                                                                                      ? 7'h38
                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f32_0_r[18]
                                                                                                                                                                                                                                          ? 7'h39
                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f32_0_r[17]
                                                                                                                                                                                                                                              ? 7'h3A
                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f32_0_r[16]
                                                                                                                                                                                                                                                  ? 7'h3B
                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f32_0_r[15]
                                                                                                                                                                                                                                                      ? 7'h3C
                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f32_0_r[14]
                                                                                                                                                                                                                                                          ? 7'h3D
                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f32_0_r[13]
                                                                                                                                                                                                                                                              ? 7'h3E
                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f32_0_r[12]
                                                                                                                                                                                                                                                                  ? 7'h3F
                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f32_0_r[11]
                                                                                                                                                                                                                                                                      ? 7'h40
                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f32_0_r[10]
                                                                                                                                                                                                                                                                          ? 7'h41
                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f32_0_r[9]
                                                                                                                                                                                                                                                                              ? 7'h42
                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f32_0_r[8]
                                                                                                                                                                                                                                                                                  ? 7'h43
                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f32_0_r[7]
                                                                                                                                                                                                                                                                                      ? 7'h44
                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f32_0_r[6]
                                                                                                                                                                                                                                                                                          ? 7'h45
                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f32_0_r[5]
                                                                                                                                                                                                                                                                                              ? 7'h46
                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f32_0_r[4]
                                                                                                                                                                                                                                                                                                  ? 7'h47
                                                                                                                                                                                                                                                                                                  : lzd_adder_inv_mask_f32_0_r[3]
                                                                                                                                                                                                                                                                                                      ? 7'h48
                                                                                                                                                                                                                                                                                                      : lzd_adder_inv_mask_f32_0_r[2]
                                                                                                                                                                                                                                                                                                          ? 7'h49
                                                                                                                                                                                                                                                                                                          : lzd_adder_inv_mask_f32_0_r[1]
                                                                                                                                                                                                                                                                                                              ? 7'h4A
                                                                                                                                                                                                                                                                                                              : lzd_adder_inv_mask_f32_0_r[0]
                                                                                                                                                                                                                                                                                                                  ? 7'h4B
                                                                                                                                                                                                                                                                                                                  : 7'h4C;
  wire [5:0]   lzd_adder_inv_mask_f16_0 =
    lzd_adder_inv_mask_f16_0_r[36]
      ? 6'h0
      : lzd_adder_inv_mask_f16_0_r[35]
          ? 6'h1
          : lzd_adder_inv_mask_f16_0_r[34]
              ? 6'h2
              : lzd_adder_inv_mask_f16_0_r[33]
                  ? 6'h3
                  : lzd_adder_inv_mask_f16_0_r[32]
                      ? 6'h4
                      : lzd_adder_inv_mask_f16_0_r[31]
                          ? 6'h5
                          : lzd_adder_inv_mask_f16_0_r[30]
                              ? 6'h6
                              : lzd_adder_inv_mask_f16_0_r[29]
                                  ? 6'h7
                                  : lzd_adder_inv_mask_f16_0_r[28]
                                      ? 6'h8
                                      : lzd_adder_inv_mask_f16_0_r[27]
                                          ? 6'h9
                                          : lzd_adder_inv_mask_f16_0_r[26]
                                              ? 6'hA
                                              : lzd_adder_inv_mask_f16_0_r[25]
                                                  ? 6'hB
                                                  : lzd_adder_inv_mask_f16_0_r[24]
                                                      ? 6'hC
                                                      : lzd_adder_inv_mask_f16_0_r[23]
                                                          ? 6'hD
                                                          : lzd_adder_inv_mask_f16_0_r[22]
                                                              ? 6'hE
                                                              : lzd_adder_inv_mask_f16_0_r[21]
                                                                  ? 6'hF
                                                                  : lzd_adder_inv_mask_f16_0_r[20]
                                                                      ? 6'h10
                                                                      : lzd_adder_inv_mask_f16_0_r[19]
                                                                          ? 6'h11
                                                                          : lzd_adder_inv_mask_f16_0_r[18]
                                                                              ? 6'h12
                                                                              : lzd_adder_inv_mask_f16_0_r[17]
                                                                                  ? 6'h13
                                                                                  : lzd_adder_inv_mask_f16_0_r[16]
                                                                                      ? 6'h14
                                                                                      : lzd_adder_inv_mask_f16_0_r[15]
                                                                                          ? 6'h15
                                                                                          : lzd_adder_inv_mask_f16_0_r[14]
                                                                                              ? 6'h16
                                                                                              : lzd_adder_inv_mask_f16_0_r[13]
                                                                                                  ? 6'h17
                                                                                                  : lzd_adder_inv_mask_f16_0_r[12]
                                                                                                      ? 6'h18
                                                                                                      : lzd_adder_inv_mask_f16_0_r[11]
                                                                                                          ? 6'h19
                                                                                                          : lzd_adder_inv_mask_f16_0_r[10]
                                                                                                              ? 6'h1A
                                                                                                              : lzd_adder_inv_mask_f16_0_r[9]
                                                                                                                  ? 6'h1B
                                                                                                                  : lzd_adder_inv_mask_f16_0_r[8]
                                                                                                                      ? 6'h1C
                                                                                                                      : lzd_adder_inv_mask_f16_0_r[7]
                                                                                                                          ? 6'h1D
                                                                                                                          : lzd_adder_inv_mask_f16_0_r[6]
                                                                                                                              ? 6'h1E
                                                                                                                              : lzd_adder_inv_mask_f16_0_r[5]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : lzd_adder_inv_mask_f16_0_r[4]
                                                                                                                                      ? 6'h20
                                                                                                                                      : lzd_adder_inv_mask_f16_0_r[3]
                                                                                                                                          ? 6'h21
                                                                                                                                          : lzd_adder_inv_mask_f16_0_r[2]
                                                                                                                                              ? 6'h22
                                                                                                                                              : lzd_adder_inv_mask_f16_0_r[1]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : {5'h12,
                                                                                                                                                     ~(lzd_adder_inv_mask_f16_0_r[0])};
  wire [5:0]   lzd_adder_inv_mask_f16_1 =
    lzd_adder_inv_mask_f16_1_r[36]
      ? 6'h0
      : lzd_adder_inv_mask_f16_1_r[35]
          ? 6'h1
          : lzd_adder_inv_mask_f16_1_r[34]
              ? 6'h2
              : lzd_adder_inv_mask_f16_1_r[33]
                  ? 6'h3
                  : lzd_adder_inv_mask_f16_1_r[32]
                      ? 6'h4
                      : lzd_adder_inv_mask_f16_1_r[31]
                          ? 6'h5
                          : lzd_adder_inv_mask_f16_1_r[30]
                              ? 6'h6
                              : lzd_adder_inv_mask_f16_1_r[29]
                                  ? 6'h7
                                  : lzd_adder_inv_mask_f16_1_r[28]
                                      ? 6'h8
                                      : lzd_adder_inv_mask_f16_1_r[27]
                                          ? 6'h9
                                          : lzd_adder_inv_mask_f16_1_r[26]
                                              ? 6'hA
                                              : lzd_adder_inv_mask_f16_1_r[25]
                                                  ? 6'hB
                                                  : lzd_adder_inv_mask_f16_1_r[24]
                                                      ? 6'hC
                                                      : lzd_adder_inv_mask_f16_1_r[23]
                                                          ? 6'hD
                                                          : lzd_adder_inv_mask_f16_1_r[22]
                                                              ? 6'hE
                                                              : lzd_adder_inv_mask_f16_1_r[21]
                                                                  ? 6'hF
                                                                  : lzd_adder_inv_mask_f16_1_r[20]
                                                                      ? 6'h10
                                                                      : lzd_adder_inv_mask_f16_1_r[19]
                                                                          ? 6'h11
                                                                          : lzd_adder_inv_mask_f16_1_r[18]
                                                                              ? 6'h12
                                                                              : lzd_adder_inv_mask_f16_1_r[17]
                                                                                  ? 6'h13
                                                                                  : lzd_adder_inv_mask_f16_1_r[16]
                                                                                      ? 6'h14
                                                                                      : lzd_adder_inv_mask_f16_1_r[15]
                                                                                          ? 6'h15
                                                                                          : lzd_adder_inv_mask_f16_1_r[14]
                                                                                              ? 6'h16
                                                                                              : lzd_adder_inv_mask_f16_1_r[13]
                                                                                                  ? 6'h17
                                                                                                  : lzd_adder_inv_mask_f16_1_r[12]
                                                                                                      ? 6'h18
                                                                                                      : lzd_adder_inv_mask_f16_1_r[11]
                                                                                                          ? 6'h19
                                                                                                          : lzd_adder_inv_mask_f16_1_r[10]
                                                                                                              ? 6'h1A
                                                                                                              : lzd_adder_inv_mask_f16_1_r[9]
                                                                                                                  ? 6'h1B
                                                                                                                  : lzd_adder_inv_mask_f16_1_r[8]
                                                                                                                      ? 6'h1C
                                                                                                                      : lzd_adder_inv_mask_f16_1_r[7]
                                                                                                                          ? 6'h1D
                                                                                                                          : lzd_adder_inv_mask_f16_1_r[6]
                                                                                                                              ? 6'h1E
                                                                                                                              : lzd_adder_inv_mask_f16_1_r[5]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : lzd_adder_inv_mask_f16_1_r[4]
                                                                                                                                      ? 6'h20
                                                                                                                                      : lzd_adder_inv_mask_f16_1_r[3]
                                                                                                                                          ? 6'h21
                                                                                                                                          : lzd_adder_inv_mask_f16_1_r[2]
                                                                                                                                              ? 6'h22
                                                                                                                                              : lzd_adder_inv_mask_f16_1_r[1]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : {5'h12,
                                                                                                                                                     ~(lzd_adder_inv_mask_f16_1_r[0])};
  wire [5:0]   lzd_adder_inv_mask_f16_2 =
    lzd_adder_inv_mask_f16_2_r[36]
      ? 6'h0
      : lzd_adder_inv_mask_f16_2_r[35]
          ? 6'h1
          : lzd_adder_inv_mask_f16_2_r[34]
              ? 6'h2
              : lzd_adder_inv_mask_f16_2_r[33]
                  ? 6'h3
                  : lzd_adder_inv_mask_f16_2_r[32]
                      ? 6'h4
                      : lzd_adder_inv_mask_f16_2_r[31]
                          ? 6'h5
                          : lzd_adder_inv_mask_f16_2_r[30]
                              ? 6'h6
                              : lzd_adder_inv_mask_f16_2_r[29]
                                  ? 6'h7
                                  : lzd_adder_inv_mask_f16_2_r[28]
                                      ? 6'h8
                                      : lzd_adder_inv_mask_f16_2_r[27]
                                          ? 6'h9
                                          : lzd_adder_inv_mask_f16_2_r[26]
                                              ? 6'hA
                                              : lzd_adder_inv_mask_f16_2_r[25]
                                                  ? 6'hB
                                                  : lzd_adder_inv_mask_f16_2_r[24]
                                                      ? 6'hC
                                                      : lzd_adder_inv_mask_f16_2_r[23]
                                                          ? 6'hD
                                                          : lzd_adder_inv_mask_f16_2_r[22]
                                                              ? 6'hE
                                                              : lzd_adder_inv_mask_f16_2_r[21]
                                                                  ? 6'hF
                                                                  : lzd_adder_inv_mask_f16_2_r[20]
                                                                      ? 6'h10
                                                                      : lzd_adder_inv_mask_f16_2_r[19]
                                                                          ? 6'h11
                                                                          : lzd_adder_inv_mask_f16_2_r[18]
                                                                              ? 6'h12
                                                                              : lzd_adder_inv_mask_f16_2_r[17]
                                                                                  ? 6'h13
                                                                                  : lzd_adder_inv_mask_f16_2_r[16]
                                                                                      ? 6'h14
                                                                                      : lzd_adder_inv_mask_f16_2_r[15]
                                                                                          ? 6'h15
                                                                                          : lzd_adder_inv_mask_f16_2_r[14]
                                                                                              ? 6'h16
                                                                                              : lzd_adder_inv_mask_f16_2_r[13]
                                                                                                  ? 6'h17
                                                                                                  : lzd_adder_inv_mask_f16_2_r[12]
                                                                                                      ? 6'h18
                                                                                                      : lzd_adder_inv_mask_f16_2_r[11]
                                                                                                          ? 6'h19
                                                                                                          : lzd_adder_inv_mask_f16_2_r[10]
                                                                                                              ? 6'h1A
                                                                                                              : lzd_adder_inv_mask_f16_2_r[9]
                                                                                                                  ? 6'h1B
                                                                                                                  : lzd_adder_inv_mask_f16_2_r[8]
                                                                                                                      ? 6'h1C
                                                                                                                      : lzd_adder_inv_mask_f16_2_r[7]
                                                                                                                          ? 6'h1D
                                                                                                                          : lzd_adder_inv_mask_f16_2_r[6]
                                                                                                                              ? 6'h1E
                                                                                                                              : lzd_adder_inv_mask_f16_2_r[5]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : lzd_adder_inv_mask_f16_2_r[4]
                                                                                                                                      ? 6'h20
                                                                                                                                      : lzd_adder_inv_mask_f16_2_r[3]
                                                                                                                                          ? 6'h21
                                                                                                                                          : lzd_adder_inv_mask_f16_2_r[2]
                                                                                                                                              ? 6'h22
                                                                                                                                              : lzd_adder_inv_mask_f16_2_r[1]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : {5'h12,
                                                                                                                                                     ~(lzd_adder_inv_mask_f16_2_r[0])};
  wire [5:0]   lzd_adder_inv_mask_f16_3 =
    lzd_adder_inv_mask_f16_3_r[36]
      ? 6'h0
      : lzd_adder_inv_mask_f16_3_r[35]
          ? 6'h1
          : lzd_adder_inv_mask_f16_3_r[34]
              ? 6'h2
              : lzd_adder_inv_mask_f16_3_r[33]
                  ? 6'h3
                  : lzd_adder_inv_mask_f16_3_r[32]
                      ? 6'h4
                      : lzd_adder_inv_mask_f16_3_r[31]
                          ? 6'h5
                          : lzd_adder_inv_mask_f16_3_r[30]
                              ? 6'h6
                              : lzd_adder_inv_mask_f16_3_r[29]
                                  ? 6'h7
                                  : lzd_adder_inv_mask_f16_3_r[28]
                                      ? 6'h8
                                      : lzd_adder_inv_mask_f16_3_r[27]
                                          ? 6'h9
                                          : lzd_adder_inv_mask_f16_3_r[26]
                                              ? 6'hA
                                              : lzd_adder_inv_mask_f16_3_r[25]
                                                  ? 6'hB
                                                  : lzd_adder_inv_mask_f16_3_r[24]
                                                      ? 6'hC
                                                      : lzd_adder_inv_mask_f16_3_r[23]
                                                          ? 6'hD
                                                          : lzd_adder_inv_mask_f16_3_r[22]
                                                              ? 6'hE
                                                              : lzd_adder_inv_mask_f16_3_r[21]
                                                                  ? 6'hF
                                                                  : lzd_adder_inv_mask_f16_3_r[20]
                                                                      ? 6'h10
                                                                      : lzd_adder_inv_mask_f16_3_r[19]
                                                                          ? 6'h11
                                                                          : lzd_adder_inv_mask_f16_3_r[18]
                                                                              ? 6'h12
                                                                              : lzd_adder_inv_mask_f16_3_r[17]
                                                                                  ? 6'h13
                                                                                  : lzd_adder_inv_mask_f16_3_r[16]
                                                                                      ? 6'h14
                                                                                      : lzd_adder_inv_mask_f16_3_r[15]
                                                                                          ? 6'h15
                                                                                          : lzd_adder_inv_mask_f16_3_r[14]
                                                                                              ? 6'h16
                                                                                              : lzd_adder_inv_mask_f16_3_r[13]
                                                                                                  ? 6'h17
                                                                                                  : lzd_adder_inv_mask_f16_3_r[12]
                                                                                                      ? 6'h18
                                                                                                      : lzd_adder_inv_mask_f16_3_r[11]
                                                                                                          ? 6'h19
                                                                                                          : lzd_adder_inv_mask_f16_3_r[10]
                                                                                                              ? 6'h1A
                                                                                                              : lzd_adder_inv_mask_f16_3_r[9]
                                                                                                                  ? 6'h1B
                                                                                                                  : lzd_adder_inv_mask_f16_3_r[8]
                                                                                                                      ? 6'h1C
                                                                                                                      : lzd_adder_inv_mask_f16_3_r[7]
                                                                                                                          ? 6'h1D
                                                                                                                          : lzd_adder_inv_mask_f16_3_r[6]
                                                                                                                              ? 6'h1E
                                                                                                                              : lzd_adder_inv_mask_f16_3_r[5]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : lzd_adder_inv_mask_f16_3_r[4]
                                                                                                                                      ? 6'h20
                                                                                                                                      : lzd_adder_inv_mask_f16_3_r[3]
                                                                                                                                          ? 6'h21
                                                                                                                                          : lzd_adder_inv_mask_f16_3_r[2]
                                                                                                                                              ? 6'h22
                                                                                                                                              : lzd_adder_inv_mask_f16_3_r[1]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : {5'h12,
                                                                                                                                                     ~(lzd_adder_inv_mask_f16_3_r[0])};
  wire [163:0] lshift_adder_f64_res_vec_0 =
    is_fp64_reg1 ? adder_f64_reg1 : {87'h0, adder_f32_1_reg1};
  wire [7:0]   _lshift_adder_f64_T_1 =
    is_fp64_reg1 ? lzd_adder_inv_mask_f64 : {1'h0, lzd_adder_inv_mask_f64[6:0]};
  wire [163:0] _lshift_adder_f64_res_vec_1_T_2 =
    _lshift_adder_f64_T_1[7]
      ? {lshift_adder_f64_res_vec_0[35:0], 128'h0}
      : lshift_adder_f64_res_vec_0;
  wire [163:0] _lshift_adder_f64_res_vec_2_T_2 =
    _lshift_adder_f64_T_1[6]
      ? {_lshift_adder_f64_res_vec_1_T_2[99:0], 64'h0}
      : _lshift_adder_f64_res_vec_1_T_2;
  wire [145:0] _lshift_adder_f64_res_vec_3_T_2 =
    _lshift_adder_f64_T_1[5]
      ? {_lshift_adder_f64_res_vec_2_T_2[131:0], 14'h0}
      : _lshift_adder_f64_res_vec_2_T_2[163:18];
  wire [129:0] _lshift_adder_f64_res_vec_4_T_2 =
    _lshift_adder_f64_T_1[4]
      ? _lshift_adder_f64_res_vec_3_T_2[129:0]
      : _lshift_adder_f64_res_vec_3_T_2[145:16];
  wire [121:0] _lshift_adder_f64_res_vec_5_T_2 =
    _lshift_adder_f64_T_1[3]
      ? _lshift_adder_f64_res_vec_4_T_2[121:0]
      : _lshift_adder_f64_res_vec_4_T_2[129:8];
  wire [117:0] _lshift_adder_f64_res_vec_6_T_2 =
    _lshift_adder_f64_T_1[2]
      ? _lshift_adder_f64_res_vec_5_T_2[117:0]
      : _lshift_adder_f64_res_vec_5_T_2[121:4];
  wire [115:0] _lshift_adder_f64_res_vec_7_T_2 =
    _lshift_adder_f64_T_1[1]
      ? _lshift_adder_f64_res_vec_6_T_2[115:0]
      : _lshift_adder_f64_res_vec_6_T_2[117:2];
  wire [114:0] _lshift_adder_f64_res_vec_8_T_2 =
    _lshift_adder_f64_T_1[0]
      ? _lshift_adder_f64_res_vec_7_T_2[114:0]
      : _lshift_adder_f64_res_vec_7_T_2[115:1];
  wire [76:0]  _lshift_adder_f32_0_res_vec_1_T_2 =
    lzd_adder_inv_mask_f32_0[6] ? {adder_f32_0_reg1[12:0], 64'h0} : adder_f32_0_reg1;
  wire [58:0]  _lshift_adder_f32_0_res_vec_2_T_2 =
    lzd_adder_inv_mask_f32_0[5]
      ? {_lshift_adder_f32_0_res_vec_1_T_2[44:0], 14'h0}
      : _lshift_adder_f32_0_res_vec_1_T_2[76:18];
  wire [42:0]  _lshift_adder_f32_0_res_vec_3_T_2 =
    lzd_adder_inv_mask_f32_0[4]
      ? _lshift_adder_f32_0_res_vec_2_T_2[42:0]
      : _lshift_adder_f32_0_res_vec_2_T_2[58:16];
  wire [34:0]  _lshift_adder_f32_0_res_vec_4_T_2 =
    lzd_adder_inv_mask_f32_0[3]
      ? _lshift_adder_f32_0_res_vec_3_T_2[34:0]
      : _lshift_adder_f32_0_res_vec_3_T_2[42:8];
  wire [30:0]  _lshift_adder_f32_0_res_vec_5_T_2 =
    lzd_adder_inv_mask_f32_0[2]
      ? _lshift_adder_f32_0_res_vec_4_T_2[30:0]
      : _lshift_adder_f32_0_res_vec_4_T_2[34:4];
  wire [28:0]  _lshift_adder_f32_0_res_vec_6_T_2 =
    lzd_adder_inv_mask_f32_0[1]
      ? _lshift_adder_f32_0_res_vec_5_T_2[28:0]
      : _lshift_adder_f32_0_res_vec_5_T_2[30:2];
  wire [37:0]  _lshift_adder_f16_0_res_vec_1_T_2 =
    lzd_adder_inv_mask_f16_0[5] ? {adder_f16_0_reg1[5:0], 32'h0} : adder_f16_0_reg1;
  wire [29:0]  _lshift_adder_f16_0_res_vec_2_T_2 =
    lzd_adder_inv_mask_f16_0[4]
      ? {_lshift_adder_f16_0_res_vec_1_T_2[21:0], 8'h0}
      : _lshift_adder_f16_0_res_vec_1_T_2[37:8];
  wire [21:0]  _lshift_adder_f16_0_res_vec_3_T_2 =
    lzd_adder_inv_mask_f16_0[3]
      ? _lshift_adder_f16_0_res_vec_2_T_2[21:0]
      : _lshift_adder_f16_0_res_vec_2_T_2[29:8];
  wire [17:0]  _lshift_adder_f16_0_res_vec_4_T_2 =
    lzd_adder_inv_mask_f16_0[2]
      ? _lshift_adder_f16_0_res_vec_3_T_2[17:0]
      : _lshift_adder_f16_0_res_vec_3_T_2[21:4];
  wire [15:0]  _lshift_adder_f16_0_res_vec_5_T_2 =
    lzd_adder_inv_mask_f16_0[1]
      ? _lshift_adder_f16_0_res_vec_4_T_2[15:0]
      : _lshift_adder_f16_0_res_vec_4_T_2[17:2];
  wire [37:0]  _lshift_adder_f16_1_res_vec_1_T_2 =
    lzd_adder_inv_mask_f16_1[5] ? {adder_f16_1_reg1[5:0], 32'h0} : adder_f16_1_reg1;
  wire [29:0]  _lshift_adder_f16_1_res_vec_2_T_2 =
    lzd_adder_inv_mask_f16_1[4]
      ? {_lshift_adder_f16_1_res_vec_1_T_2[21:0], 8'h0}
      : _lshift_adder_f16_1_res_vec_1_T_2[37:8];
  wire [21:0]  _lshift_adder_f16_1_res_vec_3_T_2 =
    lzd_adder_inv_mask_f16_1[3]
      ? _lshift_adder_f16_1_res_vec_2_T_2[21:0]
      : _lshift_adder_f16_1_res_vec_2_T_2[29:8];
  wire [17:0]  _lshift_adder_f16_1_res_vec_4_T_2 =
    lzd_adder_inv_mask_f16_1[2]
      ? _lshift_adder_f16_1_res_vec_3_T_2[17:0]
      : _lshift_adder_f16_1_res_vec_3_T_2[21:4];
  wire [15:0]  _lshift_adder_f16_1_res_vec_5_T_2 =
    lzd_adder_inv_mask_f16_1[1]
      ? _lshift_adder_f16_1_res_vec_4_T_2[15:0]
      : _lshift_adder_f16_1_res_vec_4_T_2[17:2];
  wire [37:0]  _lshift_adder_f16_2_res_vec_1_T_2 =
    lzd_adder_inv_mask_f16_2[5] ? {adder_f16_2_reg1[5:0], 32'h0} : adder_f16_2_reg1;
  wire [29:0]  _lshift_adder_f16_2_res_vec_2_T_2 =
    lzd_adder_inv_mask_f16_2[4]
      ? {_lshift_adder_f16_2_res_vec_1_T_2[21:0], 8'h0}
      : _lshift_adder_f16_2_res_vec_1_T_2[37:8];
  wire [21:0]  _lshift_adder_f16_2_res_vec_3_T_2 =
    lzd_adder_inv_mask_f16_2[3]
      ? _lshift_adder_f16_2_res_vec_2_T_2[21:0]
      : _lshift_adder_f16_2_res_vec_2_T_2[29:8];
  wire [17:0]  _lshift_adder_f16_2_res_vec_4_T_2 =
    lzd_adder_inv_mask_f16_2[2]
      ? _lshift_adder_f16_2_res_vec_3_T_2[17:0]
      : _lshift_adder_f16_2_res_vec_3_T_2[21:4];
  wire [15:0]  _lshift_adder_f16_2_res_vec_5_T_2 =
    lzd_adder_inv_mask_f16_2[1]
      ? _lshift_adder_f16_2_res_vec_4_T_2[15:0]
      : _lshift_adder_f16_2_res_vec_4_T_2[17:2];
  wire [37:0]  _lshift_adder_f16_3_res_vec_1_T_2 =
    lzd_adder_inv_mask_f16_3[5] ? {adder_f16_3_reg1[5:0], 32'h0} : adder_f16_3_reg1;
  wire [29:0]  _lshift_adder_f16_3_res_vec_2_T_2 =
    lzd_adder_inv_mask_f16_3[4]
      ? {_lshift_adder_f16_3_res_vec_1_T_2[21:0], 8'h0}
      : _lshift_adder_f16_3_res_vec_1_T_2[37:8];
  wire [21:0]  _lshift_adder_f16_3_res_vec_3_T_2 =
    lzd_adder_inv_mask_f16_3[3]
      ? _lshift_adder_f16_3_res_vec_2_T_2[21:0]
      : _lshift_adder_f16_3_res_vec_2_T_2[29:8];
  wire [17:0]  _lshift_adder_f16_3_res_vec_4_T_2 =
    lzd_adder_inv_mask_f16_3[2]
      ? _lshift_adder_f16_3_res_vec_3_T_2[17:0]
      : _lshift_adder_f16_3_res_vec_3_T_2[21:4];
  wire [15:0]  _lshift_adder_f16_3_res_vec_5_T_2 =
    lzd_adder_inv_mask_f16_3[1]
      ? _lshift_adder_f16_3_res_vec_4_T_2[15:0]
      : _lshift_adder_f16_3_res_vec_4_T_2[17:2];
  wire [56:0]  _lshift_adder_inv_f64_T_3 =
    {57{lshift_adder_inv_f64_r}} ^ _lshift_adder_f64_res_vec_8_T_2[114:58];
  wire [27:0]  _lshift_adder_inv_f32_0_T_3 =
    {28{lshift_adder_inv_f32_0_r}}
    ^ (lzd_adder_inv_mask_f32_0[0]
         ? _lshift_adder_f32_0_res_vec_6_T_2[27:0]
         : _lshift_adder_f32_0_res_vec_6_T_2[28:1]);
  wire [27:0]  _lshift_adder_inv_f32_1_T_3 =
    {28{lshift_adder_inv_f32_1_r}} ^ _lshift_adder_f64_res_vec_8_T_2[27:0];
  wire [14:0]  _lshift_adder_inv_f16_0_T_3 =
    {15{lshift_adder_inv_f16_0_r}}
    ^ (lzd_adder_inv_mask_f16_0[0]
         ? _lshift_adder_f16_0_res_vec_5_T_2[14:0]
         : _lshift_adder_f16_0_res_vec_5_T_2[15:1]);
  wire [14:0]  _lshift_adder_inv_f16_1_T_3 =
    {15{lshift_adder_inv_f16_1_r}}
    ^ (lzd_adder_inv_mask_f16_1[0]
         ? _lshift_adder_f16_1_res_vec_5_T_2[14:0]
         : _lshift_adder_f16_1_res_vec_5_T_2[15:1]);
  wire [14:0]  _lshift_adder_inv_f16_2_T_3 =
    {15{lshift_adder_inv_f16_2_r}}
    ^ (lzd_adder_inv_mask_f16_2[0]
         ? _lshift_adder_f16_2_res_vec_5_T_2[14:0]
         : _lshift_adder_f16_2_res_vec_5_T_2[15:1]);
  wire [14:0]  _lshift_adder_inv_f16_3_T_3 =
    {15{lshift_adder_inv_f16_3_r}}
    ^ (lzd_adder_inv_mask_f16_3[0]
         ? _lshift_adder_f16_3_res_vec_5_T_2[14:0]
         : _lshift_adder_f16_3_res_vec_5_T_2[15:1]);
  wire         is_fix_f64 = 8'(tzd_adder_f64_reg1 + lzd_adder_inv_mask_f64) == 8'hA3;
  wire         is_fix_f32_0 =
    7'(tzd_adder_f32_0_reg1 + lzd_adder_inv_mask_f32_0) == 7'h4C;
  wire         is_fix_f32_1 =
    7'(tzd_adder_f64_reg1[6:0] + lzd_adder_inv_mask_f64[6:0]) == 7'h4C;
  wire         is_fix_f16_0 =
    6'(tzd_adder_f16_0_reg1 + lzd_adder_inv_mask_f16_0) == 6'h25;
  wire         is_fix_f16_1 =
    6'(tzd_adder_f16_1_reg1 + lzd_adder_inv_mask_f16_1) == 6'h25;
  wire         is_fix_f16_2 =
    6'(tzd_adder_f16_2_reg1 + lzd_adder_inv_mask_f16_2) == 6'h25;
  wire         is_fix_f16_3 =
    6'(tzd_adder_f16_3_reg1 + lzd_adder_inv_mask_f16_3) == 6'h25;
  wire [55:0]  lshift_adder_inv_fix_f64 =
    is_fix_f64 ? _lshift_adder_inv_f64_T_3[56:1] : _lshift_adder_inv_f64_T_3[55:0];
  wire [26:0]  lshift_adder_inv_fix_f32_0 =
    is_fix_f32_0 ? _lshift_adder_inv_f32_0_T_3[27:1] : _lshift_adder_inv_f32_0_T_3[26:0];
  wire [26:0]  lshift_adder_inv_fix_f32_1 =
    is_fix_f32_1 ? _lshift_adder_inv_f32_1_T_3[27:1] : _lshift_adder_inv_f32_1_T_3[26:0];
  wire [13:0]  lshift_adder_inv_fix_f16_0 =
    is_fix_f16_0 ? _lshift_adder_inv_f16_0_T_3[14:1] : _lshift_adder_inv_f16_0_T_3[13:0];
  wire [13:0]  lshift_adder_inv_fix_f16_1 =
    is_fix_f16_1 ? _lshift_adder_inv_f16_1_T_3[14:1] : _lshift_adder_inv_f16_1_T_3[13:0];
  wire [13:0]  lshift_adder_inv_fix_f16_2 =
    is_fix_f16_2 ? _lshift_adder_inv_f16_2_T_3[14:1] : _lshift_adder_inv_f16_2_T_3[13:0];
  wire [13:0]  lshift_adder_inv_fix_f16_3 =
    is_fix_f16_3 ? _lshift_adder_inv_f16_3_T_3[14:1] : _lshift_adder_inv_f16_3_T_3[13:0];
  wire [7:0]   _sticky_uf_f64_reg2_T = 8'(lzd_adder_inv_mask_f64 + tzd_adder_f64_reg1);
  wire [6:0]   _sticky_uf_f32_0_reg2_T =
    7'(lzd_adder_inv_mask_f32_0 + tzd_adder_f32_0_reg1);
  wire [6:0]   _sticky_uf_f32_1_reg2_T =
    7'(lzd_adder_inv_mask_f64[6:0] + tzd_adder_f64_reg1[6:0]);
  wire [5:0]   _sticky_uf_f16_0_reg2_T =
    6'(lzd_adder_inv_mask_f16_0 + tzd_adder_f16_0_reg1);
  wire [5:0]   _sticky_uf_f16_1_reg2_T =
    6'(lzd_adder_inv_mask_f16_1 + tzd_adder_f16_1_reg1);
  wire [5:0]   _sticky_uf_f16_2_reg2_T =
    6'(lzd_adder_inv_mask_f16_2 + tzd_adder_f16_2_reg1);
  wire [5:0]   _sticky_uf_f16_3_reg2_T =
    6'(lzd_adder_inv_mask_f16_3 + tzd_adder_f16_3_reg1);
  always @(posedge clock) begin
    if (io_fire) begin
      is_fp64_reg0 <= &io_fp_format;
      is_fp32_reg0 <= is_fp32;
      is_sub_f64_reg0 <= is_sub_f64;
      rshift_guard_f64 <= Ec_is_medium_f64 & rshift_result_with_grs_f64_res_vec_8[1];
      rshift_guard_f32_0 <=
        Ec_is_medium_f32_0 & rshift_result_with_grs_f32_0_res_vec_7[1];
      rshift_guard_f32_1 <=
        Ec_is_medium_f32_1 & rshift_result_with_grs_f64_f32_1_res_vec_8[1];
      rshift_guard_f16_0 <=
        Ec_is_medium_f16_0 & rshift_result_with_grs_f16_0_res_vec_6[1];
      rshift_guard_f16_1 <=
        Ec_is_medium_f16_1 & rshift_result_with_grs_f16_1_res_vec_6[1];
      rshift_guard_f16_2 <=
        Ec_is_medium_f16_2 & rshift_result_with_grs_f16_2_res_vec_6[1];
      rshift_guard_f16_3 <=
        Ec_is_medium_f16_3 & rshift_result_with_grs_f16_3_res_vec_6[1];
      rshift_round_f64 <= Ec_is_medium_f64 & rshift_result_with_grs_f64_res_vec_8[0];
      rshift_round_f32_0 <=
        Ec_is_medium_f32_0 & rshift_result_with_grs_f32_0_res_vec_7[0];
      rshift_round_f32_1 <=
        Ec_is_medium_f32_1 & rshift_result_with_grs_f64_f32_1_res_vec_8[0];
      rshift_round_f16_0 <=
        Ec_is_medium_f16_0 & rshift_result_with_grs_f16_0_res_vec_6[0];
      rshift_round_f16_1 <=
        Ec_is_medium_f16_1 & rshift_result_with_grs_f16_1_res_vec_6[0];
      rshift_round_f16_2 <=
        Ec_is_medium_f16_2 & rshift_result_with_grs_f16_2_res_vec_6[0];
      rshift_round_f16_3 <=
        Ec_is_medium_f16_3 & rshift_result_with_grs_f16_3_res_vec_6[0];
      rshift_sticky_f64 <=
        Ec_is_medium_f64
          ? _rshift_value_f64_T_2[7] & (|(rshift_result_with_grs_f64_res_vec_7[127:0]))
            | _rshift_value_f64_T_2[6] & (|(rshift_result_with_grs_f64_res_vec_6[63:0]))
            | _rshift_value_f64_T_2[5] & (|(rshift_result_with_grs_f64_res_vec_5[31:0]))
            | _rshift_value_f64_T_2[4] & (|(rshift_result_with_grs_f64_res_vec_4[15:0]))
            | _rshift_value_f64_T_2[3] & (|(rshift_result_with_grs_f64_res_vec_3[7:0]))
            | _rshift_value_f64_T_2[2] & (|(rshift_result_with_grs_f64_res_vec_2[3:0]))
            | _rshift_value_f64_T_2[1] & (|(rshift_result_with_grs_f64_res_vec_1[1:0]))
          : ~Ec_is_too_big_f64 & (|fp_c_significand_f64);
      rshift_sticky_f32_0 <=
        Ec_is_medium_f32_0
          ? _rshift_value_f32_0_T_2[6] & (|(rshift_result_with_grs_f32_0_res_vec_6[63:0]))
            | _rshift_value_f32_0_T_2[5]
            & (|(rshift_result_with_grs_f32_0_res_vec_5[31:0]))
            | _rshift_value_f32_0_T_2[4]
            & (|(rshift_result_with_grs_f32_0_res_vec_4[15:0]))
            | _rshift_value_f32_0_T_2[3]
            & (|(rshift_result_with_grs_f32_0_res_vec_3[7:0]))
            | _rshift_value_f32_0_T_2[2]
            & (|(rshift_result_with_grs_f32_0_res_vec_2[3:0]))
            | _rshift_value_f32_0_T_2[1]
            & (|(rshift_result_with_grs_f32_0_res_vec_1[1:0]))
          : ~Ec_is_too_big_f32_0 & (|fp_c_significand_f32_0);
      rshift_sticky_f32_1 <=
        Ec_is_medium_f32_1
          ? _rshift_result_with_grs_f64_f32_1_T_1[7]
            & (|(rshift_result_with_grs_f64_f32_1_res_vec_7[127:0]))
            | _rshift_result_with_grs_f64_f32_1_T_1[6]
            & (|(rshift_result_with_grs_f64_f32_1_res_vec_6[63:0]))
            | _rshift_result_with_grs_f64_f32_1_T_1[5]
            & (|(rshift_result_with_grs_f64_f32_1_res_vec_5[31:0]))
            | _rshift_result_with_grs_f64_f32_1_T_1[4]
            & (|(rshift_result_with_grs_f64_f32_1_res_vec_4[15:0]))
            | _rshift_result_with_grs_f64_f32_1_T_1[3]
            & (|(rshift_result_with_grs_f64_f32_1_res_vec_3[7:0]))
            | _rshift_result_with_grs_f64_f32_1_T_1[2]
            & (|(rshift_result_with_grs_f64_f32_1_res_vec_2[3:0]))
            | _rshift_result_with_grs_f64_f32_1_T_1[1]
            & (|(rshift_result_with_grs_f64_f32_1_res_vec_1[1:0]))
            | _rshift_result_with_grs_f64_f32_1_T_1[0]
            & rshift_result_with_grs_f64_f32_1_res_vec_0[0]
          : ~Ec_is_too_big_f32_1 & (|fp_c_significand_f32_1);
      rshift_sticky_f16_0 <=
        Ec_is_medium_f16_0
          ? _rshift_value_f16_0_T_2[5] & (|(rshift_result_with_grs_f16_0_res_vec_5[31:0]))
            | _rshift_value_f16_0_T_2[4]
            & (|(rshift_result_with_grs_f16_0_res_vec_4[15:0]))
            | _rshift_value_f16_0_T_2[3]
            & (|(rshift_result_with_grs_f16_0_res_vec_3[7:0]))
            | _rshift_value_f16_0_T_2[2]
            & (|(rshift_result_with_grs_f16_0_res_vec_2[3:0]))
            | _rshift_value_f16_0_T_2[1]
            & (|(rshift_result_with_grs_f16_0_res_vec_1[1:0]))
          : ~Ec_is_too_big_f16_0 & (|fp_c_significand_f16_0);
      rshift_sticky_f16_1 <=
        Ec_is_medium_f16_1
          ? _rshift_value_f16_1_T_2[5] & (|(rshift_result_with_grs_f16_1_res_vec_5[31:0]))
            | _rshift_value_f16_1_T_2[4]
            & (|(rshift_result_with_grs_f16_1_res_vec_4[15:0]))
            | _rshift_value_f16_1_T_2[3]
            & (|(rshift_result_with_grs_f16_1_res_vec_3[7:0]))
            | _rshift_value_f16_1_T_2[2]
            & (|(rshift_result_with_grs_f16_1_res_vec_2[3:0]))
            | _rshift_value_f16_1_T_2[1]
            & (|(rshift_result_with_grs_f16_1_res_vec_1[1:0]))
          : ~Ec_is_too_big_f16_1 & (|fp_c_significand_f16_1);
      rshift_sticky_f16_2 <=
        Ec_is_medium_f16_2
          ? _rshift_value_f16_2_T_2[5] & (|(rshift_result_with_grs_f16_2_res_vec_5[31:0]))
            | _rshift_value_f16_2_T_2[4]
            & (|(rshift_result_with_grs_f16_2_res_vec_4[15:0]))
            | _rshift_value_f16_2_T_2[3]
            & (|(rshift_result_with_grs_f16_2_res_vec_3[7:0]))
            | _rshift_value_f16_2_T_2[2]
            & (|(rshift_result_with_grs_f16_2_res_vec_2[3:0]))
            | _rshift_value_f16_2_T_2[1]
            & (|(rshift_result_with_grs_f16_2_res_vec_1[1:0]))
          : ~Ec_is_too_big_f16_2 & (|fp_c_significand_f16_2);
      rshift_sticky_f16_3 <=
        Ec_is_medium_f16_3
          ? _rshift_value_f16_3_T_2[5] & (|(rshift_result_with_grs_f16_3_res_vec_5[31:0]))
            | _rshift_value_f16_3_T_2[4]
            & (|(rshift_result_with_grs_f16_3_res_vec_4[15:0]))
            | _rshift_value_f16_3_T_2[3]
            & (|(rshift_result_with_grs_f16_3_res_vec_3[7:0]))
            | _rshift_value_f16_3_T_2[2]
            & (|(rshift_result_with_grs_f16_3_res_vec_2[3:0]))
            | _rshift_value_f16_3_T_2[1]
            & (|(rshift_result_with_grs_f16_3_res_vec_1[1:0]))
          : ~Ec_is_too_big_f16_3 & (|fp_c_significand_f16_3);
      fp_c_rshiftValue_inv_f64_reg0 <=
        is_sub_f64 ? {1'h1, ~rshift_result_f64} : {1'h0, rshift_result_f64};
      fp_c_rshiftValue_inv_f32_0_reg0 <=
        is_sub_f32_0 ? {1'h1, ~rshift_result_f32_0} : {1'h0, rshift_result_f32_0};
      fp_c_rshiftValue_inv_f32_1_reg0 <=
        is_sub_f32_1 ? {1'h1, ~rshift_result_f32_1} : {1'h0, rshift_result_f32_1};
      fp_c_rshiftValue_inv_f16_0_reg0 <=
        is_sub_f16_0 ? {1'h1, ~rshift_result_f16_0} : {1'h0, rshift_result_f16_0};
      fp_c_rshiftValue_inv_f16_1_reg0 <=
        is_sub_f16_1 ? {1'h1, ~rshift_result_f16_1} : {1'h0, rshift_result_f16_1};
      fp_c_rshiftValue_inv_f16_2_reg0 <=
        is_sub_f16_2 ? {1'h1, ~rshift_result_f16_2} : {1'h0, rshift_result_f16_2};
      fp_c_rshiftValue_inv_f16_3_reg0 <=
        is_sub_f16_3 ? {1'h1, ~rshift_result_f16_3} : {1'h0, rshift_result_f16_3};
      CSA3to2_in_b_r <= is_sub_f32_1;
      CSA3to2_in_b_r_1 <= is_sub_f32_0;
      CSA3to2_in_b_r_2 <= is_sub_f16_3;
      CSA3to2_in_b_r_3 <= is_sub_f16_2;
      CSA3to2_in_b_r_4 <= is_sub_f16_1;
      CSA3to2_in_b_r_5 <= is_sub_f16_0;
      adder_f32_0_r <= is_sub_f32_0;
      adder_f32_1_r <= is_sub_f32_1;
      adder_f16_0_r <= is_sub_f16_0;
      adder_f16_1_r <= is_sub_f16_1;
      adder_f16_2_r <= is_sub_f16_2;
      adder_f16_3_r <= is_sub_f16_3;
      E_greater_f64_reg2_r <=
        Eab_is_greater_f64
          ? _Eab_f64_T_6[11:0]
          : {1'h0, fp_c_f64[62:53], _Ec_fix_f64_T_3};
      E_greater_f32_0_reg2_r <=
        Eab_is_greater_f32_0
          ? _Eab_f32_0_T_6[8:0]
          : {1'h0, fp_c_f32_0[30:24], _Ec_fix_f32_0_T_3};
      E_greater_f32_1_reg2_r <=
        Eab_is_greater_f32_1
          ? _Eab_f32_1_T_6[8:0]
          : {1'h0, fp_c_f32_1[30:24], _Ec_fix_f32_1_T_3};
      E_greater_f16_0_reg2_r <=
        Eab_is_greater_f16_0
          ? _Eab_f16_0_T_6[5:0]
          : {1'h0, fp_c_f16_0[14:11], _Ec_fix_f16_0_T_3};
      E_greater_f16_1_reg2_r <=
        Eab_is_greater_f16_1
          ? _Eab_f16_1_T_6[5:0]
          : {1'h0, fp_c_f16_1[14:11], _Ec_fix_f16_1_T_3};
      E_greater_f16_2_reg2_r <=
        Eab_is_greater_f16_2
          ? _Eab_f16_2_T_6[5:0]
          : {1'h0, fp_c_f16_2[14:11], _Ec_fix_f16_2_T_3};
      E_greater_f16_3_reg2_r <=
        Eab_is_greater_f16_3
          ? _Eab_f16_3_T_6[5:0]
          : {1'h0, fp_c_f16_3[14:11], _Ec_fix_f16_3_T_3};
      lshift_value_max_f64_reg0 <=
        Eab_is_greater_f64
          ? 12'(_Eab_f64_T_6[11:0] - 12'h1)
          : {1'h0, 11'({fp_c_f64[62:53], _Ec_fix_f64_T_3} - 11'h1)};
      lshift_value_max_f32_0_reg0 <=
        Eab_is_greater_f32_0
          ? 9'(_Eab_f32_0_T_6[8:0] - 9'h1)
          : {1'h0, 8'({fp_c_f32_0[30:24], _Ec_fix_f32_0_T_3} - 8'h1)};
      lshift_value_max_f32_1_reg0 <=
        Eab_is_greater_f32_1
          ? 9'(_Eab_f32_1_T_6[8:0] - 9'h1)
          : {1'h0, 8'({fp_c_f32_1[30:24], _Ec_fix_f32_1_T_3} - 8'h1)};
      lshift_value_max_f16_0_reg0 <=
        Eab_is_greater_f16_0
          ? 6'(_Eab_f16_0_T_6[5:0] - 6'h1)
          : {1'h0, 5'({fp_c_f16_0[14:11], _Ec_fix_f16_0_T_3} - 5'h1)};
      lshift_value_max_f16_1_reg0 <=
        Eab_is_greater_f16_1
          ? 6'(_Eab_f16_1_T_6[5:0] - 6'h1)
          : {1'h0, 5'({fp_c_f16_1[14:11], _Ec_fix_f16_1_T_3} - 5'h1)};
      lshift_value_max_f16_2_reg0 <=
        Eab_is_greater_f16_2
          ? 6'(_Eab_f16_2_T_6[5:0] - 6'h1)
          : {1'h0, 5'({fp_c_f16_2[14:11], _Ec_fix_f16_2_T_3} - 5'h1)};
      lshift_value_max_f16_3_reg0 <=
        Eab_is_greater_f16_3
          ? 6'(_Eab_f16_3_T_6[5:0] - 6'h1)
          : {1'h0, 5'({fp_c_f16_3[14:11], _Ec_fix_f16_3_T_3} - 5'h1)};
      sign_result_temp_f64_reg2_r <= fp_c_f64[63];
      sign_result_temp_f64_reg2_r_1 <= sign_a_b_f64;
      sign_result_temp_f32_0_reg2_r <= fp_c_f32_0[31];
      sign_result_temp_f32_0_reg2_r_1 <= sign_a_b_f32_0;
      sign_result_temp_f32_1_reg2_r <= fp_c_f32_1[31];
      sign_result_temp_f32_1_reg2_r_1 <= sign_a_b_f32_1;
      sign_result_temp_f16_0_reg2_r <= fp_c_f16_0[15];
      sign_result_temp_f16_0_reg2_r_1 <= sign_a_b_f16_0;
      sign_result_temp_f16_1_reg2_r <= fp_c_f16_1[15];
      sign_result_temp_f16_1_reg2_r_1 <= sign_a_b_f16_1;
      sign_result_temp_f16_2_reg2_r <= fp_c_f16_2[15];
      sign_result_temp_f16_2_reg2_r_1 <= sign_a_b_f16_2;
      sign_result_temp_f16_3_reg2_r <= fp_c_f16_3[15];
      sign_result_temp_f16_3_reg2_r_1 <= sign_a_b_f16_3;
      RNE_reg2_r <= io_round_mode == 3'h0;
      RTZ_reg2_r <= io_round_mode == 3'h1;
      RDN_reg2_r <= RDN;
      RUP_reg2_r <= io_round_mode == 3'h3;
      RMM_reg2_r <= io_round_mode == 3'h4;
      has_zero_f64_reg2_r <= _fp_a_or_b_is_zero_f64_reg2_T | ~(|fp_c_significand_f64);
      has_zero_f32_0_reg2_r <=
        _fp_a_or_b_is_zero_f32_0_reg2_T | ~(|fp_c_significand_f32_0);
      has_zero_f32_1_reg2_r <=
        _fp_a_or_b_is_zero_f32_1_reg2_T | ~(|fp_c_significand_f32_1);
      has_zero_f16_0_reg2_r <=
        _fp_a_or_b_is_zero_f16_0_reg2_T | ~(|fp_c_significand_f16_0);
      has_zero_f16_1_reg2_r <=
        _fp_a_or_b_is_zero_f16_1_reg2_T | ~(|fp_c_significand_f16_1);
      has_zero_f16_2_reg2_r <=
        _fp_a_or_b_is_zero_f16_2_reg2_T | ~(|fp_c_significand_f16_2);
      has_zero_f16_3_reg2_r <=
        _fp_a_or_b_is_zero_f16_3_reg2_T | ~(|fp_c_significand_f16_3);
      has_nan_f64_reg2_r <=
        (_fp_b_is_inf_f64_T_1
           ? (&(_widen_a_f32_0_T_2[30:23]))
           : (&(_fp_a_f64_T_2[62:52]))) & (|(fp_a_significand_f64[51:0]))
        | (_fp_b_is_inf_f64_T_1 ? (&(_widen_b_f32_0_T_3[30:23])) : (&(io_fp_b[62:52])))
        & (|(fp_b_significand_f64[51:0])) | (&(fp_c_f64[62:52])) & (|(fp_c_f64[51:0]));
      has_nan_f64_is_NV_reg2_r <=
        (_fp_b_is_inf_f64_T_1
           ? (&(_widen_a_f32_0_T_2[30:23]))
           : (&(_fp_a_f64_T_2[62:52]))) & ~(fp_a_significand_f64[51])
        & (|(fp_a_significand_f64[50:0]))
        | (_fp_b_is_inf_f64_T_1 ? (&(_widen_b_f32_0_T_3[30:23])) : (&(io_fp_b[62:52])))
        & ~(fp_b_significand_f64[51]) & (|(fp_b_significand_f64[50:0]))
        | (&(fp_c_f64[62:52])) & ~(fp_c_f64[51]) & (|(fp_c_f64[50:0]))
        | _has_inf_f64_is_NV_reg2_T | _has_inf_f64_is_NV_reg2_T_1;
      has_inf_f64_reg2_r <= _has_inf_f64_result_inf_sign_reg2_T | fp_c_is_inf_f64;
      has_inf_f64_is_NV_reg2_r <=
        _has_inf_f64_is_NV_reg2_T | _has_inf_f64_is_NV_reg2_T_1 | fp_c_is_inf_f64
        & _has_inf_f64_result_inf_sign_reg2_T & (fp_c_f64[63] ^ sign_a_b_f64);
      has_inf_f64_result_inf_sign_reg2_r <=
        _has_inf_f64_result_inf_sign_reg2_T ? sign_a_b_f64 : fp_c_f64[63];
      fp_a_or_b_is_zero_f64_reg2_r <= _fp_a_or_b_is_zero_f64_reg2_T;
      fp_result_f64_fp_a_or_b_is_zero_reg2_r <=
        {(|fp_c_significand_f64)
           ? fp_c_f64[63]
           : is_vfmul ? sign_a_b_f64 : sign_a_b_f64 & fp_c_f64[63] | RDN & is_sub_f64,
         fp_c_f64[62:0]};
      has_nan_f32_0_reg2_r <=
        (_fp_b_is_inf_f32_1_T_1
           ? (&(_widen_a_f16_0_T_2[14:10]))
           : (&(_fp_a_f32_0_T_2[30:23]))) & (|(fp_a_significand_f32_0[22:0]))
        | (_fp_b_is_inf_f32_1_T_1 ? (&(_widen_b_f16_0_T_3[14:10])) : (&(io_fp_b[30:23])))
        & (|(fp_b_significand_f32_0[22:0])) | (&(fp_c_f32_0[30:23]))
        & (|(fp_c_f32_0[22:0]));
      has_nan_f32_0_is_NV_reg2_r <=
        (_fp_b_is_inf_f32_1_T_1
           ? (&(_widen_a_f16_0_T_2[14:10]))
           : (&(_fp_a_f32_0_T_2[30:23]))) & ~(fp_a_significand_f32_0[22])
        & (|(fp_a_significand_f32_0[21:0]))
        | (_fp_b_is_inf_f32_1_T_1 ? (&(_widen_b_f16_0_T_3[14:10])) : (&(io_fp_b[30:23])))
        & ~(fp_b_significand_f32_0[22]) & (|(fp_b_significand_f32_0[21:0]))
        | (&(fp_c_f32_0[30:23])) & ~(fp_c_f32_0[22]) & (|(fp_c_f32_0[21:0]))
        | _has_inf_f32_0_is_NV_reg2_T | _has_inf_f32_0_is_NV_reg2_T_1;
      has_inf_f32_0_reg2_r <= _has_inf_f32_0_result_inf_sign_reg2_T | fp_c_is_inf_f32_0;
      has_inf_f32_0_is_NV_reg2_r <=
        _has_inf_f32_0_is_NV_reg2_T | _has_inf_f32_0_is_NV_reg2_T_1 | fp_c_is_inf_f32_0
        & _has_inf_f32_0_result_inf_sign_reg2_T & (fp_c_f32_0[31] ^ sign_a_b_f32_0);
      has_inf_f32_0_result_inf_sign_reg2_r <=
        _has_inf_f32_0_result_inf_sign_reg2_T ? sign_a_b_f32_0 : fp_c_f32_0[31];
      fp_a_or_b_is_zero_f32_0_reg2_r <= _fp_a_or_b_is_zero_f32_0_reg2_T;
      fp_result_f32_0_fp_a_or_b_is_zero_reg2_r <=
        {(|fp_c_significand_f32_0)
           ? fp_c_f32_0[31]
           : is_vfmul
               ? sign_a_b_f32_0
               : sign_a_b_f32_0 & fp_c_f32_0[31] | RDN & is_sub_f32_0,
         fp_c_f32_0[30:0]};
      has_nan_f32_1_reg2_r <=
        (_fp_b_is_inf_f32_1_T_1
           ? (&(_widen_a_f16_1_T_2[14:10]))
           : (&(_fp_a_f32_1_T_2[30:23]))) & (|(fp_a_significand_f32_1[22:0]))
        | (_fp_b_is_inf_f32_1_T_1 ? (&(_widen_b_f16_1_T_3[14:10])) : (&(io_fp_b[62:55])))
        & (|(fp_b_significand_f32_1[22:0])) | (&(fp_c_f32_1[30:23]))
        & (|(fp_c_f32_1[22:0]));
      has_nan_f32_1_is_NV_reg2_r <=
        (_fp_b_is_inf_f32_1_T_1
           ? (&(_widen_a_f16_1_T_2[14:10]))
           : (&(_fp_a_f32_1_T_2[30:23]))) & ~(fp_a_significand_f32_1[22])
        & (|(fp_a_significand_f32_1[21:0]))
        | (_fp_b_is_inf_f32_1_T_1 ? (&(_widen_b_f16_1_T_3[14:10])) : (&(io_fp_b[62:55])))
        & ~(fp_b_significand_f32_1[22]) & (|(fp_b_significand_f32_1[21:0]))
        | (&(fp_c_f32_1[30:23])) & ~(fp_c_f32_1[22]) & (|(fp_c_f32_1[21:0]))
        | _has_inf_f32_1_is_NV_reg2_T | _has_inf_f32_1_is_NV_reg2_T_1;
      has_inf_f32_1_reg2_r <= _has_inf_f32_1_result_inf_sign_reg2_T | fp_c_is_inf_f32_1;
      has_inf_f32_1_is_NV_reg2_r <=
        _has_inf_f32_1_is_NV_reg2_T | _has_inf_f32_1_is_NV_reg2_T_1 | fp_c_is_inf_f32_1
        & _has_inf_f32_1_result_inf_sign_reg2_T & (fp_c_f32_1[31] ^ sign_a_b_f32_1);
      has_inf_f32_1_result_inf_sign_reg2_r <=
        _has_inf_f32_1_result_inf_sign_reg2_T ? sign_a_b_f32_1 : fp_c_f32_1[31];
      fp_a_or_b_is_zero_f32_1_reg2_r <= _fp_a_or_b_is_zero_f32_1_reg2_T;
      fp_result_f32_1_fp_a_or_b_is_zero_reg2_r <=
        {(|fp_c_significand_f32_1)
           ? fp_c_f32_1[31]
           : is_vfmul
               ? sign_a_b_f32_1
               : sign_a_b_f32_1 & fp_c_f32_1[31] | RDN & is_sub_f32_1,
         fp_c_f32_1[30:0]};
      has_nan_f16_0_reg2_r <=
        (&(_fp_a_f16_0_T_2[14:10])) & (|(_fp_a_f16_0_T_2[9:0])) | (&(io_fp_b[14:10]))
        & (|(io_fp_b[9:0])) | (&(fp_c_f16_0[14:10])) & (|(fp_c_f16_0[9:0]));
      has_nan_f16_0_is_NV_reg2_r <=
        (&(_fp_a_f16_0_T_2[14:10])) & ~(_fp_a_f16_0_T_2[9]) & (|(_fp_a_f16_0_T_2[8:0]))
        | (&(io_fp_b[14:10])) & ~(io_fp_b[9]) & (|(io_fp_b[8:0])) | (&(fp_c_f16_0[14:10]))
        & ~(fp_c_f16_0[9]) & (|(fp_c_f16_0[8:0])) | _has_inf_f16_0_is_NV_reg2_T
        | _has_inf_f16_0_is_NV_reg2_T_1;
      has_inf_f16_0_reg2_r <= _has_inf_f16_0_result_inf_sign_reg2_T | fp_c_is_inf_f16_0;
      has_inf_f16_0_is_NV_reg2_r <=
        _has_inf_f16_0_is_NV_reg2_T | _has_inf_f16_0_is_NV_reg2_T_1 | fp_c_is_inf_f16_0
        & _has_inf_f16_0_result_inf_sign_reg2_T & (fp_c_f16_0[15] ^ sign_a_b_f16_0);
      has_inf_f16_0_result_inf_sign_reg2_r <=
        _has_inf_f16_0_result_inf_sign_reg2_T ? sign_a_b_f16_0 : fp_c_f16_0[15];
      fp_a_or_b_is_zero_f16_0_reg2_r <= _fp_a_or_b_is_zero_f16_0_reg2_T;
      fp_result_f16_0_fp_a_or_b_is_zero_reg2_r <=
        {(|fp_c_significand_f16_0)
           ? fp_c_f16_0[15]
           : is_vfmul
               ? sign_a_b_f16_0
               : sign_a_b_f16_0 & fp_c_f16_0[15] | RDN & is_sub_f16_0,
         fp_c_f16_0[14:0]};
      has_nan_f16_1_reg2_r <=
        (&(_fp_a_f16_1_T_2[14:10])) & (|(_fp_a_f16_1_T_2[9:0])) | (&(io_fp_b[30:26]))
        & (|(io_fp_b[25:16])) | (&(fp_c_f16_1[14:10])) & (|(fp_c_f16_1[9:0]));
      has_nan_f16_1_is_NV_reg2_r <=
        (&(_fp_a_f16_1_T_2[14:10])) & ~(_fp_a_f16_1_T_2[9]) & (|(_fp_a_f16_1_T_2[8:0]))
        | (&(io_fp_b[30:26])) & ~(io_fp_b[25]) & (|(io_fp_b[24:16]))
        | (&(fp_c_f16_1[14:10])) & ~(fp_c_f16_1[9]) & (|(fp_c_f16_1[8:0]))
        | _has_inf_f16_1_is_NV_reg2_T | _has_inf_f16_1_is_NV_reg2_T_1;
      has_inf_f16_1_reg2_r <= _has_inf_f16_1_result_inf_sign_reg2_T | fp_c_is_inf_f16_1;
      has_inf_f16_1_is_NV_reg2_r <=
        _has_inf_f16_1_is_NV_reg2_T | _has_inf_f16_1_is_NV_reg2_T_1 | fp_c_is_inf_f16_1
        & _has_inf_f16_1_result_inf_sign_reg2_T & (fp_c_f16_1[15] ^ sign_a_b_f16_1);
      has_inf_f16_1_result_inf_sign_reg2_r <=
        _has_inf_f16_1_result_inf_sign_reg2_T ? sign_a_b_f16_1 : fp_c_f16_1[15];
      fp_a_or_b_is_zero_f16_1_reg2_r <= _fp_a_or_b_is_zero_f16_1_reg2_T;
      fp_result_f16_1_fp_a_or_b_is_zero_reg2_r <=
        {(|fp_c_significand_f16_1)
           ? fp_c_f16_1[15]
           : is_vfmul
               ? sign_a_b_f16_1
               : sign_a_b_f16_1 & fp_c_f16_1[15] | RDN & is_sub_f16_1,
         fp_c_f16_1[14:0]};
      has_nan_f16_2_reg2_r <=
        (&(_fp_a_f16_2_T_2[14:10])) & (|(_fp_a_f16_2_T_2[9:0])) | (&(io_fp_b[46:42]))
        & (|(io_fp_b[41:32])) | (&(fp_c_f16_2[14:10])) & (|(fp_c_f16_2[9:0]));
      has_nan_f16_2_is_NV_reg2_r <=
        (&(_fp_a_f16_2_T_2[14:10])) & ~(_fp_a_f16_2_T_2[9]) & (|(_fp_a_f16_2_T_2[8:0]))
        | (&(io_fp_b[46:42])) & ~(io_fp_b[41]) & (|(io_fp_b[40:32]))
        | (&(fp_c_f16_2[14:10])) & ~(fp_c_f16_2[9]) & (|(fp_c_f16_2[8:0]))
        | _has_inf_f16_2_is_NV_reg2_T | _has_inf_f16_2_is_NV_reg2_T_1;
      has_inf_f16_2_reg2_r <= _has_inf_f16_2_result_inf_sign_reg2_T | fp_c_is_inf_f16_2;
      has_inf_f16_2_is_NV_reg2_r <=
        _has_inf_f16_2_is_NV_reg2_T | _has_inf_f16_2_is_NV_reg2_T_1 | fp_c_is_inf_f16_2
        & _has_inf_f16_2_result_inf_sign_reg2_T & (fp_c_f16_2[15] ^ sign_a_b_f16_2);
      has_inf_f16_2_result_inf_sign_reg2_r <=
        _has_inf_f16_2_result_inf_sign_reg2_T ? sign_a_b_f16_2 : fp_c_f16_2[15];
      fp_a_or_b_is_zero_f16_2_reg2_r <= _fp_a_or_b_is_zero_f16_2_reg2_T;
      fp_result_f16_2_fp_a_or_b_is_zero_reg2_r <=
        {(|fp_c_significand_f16_2)
           ? fp_c_f16_2[15]
           : is_vfmul
               ? sign_a_b_f16_2
               : sign_a_b_f16_2 & fp_c_f16_2[15] | RDN & is_sub_f16_2,
         fp_c_f16_2[14:0]};
      has_nan_f16_3_reg2_r <=
        (&(_fp_a_f16_3_T_2[14:10])) & (|(_fp_a_f16_3_T_2[9:0])) | (&(io_fp_b[62:58]))
        & (|(io_fp_b[57:48])) | (&(fp_c_f16_3[14:10])) & (|(fp_c_f16_3[9:0]));
      has_nan_f16_3_is_NV_reg2_r <=
        (&(_fp_a_f16_3_T_2[14:10])) & ~(_fp_a_f16_3_T_2[9]) & (|(_fp_a_f16_3_T_2[8:0]))
        | (&(io_fp_b[62:58])) & ~(io_fp_b[57]) & (|(io_fp_b[56:48]))
        | (&(fp_c_f16_3[14:10])) & ~(fp_c_f16_3[9]) & (|(fp_c_f16_3[8:0]))
        | _has_inf_f16_3_is_NV_reg2_T | _has_inf_f16_3_is_NV_reg2_T_1;
      has_inf_f16_3_reg2_r <= _has_inf_f16_3_result_inf_sign_reg2_T | fp_c_is_inf_f16_3;
      has_inf_f16_3_is_NV_reg2_r <=
        _has_inf_f16_3_is_NV_reg2_T | _has_inf_f16_3_is_NV_reg2_T_1 | fp_c_is_inf_f16_3
        & _has_inf_f16_3_result_inf_sign_reg2_T & (fp_c_f16_3[15] ^ sign_a_b_f16_3);
      has_inf_f16_3_result_inf_sign_reg2_r <=
        _has_inf_f16_3_result_inf_sign_reg2_T ? sign_a_b_f16_3 : fp_c_f16_3[15];
      fp_a_or_b_is_zero_f16_3_reg2_r <= _fp_a_or_b_is_zero_f16_3_reg2_T;
      fp_result_f16_3_fp_a_or_b_is_zero_reg2_r <=
        {(|fp_c_significand_f16_3)
           ? fp_c_f16_3[15]
           : is_vfmul
               ? sign_a_b_f16_3
               : sign_a_b_f16_3 & fp_c_f16_3[15] | RDN & is_sub_f16_3,
         fp_c_f16_3[14:0]};
    end
    if (fire_reg0_last_r) begin
      is_fp64_reg1 <= is_fp64_reg0;
      is_fp32_reg1 <= is_fp32_reg0;
      adder_is_negative_f64_reg2_r <= _adder_f64_T_2[55];
      adder_is_negative_f32_0_reg2_r <= _adder_f32_0_T_2[26];
      adder_is_negative_f32_1_reg2_r <= _adder_f32_1_T_2[26];
      adder_is_negative_f16_0_reg2_r <= _adder_f16_0_T_2[13];
      adder_is_negative_f16_1_reg2_r <= _adder_f16_1_T_2[13];
      adder_is_negative_f16_2_reg2_r <= _adder_f16_2_T_2[13];
      adder_is_negative_f16_3_reg2_r <= _adder_f16_3_T_2[13];
      E_greater_f64_reg2_r_1 <= E_greater_f64_reg2_r;
      E_greater_f32_0_reg2_r_1 <= E_greater_f32_0_reg2_r;
      E_greater_f32_1_reg2_r_1 <= E_greater_f32_1_reg2_r;
      E_greater_f16_0_reg2_r_1 <= E_greater_f16_0_reg2_r;
      E_greater_f16_1_reg2_r_1 <= E_greater_f16_1_reg2_r;
      E_greater_f16_2_reg2_r_1 <= E_greater_f16_2_reg2_r;
      E_greater_f16_3_reg2_r_1 <= E_greater_f16_3_reg2_r;
      tzd_adder_f64_reg1_r <=
        {_tzd_adder_f64_reg1_T_1[0],
         _tzd_adder_f64_reg1_T_1[1],
         _tzd_adder_f64_reg1_T_1[2],
         _tzd_adder_f64_reg1_T_1[3],
         _tzd_adder_f64_reg1_T_1[4],
         _GEN_5[50:47] | {_tzd_adder_f64_reg1_T_1[7:6], _tzd_adder_f64_reg1_T_1[9:8]}
           & 4'h5,
         _GEN_5[46:39] | _GEN_1 & 8'h55,
         _GEN_5[38:23] | _GEN_2 & 16'h5555,
         _GEN_2[1],
         _GEN_5[21] | _GEN[2],
         {_GEN[3], 1'h0} | _GEN_3 & 2'h1,
         _GEN_5[18:15] | {_tzd_adder_f64_reg1_T_1[39:38], _tzd_adder_f64_reg1_T_1[41:40]}
           & 4'h5,
         _GEN_5[14:7] | _GEN_4 & 8'h55,
         _GEN_4[1],
         _GEN_5[5] | _tzd_adder_f64_reg1_T_1[50],
         _tzd_adder_f64_reg1_T_1[51],
         _tzd_adder_f64_reg1_T_1[52],
         {_GEN_5[2:0], 1'h0}
           | {_tzd_adder_f64_reg1_T_1[55:54], _tzd_adder_f64_reg1_T_1[57:56]} & 4'h5,
         _tzd_adder_f64_reg1_T_1[57],
         _tzd_adder_f64_reg1_T_1[58],
         _tzd_adder_f64_reg1_T_1[59],
         _tzd_adder_f64_reg1_T_1[60],
         _tzd_adder_f64_reg1_T_1[61],
         _tzd_adder_f64_reg1_T_1[62],
         _tzd_adder_f64_reg1_T_1[63],
         _tzd_adder_f64_reg1_T_1[64],
         _tzd_adder_f64_reg1_T_1[65],
         _tzd_adder_f64_reg1_T_1[66],
         _tzd_adder_f64_reg1_T_1[67],
         _tzd_adder_f64_reg1_T_1[68],
         _GEN_12[50:47] | {_tzd_adder_f64_reg1_T_1[71:70], _tzd_adder_f64_reg1_T_1[73:72]}
           & 4'h5,
         _GEN_12[46:39] | _GEN_8 & 8'h55,
         _GEN_12[38:23] | _GEN_9 & 16'h5555,
         _GEN_9[1],
         _GEN_12[21] | _GEN_6[2],
         {_GEN_6[3], 1'h0} | _GEN_10 & 2'h1,
         _GEN_12[18:15]
           | {_tzd_adder_f64_reg1_T_1[103:102], _tzd_adder_f64_reg1_T_1[105:104]} & 4'h5,
         _GEN_12[14:7] | _GEN_11 & 8'h55,
         _GEN_11[1],
         _GEN_12[5] | _tzd_adder_f64_reg1_T_1[114],
         _tzd_adder_f64_reg1_T_1[115],
         _tzd_adder_f64_reg1_T_1[116],
         {_GEN_12[2:0], 1'h0}
           | {_tzd_adder_f64_reg1_T_1[119:118], _tzd_adder_f64_reg1_T_1[121:120]} & 4'h5,
         _tzd_adder_f64_reg1_T_1[121],
         _tzd_adder_f64_reg1_T_1[122],
         _tzd_adder_f64_reg1_T_1[123],
         _tzd_adder_f64_reg1_T_1[124],
         _tzd_adder_f64_reg1_T_1[125],
         _tzd_adder_f64_reg1_T_1[126],
         _tzd_adder_f64_reg1_T_1[127],
         _tzd_adder_f64_reg1_T_1[128],
         _tzd_adder_f64_reg1_T_1[129],
         _tzd_adder_f64_reg1_T_1[130],
         _tzd_adder_f64_reg1_T_1[131],
         _tzd_adder_f64_reg1_T_1[132],
         _GEN_14[18:15]
           | {_tzd_adder_f64_reg1_T_1[135:134], _tzd_adder_f64_reg1_T_1[137:136]} & 4'h5,
         _GEN_14[14:7] | _GEN_13 & 8'h55,
         _GEN_13[1],
         _GEN_14[5] | _tzd_adder_f64_reg1_T_1[146],
         _tzd_adder_f64_reg1_T_1[147],
         _tzd_adder_f64_reg1_T_1[148],
         {_GEN_14[2:0], 1'h0}
           | {_tzd_adder_f64_reg1_T_1[151:150], _tzd_adder_f64_reg1_T_1[153:152]} & 4'h5,
         _tzd_adder_f64_reg1_T_1[153],
         _tzd_adder_f64_reg1_T_1[154],
         _tzd_adder_f64_reg1_T_1[155],
         _tzd_adder_f64_reg1_T_1[156],
         _tzd_adder_f64_reg1_T_1[157],
         _tzd_adder_f64_reg1_T_1[158],
         _tzd_adder_f64_reg1_T_1[159],
         _tzd_adder_f64_reg1_T_1[160],
         _tzd_adder_f64_reg1_T_1[161],
         _tzd_adder_f64_reg1_T_1[162],
         _tzd_adder_f64_reg1_T_1[163]};
      tzd_adder_f32_0_reg1_r <=
        {_adder_f32_0_T_10[0],
         _adder_f32_0_T_10[1],
         _adder_lowbit_f64_T[0],
         _adder_lowbit_f64_T[1],
         _adder_lowbit_f64_T[2],
         _GEN_22[50:47] | _GEN_23,
         _GEN_22[46:39] | _GEN_18 & 8'h55,
         _GEN_22[38:23] | _GEN_19 & 16'h5555,
         _GEN_19[1],
         _GEN_22[21] | _GEN_15[2],
         {_GEN_15[3], 1'h0} | _GEN_20 & 2'h1,
         _GEN_22[18:15] | {_adder_lowbit_f64_T[37:36], _adder_lowbit_f64_T[39:38]} & 4'h5,
         _GEN_22[14:9] | _GEN_21 & 6'h15,
         _GEN_21[1],
         _adder_lowbit_f64_T[46],
         _adder_lowbit_f64_T[47],
         _GEN_22[5] | _adder_f32_0_T_2[0],
         _adder_f32_0_T_2[1],
         _adder_f32_0_T_2[2],
         {_GEN_22[2:0], 1'h0} | {_adder_f32_0_T_2[5:4], _adder_f32_0_T_2[7:6]} & 4'h5,
         _adder_f32_0_T_2[7],
         _adder_f32_0_T_2[8],
         _adder_f32_0_T_2[9],
         _adder_f32_0_T_2[10],
         _adder_f32_0_T_2[11],
         _adder_f32_0_T_2[12],
         _adder_f32_0_T_2[13],
         _adder_f32_0_T_2[14],
         _adder_f32_0_T_2[15],
         _adder_f32_0_T_2[16],
         _adder_f32_0_T_2[17],
         _adder_f32_0_T_2[18],
         _adder_f32_0_T_2[19],
         _adder_f32_0_T_2[20],
         _adder_f32_0_T_2[21],
         _adder_f32_0_T_2[22],
         _adder_f32_0_T_2[23],
         _adder_f32_0_T_2[24],
         _adder_f32_0_T_2[25],
         _adder_f32_0_T_2[26]};
      tzd_adder_f16_0_reg1_r <=
        {_adder_f16_0_T_10[0],
         _adder_f16_0_T_10[1],
         _adder_lowbit_f64_T[0],
         _adder_lowbit_f64_T[1],
         _adder_lowbit_f64_T[2],
         _GEN_25[18:15] | _GEN_23,
         _GEN_25[14:7] | _GEN_24 & 8'h55,
         _GEN_24[1],
         _GEN_25[5] | _adder_lowbit_f64_T[16],
         _adder_lowbit_f64_T[17],
         _adder_lowbit_f64_T[18],
         {_GEN_25[2:0], 1'h0} | {_adder_lowbit_f64_T[21:20], _adder_f16_0_T_2[1:0]}
           & 4'h5,
         _adder_f16_0_T_2[1],
         _adder_f16_0_T_2[2],
         _adder_f16_0_T_2[3],
         _adder_f16_0_T_2[4],
         _adder_f16_0_T_2[5],
         _adder_f16_0_T_2[6],
         _adder_f16_0_T_2[7],
         _adder_f16_0_T_2[8],
         _adder_f16_0_T_2[9],
         _adder_f16_0_T_2[10],
         _adder_f16_0_T_2[11],
         _adder_f16_0_T_2[12],
         _adder_f16_0_T_2[13]};
      tzd_adder_f16_1_reg1_r <=
        {_adder_f16_1_T_10[0],
         _adder_f16_1_T_10[1],
         _adder_lowbit_f64_T[26],
         _adder_lowbit_f64_T[27],
         _adder_lowbit_f64_T[28],
         _GEN_27[18:15] | {_adder_lowbit_f64_T[31:30], _adder_lowbit_f64_T[33:32]} & 4'h5,
         _GEN_27[14:7] | _GEN_26 & 8'h55,
         _GEN_26[1],
         _GEN_27[5] | _adder_lowbit_f64_T[42],
         _adder_lowbit_f64_T[43],
         _adder_lowbit_f64_T[44],
         {_GEN_27[2:0], 1'h0} | {_adder_lowbit_f64_T[47:46], _adder_f16_1_T_2[1:0]}
           & 4'h5,
         _adder_f16_1_T_2[1],
         _adder_f16_1_T_2[2],
         _adder_f16_1_T_2[3],
         _adder_f16_1_T_2[4],
         _adder_f16_1_T_2[5],
         _adder_f16_1_T_2[6],
         _adder_f16_1_T_2[7],
         _adder_f16_1_T_2[8],
         _adder_f16_1_T_2[9],
         _adder_f16_1_T_2[10],
         _adder_f16_1_T_2[11],
         _adder_f16_1_T_2[12],
         _adder_f16_1_T_2[13]};
      tzd_adder_f16_2_reg1_r <=
        {_adder_f16_2_T_10[0],
         _adder_f16_2_T_10[1],
         _adder_lowbit_f64_T[58],
         _adder_lowbit_f64_T[59],
         _adder_lowbit_f64_T[60],
         _GEN_29[18:15] | {_adder_lowbit_f64_T[63:62], _adder_lowbit_f64_T[65:64]} & 4'h5,
         _GEN_29[14:7] | _GEN_28 & 8'h55,
         _GEN_28[1],
         _GEN_29[5] | _adder_lowbit_f64_T[74],
         _adder_lowbit_f64_T[75],
         _adder_lowbit_f64_T[76],
         {_GEN_29[2:0], 1'h0} | {_adder_lowbit_f64_T[79:78], _adder_f16_2_T_2[1:0]}
           & 4'h5,
         _adder_f16_2_T_2[1],
         _adder_f16_2_T_2[2],
         _adder_f16_2_T_2[3],
         _adder_f16_2_T_2[4],
         _adder_f16_2_T_2[5],
         _adder_f16_2_T_2[6],
         _adder_f16_2_T_2[7],
         _adder_f16_2_T_2[8],
         _adder_f16_2_T_2[9],
         _adder_f16_2_T_2[10],
         _adder_f16_2_T_2[11],
         _adder_f16_2_T_2[12],
         _adder_f16_2_T_2[13]};
      tzd_adder_f16_3_reg1_r <=
        {_adder_f16_3_T_10[0],
         _adder_f16_3_T_10[1],
         _adder_lowbit_f64_T[84],
         _adder_lowbit_f64_T[85],
         _adder_lowbit_f64_T[86],
         _GEN_31[18:15] | {_adder_lowbit_f64_T[89:88], _adder_lowbit_f64_T[91:90]} & 4'h5,
         _GEN_31[14:7] | _GEN_30 & 8'h55,
         _GEN_30[1],
         _GEN_31[5] | _adder_lowbit_f64_T[100],
         _adder_lowbit_f64_T[101],
         _adder_lowbit_f64_T[102],
         {_GEN_31[2:0], 1'h0} | {_adder_lowbit_f64_T[105:104], _adder_f16_3_T_2[1:0]}
           & 4'h5,
         _adder_f16_3_T_2[1],
         _adder_f16_3_T_2[2],
         _adder_f16_3_T_2[3],
         _adder_f16_3_T_2[4],
         _adder_f16_3_T_2[5],
         _adder_f16_3_T_2[6],
         _adder_f16_3_T_2[7],
         _adder_f16_3_T_2[8],
         _adder_f16_3_T_2[9],
         _adder_f16_3_T_2[10],
         _adder_f16_3_T_2[11],
         _adder_f16_3_T_2[12],
         _adder_f16_3_T_2[13]};
      lzd_adder_inv_mask_f64_r <=
        is_fp64_reg0
          ? adder_inv_f64 | lshift_value_mask_f64
          : {adder_inv_f32_1 | lshift_value_mask_f32_1, 87'h4000000000000000000000};
      lzd_adder_inv_mask_f32_0_r <= adder_inv_f32_0 | lshift_value_mask_f32_0;
      lzd_adder_inv_mask_f16_0_r <= adder_inv_f16_0 | lshift_value_mask_f16_0;
      lzd_adder_inv_mask_f16_1_r <= adder_inv_f16_1 | lshift_value_mask_f16_1;
      lzd_adder_inv_mask_f16_2_r <= adder_inv_f16_2 | lshift_value_mask_f16_2;
      lzd_adder_inv_mask_f16_3_r <= adder_inv_f16_3 | lshift_value_mask_f16_3;
      lshift_mask_valid_f64_reg1_r <= adder_inv_f64;
      lshift_mask_valid_f64_reg1_r_1 <= lshift_value_mask_f64;
      lshift_mask_valid_f64_reg1_r_2 <= lshift_value_mask_f64;
      lshift_mask_valid_f32_0_reg1_r <= adder_inv_f32_0;
      lshift_mask_valid_f32_0_reg1_r_1 <= lshift_value_mask_f32_0;
      lshift_mask_valid_f32_0_reg1_r_2 <= lshift_value_mask_f32_0;
      lshift_mask_valid_f32_1_reg1_r <= adder_inv_f32_1;
      lshift_mask_valid_f32_1_reg1_r_1 <= lshift_value_mask_f32_1;
      lshift_mask_valid_f32_1_reg1_r_2 <= lshift_value_mask_f32_1;
      lshift_mask_valid_f16_0_reg1_r <= adder_inv_f16_0;
      lshift_mask_valid_f16_0_reg1_r_1 <= lshift_value_mask_f16_0;
      lshift_mask_valid_f16_0_reg1_r_2 <= lshift_value_mask_f16_0;
      lshift_mask_valid_f16_1_reg1_r <= adder_inv_f16_1;
      lshift_mask_valid_f16_1_reg1_r_1 <= lshift_value_mask_f16_1;
      lshift_mask_valid_f16_1_reg1_r_2 <= lshift_value_mask_f16_1;
      lshift_mask_valid_f16_2_reg1_r <= adder_inv_f16_2;
      lshift_mask_valid_f16_2_reg1_r_1 <= lshift_value_mask_f16_2;
      lshift_mask_valid_f16_2_reg1_r_2 <= lshift_value_mask_f16_2;
      lshift_mask_valid_f16_3_reg1_r <= adder_inv_f16_3;
      lshift_mask_valid_f16_3_reg1_r_1 <= lshift_value_mask_f16_3;
      lshift_mask_valid_f16_3_reg1_r_2 <= lshift_value_mask_f16_3;
      adder_f64_reg1 <= adder_f64;
      adder_f32_0_reg1 <= adder_f32_0;
      adder_f32_1_reg1 <= adder_f32_1;
      adder_f16_0_reg1 <= adder_f16_0;
      adder_f16_1_reg1 <= adder_f16_1;
      adder_f16_2_reg1 <= adder_f16_2;
      adder_f16_3_reg1 <= adder_f16_3;
      lshift_adder_inv_f64_r <= _adder_f64_T_2[55];
      lshift_adder_inv_f32_0_r <= _adder_f32_0_T_2[26];
      lshift_adder_inv_f32_1_r <= _adder_f32_1_T_2[26];
      lshift_adder_inv_f16_0_r <= _adder_f16_0_T_2[13];
      lshift_adder_inv_f16_1_r <= _adder_f16_1_T_2[13];
      lshift_adder_inv_f16_2_r <= _adder_f16_2_T_2[13];
      lshift_adder_inv_f16_3_r <= _adder_f16_3_T_2[13];
      sign_result_temp_f64_reg2_r_2 <=
        _adder_f64_T_2[55] ? sign_result_temp_f64_reg2_r : sign_result_temp_f64_reg2_r_1;
      sign_result_temp_f32_0_reg2_r_2 <=
        _adder_f32_0_T_2[26]
          ? sign_result_temp_f32_0_reg2_r
          : sign_result_temp_f32_0_reg2_r_1;
      sign_result_temp_f32_1_reg2_r_2 <=
        _adder_f32_1_T_2[26]
          ? sign_result_temp_f32_1_reg2_r
          : sign_result_temp_f32_1_reg2_r_1;
      sign_result_temp_f16_0_reg2_r_2 <=
        _adder_f16_0_T_2[13]
          ? sign_result_temp_f16_0_reg2_r
          : sign_result_temp_f16_0_reg2_r_1;
      sign_result_temp_f16_1_reg2_r_2 <=
        _adder_f16_1_T_2[13]
          ? sign_result_temp_f16_1_reg2_r
          : sign_result_temp_f16_1_reg2_r_1;
      sign_result_temp_f16_2_reg2_r_2 <=
        _adder_f16_2_T_2[13]
          ? sign_result_temp_f16_2_reg2_r
          : sign_result_temp_f16_2_reg2_r_1;
      sign_result_temp_f16_3_reg2_r_2 <=
        _adder_f16_3_T_2[13]
          ? sign_result_temp_f16_3_reg2_r
          : sign_result_temp_f16_3_reg2_r_1;
      RNE_reg2_r_1 <= RNE_reg2_r;
      RTZ_reg2_r_1 <= RTZ_reg2_r;
      RDN_reg2_r_1 <= RDN_reg2_r;
      RUP_reg2_r_1 <= RUP_reg2_r;
      RMM_reg2_r_1 <= RMM_reg2_r;
      sticky_f64_reg2_r <= rshift_sticky_f64;
      sticky_f32_0_reg2_r <= rshift_sticky_f32_0;
      sticky_f32_1_reg2_r <= rshift_sticky_f32_1;
      sticky_f16_0_reg2_r <= rshift_sticky_f16_0;
      sticky_f16_1_reg2_r <= rshift_sticky_f16_1;
      sticky_f16_2_reg2_r <= rshift_sticky_f16_2;
      sticky_f16_3_reg2_r <= rshift_sticky_f16_3;
      sticky_uf_f64_reg2_r <= rshift_sticky_f64;
      sticky_uf_f32_0_reg2_r <= rshift_sticky_f32_0;
      sticky_uf_f32_1_reg2_r <= rshift_sticky_f32_1;
      sticky_uf_f16_0_reg2_r <= rshift_sticky_f16_0;
      sticky_uf_f16_1_reg2_r <= rshift_sticky_f16_1;
      sticky_uf_f16_2_reg2_r <= rshift_sticky_f16_2;
      sticky_uf_f16_3_reg2_r <= rshift_sticky_f16_3;
      normal_result_is_zero_f64_reg2_r <= adder_f64 == 164'h0;
      normal_result_is_zero_f32_0_reg2_r <= adder_f32_0 == 77'h0;
      normal_result_is_zero_f32_1_reg2_r <= adder_f32_1 == 77'h0;
      normal_result_is_zero_f16_0_reg2_r <= adder_f16_0 == 38'h0;
      normal_result_is_zero_f16_1_reg2_r <= adder_f16_1 == 38'h0;
      normal_result_is_zero_f16_2_reg2_r <= adder_f16_2 == 38'h0;
      normal_result_is_zero_f16_3_reg2_r <= adder_f16_3 == 38'h0;
      has_zero_f64_reg2_r_1 <= has_zero_f64_reg2_r;
      has_zero_f32_0_reg2_r_1 <= has_zero_f32_0_reg2_r;
      has_zero_f32_1_reg2_r_1 <= has_zero_f32_1_reg2_r;
      has_zero_f16_0_reg2_r_1 <= has_zero_f16_0_reg2_r;
      has_zero_f16_1_reg2_r_1 <= has_zero_f16_1_reg2_r;
      has_zero_f16_2_reg2_r_1 <= has_zero_f16_2_reg2_r;
      has_zero_f16_3_reg2_r_1 <= has_zero_f16_3_reg2_r;
      has_nan_f64_reg2_r_1 <= has_nan_f64_reg2_r;
      has_nan_f64_is_NV_reg2_r_1 <= has_nan_f64_is_NV_reg2_r;
      has_inf_f64_reg2_r_1 <= has_inf_f64_reg2_r;
      has_inf_f64_is_NV_reg2_r_1 <= has_inf_f64_is_NV_reg2_r;
      has_inf_f64_result_inf_sign_reg2_r_1 <= has_inf_f64_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f64_reg2_r_1 <= fp_a_or_b_is_zero_f64_reg2_r;
      fp_result_f64_fp_a_or_b_is_zero_reg2_r_1 <= fp_result_f64_fp_a_or_b_is_zero_reg2_r;
      has_nan_f32_0_reg2_r_1 <= has_nan_f32_0_reg2_r;
      has_nan_f32_0_is_NV_reg2_r_1 <= has_nan_f32_0_is_NV_reg2_r;
      has_inf_f32_0_reg2_r_1 <= has_inf_f32_0_reg2_r;
      has_inf_f32_0_is_NV_reg2_r_1 <= has_inf_f32_0_is_NV_reg2_r;
      has_inf_f32_0_result_inf_sign_reg2_r_1 <= has_inf_f32_0_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f32_0_reg2_r_1 <= fp_a_or_b_is_zero_f32_0_reg2_r;
      fp_result_f32_0_fp_a_or_b_is_zero_reg2_r_1 <=
        fp_result_f32_0_fp_a_or_b_is_zero_reg2_r;
      has_nan_f32_1_reg2_r_1 <= has_nan_f32_1_reg2_r;
      has_nan_f32_1_is_NV_reg2_r_1 <= has_nan_f32_1_is_NV_reg2_r;
      has_inf_f32_1_reg2_r_1 <= has_inf_f32_1_reg2_r;
      has_inf_f32_1_is_NV_reg2_r_1 <= has_inf_f32_1_is_NV_reg2_r;
      has_inf_f32_1_result_inf_sign_reg2_r_1 <= has_inf_f32_1_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f32_1_reg2_r_1 <= fp_a_or_b_is_zero_f32_1_reg2_r;
      fp_result_f32_1_fp_a_or_b_is_zero_reg2_r_1 <=
        fp_result_f32_1_fp_a_or_b_is_zero_reg2_r;
      has_nan_f16_0_reg2_r_1 <= has_nan_f16_0_reg2_r;
      has_nan_f16_0_is_NV_reg2_r_1 <= has_nan_f16_0_is_NV_reg2_r;
      has_inf_f16_0_reg2_r_1 <= has_inf_f16_0_reg2_r;
      has_inf_f16_0_is_NV_reg2_r_1 <= has_inf_f16_0_is_NV_reg2_r;
      has_inf_f16_0_result_inf_sign_reg2_r_1 <= has_inf_f16_0_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f16_0_reg2_r_1 <= fp_a_or_b_is_zero_f16_0_reg2_r;
      fp_result_f16_0_fp_a_or_b_is_zero_reg2_r_1 <=
        fp_result_f16_0_fp_a_or_b_is_zero_reg2_r;
      has_nan_f16_1_reg2_r_1 <= has_nan_f16_1_reg2_r;
      has_nan_f16_1_is_NV_reg2_r_1 <= has_nan_f16_1_is_NV_reg2_r;
      has_inf_f16_1_reg2_r_1 <= has_inf_f16_1_reg2_r;
      has_inf_f16_1_is_NV_reg2_r_1 <= has_inf_f16_1_is_NV_reg2_r;
      has_inf_f16_1_result_inf_sign_reg2_r_1 <= has_inf_f16_1_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f16_1_reg2_r_1 <= fp_a_or_b_is_zero_f16_1_reg2_r;
      fp_result_f16_1_fp_a_or_b_is_zero_reg2_r_1 <=
        fp_result_f16_1_fp_a_or_b_is_zero_reg2_r;
      has_nan_f16_2_reg2_r_1 <= has_nan_f16_2_reg2_r;
      has_nan_f16_2_is_NV_reg2_r_1 <= has_nan_f16_2_is_NV_reg2_r;
      has_inf_f16_2_reg2_r_1 <= has_inf_f16_2_reg2_r;
      has_inf_f16_2_is_NV_reg2_r_1 <= has_inf_f16_2_is_NV_reg2_r;
      has_inf_f16_2_result_inf_sign_reg2_r_1 <= has_inf_f16_2_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f16_2_reg2_r_1 <= fp_a_or_b_is_zero_f16_2_reg2_r;
      fp_result_f16_2_fp_a_or_b_is_zero_reg2_r_1 <=
        fp_result_f16_2_fp_a_or_b_is_zero_reg2_r;
      has_nan_f16_3_reg2_r_1 <= has_nan_f16_3_reg2_r;
      has_nan_f16_3_is_NV_reg2_r_1 <= has_nan_f16_3_is_NV_reg2_r;
      has_inf_f16_3_reg2_r_1 <= has_inf_f16_3_reg2_r;
      has_inf_f16_3_is_NV_reg2_r_1 <= has_inf_f16_3_is_NV_reg2_r;
      has_inf_f16_3_result_inf_sign_reg2_r_1 <= has_inf_f16_3_result_inf_sign_reg2_r;
      fp_a_or_b_is_zero_f16_3_reg2_r_1 <= fp_a_or_b_is_zero_f16_3_reg2_r;
      fp_result_f16_3_fp_a_or_b_is_zero_reg2_r_1 <=
        fp_result_f16_3_fp_a_or_b_is_zero_reg2_r;
    end
    if (fire_reg1_last_r) begin
      is_fp64_reg2 <= is_fp64_reg1;
      is_fp32_reg2 <= is_fp32_reg1;
      adder_is_negative_f64_reg2 <= adder_is_negative_f64_reg2_r;
      adder_is_negative_f32_0_reg2 <= adder_is_negative_f32_0_reg2_r;
      adder_is_negative_f32_1_reg2 <= adder_is_negative_f32_1_reg2_r;
      adder_is_negative_f16_0_reg2 <= adder_is_negative_f16_0_reg2_r;
      adder_is_negative_f16_1_reg2 <= adder_is_negative_f16_1_reg2_r;
      adder_is_negative_f16_2_reg2 <= adder_is_negative_f16_2_reg2_r;
      adder_is_negative_f16_3_reg2 <= adder_is_negative_f16_3_reg2_r;
      E_greater_f64_reg2 <= E_greater_f64_reg2_r_1;
      E_greater_f32_0_reg2 <= E_greater_f32_0_reg2_r_1;
      E_greater_f32_1_reg2 <= E_greater_f32_1_reg2_r_1;
      E_greater_f16_0_reg2 <= E_greater_f16_0_reg2_r_1;
      E_greater_f16_1_reg2 <= E_greater_f16_1_reg2_r_1;
      E_greater_f16_2_reg2 <= E_greater_f16_2_reg2_r_1;
      E_greater_f16_3_reg2 <= E_greater_f16_3_reg2_r_1;
      fraction_result_no_round_f64_reg2 <= lshift_adder_inv_fix_f64[54:3];
      fraction_result_no_round_f32_0_reg2 <= lshift_adder_inv_fix_f32_0[25:3];
      fraction_result_no_round_f32_1_reg2 <= lshift_adder_inv_fix_f32_1[25:3];
      fraction_result_no_round_f16_0_reg2 <= lshift_adder_inv_fix_f16_0[12:3];
      fraction_result_no_round_f16_1_reg2 <= lshift_adder_inv_fix_f16_1[12:3];
      fraction_result_no_round_f16_2_reg2 <= lshift_adder_inv_fix_f16_2[12:3];
      fraction_result_no_round_f16_3_reg2 <= lshift_adder_inv_fix_f16_3[12:3];
      sign_result_temp_f64_reg2 <= sign_result_temp_f64_reg2_r_2;
      sign_result_temp_f32_0_reg2 <= sign_result_temp_f32_0_reg2_r_2;
      sign_result_temp_f32_1_reg2 <= sign_result_temp_f32_1_reg2_r_2;
      sign_result_temp_f16_0_reg2 <= sign_result_temp_f16_0_reg2_r_2;
      sign_result_temp_f16_1_reg2 <= sign_result_temp_f16_1_reg2_r_2;
      sign_result_temp_f16_2_reg2 <= sign_result_temp_f16_2_reg2_r_2;
      sign_result_temp_f16_3_reg2 <= sign_result_temp_f16_3_reg2_r_2;
      RNE_reg2 <= RNE_reg2_r_1;
      RTZ_reg2 <= RTZ_reg2_r_1;
      RDN_reg2 <= RDN_reg2_r_1;
      RUP_reg2 <= RUP_reg2_r_1;
      RMM_reg2 <= RMM_reg2_r_1;
      sticky_f64_reg2 <= sticky_f64_reg2_r | _sticky_uf_f64_reg2_T < 8'h6C;
      sticky_f32_0_reg2 <= sticky_f32_0_reg2_r | _sticky_uf_f32_0_reg2_T < 7'h32;
      sticky_f32_1_reg2 <= sticky_f32_1_reg2_r | _sticky_uf_f32_1_reg2_T < 7'h32;
      sticky_f16_0_reg2 <= sticky_f16_0_reg2_r | _sticky_uf_f16_0_reg2_T < 6'h18;
      sticky_f16_1_reg2 <= sticky_f16_1_reg2_r | _sticky_uf_f16_1_reg2_T < 6'h18;
      sticky_f16_2_reg2 <= sticky_f16_2_reg2_r | _sticky_uf_f16_2_reg2_T < 6'h18;
      sticky_f16_3_reg2 <= sticky_f16_3_reg2_r | _sticky_uf_f16_3_reg2_T < 6'h18;
      sticky_uf_f64_reg2 <= sticky_uf_f64_reg2_r | _sticky_uf_f64_reg2_T < 8'h6B;
      sticky_uf_f32_0_reg2 <= sticky_uf_f32_0_reg2_r | _sticky_uf_f32_0_reg2_T < 7'h31;
      sticky_uf_f32_1_reg2 <= sticky_uf_f32_1_reg2_r | _sticky_uf_f32_1_reg2_T < 7'h31;
      sticky_uf_f16_0_reg2 <= sticky_uf_f16_0_reg2_r | _sticky_uf_f16_0_reg2_T < 6'h17;
      sticky_uf_f16_1_reg2 <= sticky_uf_f16_1_reg2_r | _sticky_uf_f16_1_reg2_T < 6'h17;
      sticky_uf_f16_2_reg2 <= sticky_uf_f16_2_reg2_r | _sticky_uf_f16_2_reg2_T < 6'h17;
      sticky_uf_f16_3_reg2 <= sticky_uf_f16_3_reg2_r | _sticky_uf_f16_3_reg2_T < 6'h17;
      round_lshift_f64_reg2 <= lshift_adder_inv_fix_f64[1];
      round_lshift_f32_0_reg2 <= lshift_adder_inv_fix_f32_0[1];
      round_lshift_f32_1_Reg2 <= lshift_adder_inv_fix_f32_1[1];
      round_lshift_f16_0_reg2 <= lshift_adder_inv_fix_f16_0[1];
      round_lshift_f16_1_reg2 <= lshift_adder_inv_fix_f16_1[1];
      round_lshift_f16_2_reg2 <= lshift_adder_inv_fix_f16_2[1];
      round_lshift_f16_3_reg2 <= lshift_adder_inv_fix_f16_3[1];
      guard_lshift_f64_reg2 <= lshift_adder_inv_fix_f64[2];
      guard_lshift_f32_0_reg2 <= lshift_adder_inv_fix_f32_0[2];
      guard_lshift_f32_1_reg2 <= lshift_adder_inv_fix_f32_1[2];
      guard_lshift_f16_0_reg2 <= lshift_adder_inv_fix_f16_0[2];
      guard_lshift_f16_1_reg2 <= lshift_adder_inv_fix_f16_1[2];
      guard_lshift_f16_2_reg2 <= lshift_adder_inv_fix_f16_2[2];
      guard_lshift_f16_3_reg2 <= lshift_adder_inv_fix_f16_3[2];
      round_lshift_uf_f64_reg2 <= lshift_adder_inv_fix_f64[0];
      round_lshift_uf_f32_0_reg2 <= lshift_adder_inv_fix_f32_0[0];
      round_lshift_uf_f32_1_reg2 <= lshift_adder_inv_fix_f32_1[0];
      round_lshift_uf_f16_0_reg2 <= lshift_adder_inv_fix_f16_0[0];
      round_lshift_uf_f16_1_reg2 <= lshift_adder_inv_fix_f16_1[0];
      round_lshift_uf_f16_2_reg2 <= lshift_adder_inv_fix_f16_2[0];
      round_lshift_uf_f16_3_reg2 <= lshift_adder_inv_fix_f16_3[0];
      exponent_result_add_value_f64_r <= is_fix_f64;
      exponent_result_add_value_f64_r_1 <= lzd_adder_inv_mask_f64;
      exponent_result_add_value_f64_r_2 <= lzd_adder_inv_mask_f64;
      exponent_result_add_value_f32_0_r <= is_fix_f32_0;
      exponent_result_add_value_f32_0_r_1 <= lzd_adder_inv_mask_f32_0;
      exponent_result_add_value_f32_0_r_2 <= lzd_adder_inv_mask_f32_0;
      exponent_result_add_value_f32_1_r <= is_fix_f32_1;
      exponent_result_add_value_f32_1_r_1 <= lzd_adder_inv_mask_f64[6:0];
      exponent_result_add_value_f32_1_r_2 <= lzd_adder_inv_mask_f64[6:0];
      exponent_result_add_value_f16_0_r <= is_fix_f16_0;
      exponent_result_add_value_f16_0_r_1 <= lzd_adder_inv_mask_f16_0;
      exponent_result_add_value_f16_0_r_2 <= lzd_adder_inv_mask_f16_0;
      exponent_result_add_value_f16_1_r <= is_fix_f16_1;
      exponent_result_add_value_f16_1_r_1 <= lzd_adder_inv_mask_f16_1;
      exponent_result_add_value_f16_1_r_2 <= lzd_adder_inv_mask_f16_1;
      exponent_result_add_value_f16_2_r <= is_fix_f16_2;
      exponent_result_add_value_f16_2_r_1 <= lzd_adder_inv_mask_f16_2;
      exponent_result_add_value_f16_2_r_2 <= lzd_adder_inv_mask_f16_2;
      exponent_result_add_value_f16_3_r <= is_fix_f16_3;
      exponent_result_add_value_f16_3_r_1 <= lzd_adder_inv_mask_f16_3;
      exponent_result_add_value_f16_3_r_2 <= lzd_adder_inv_mask_f16_3;
      exponent_is_min_f64 <=
        ~(lshift_adder_inv_fix_f64[55])
        & (lshift_mask_valid_f64_reg1_r
           | lshift_mask_valid_f64_reg1_r_1) == lshift_mask_valid_f64_reg1_r_2
        & ~is_fix_f64;
      exponent_is_min_f32_0 <=
        ~(lshift_adder_inv_fix_f32_0[26])
        & (lshift_mask_valid_f32_0_reg1_r
           | lshift_mask_valid_f32_0_reg1_r_1) == lshift_mask_valid_f32_0_reg1_r_2
        & ~is_fix_f32_0;
      exponent_is_min_f32_1 <=
        ~(lshift_adder_inv_fix_f32_1[26])
        & (lshift_mask_valid_f32_1_reg1_r
           | lshift_mask_valid_f32_1_reg1_r_1) == lshift_mask_valid_f32_1_reg1_r_2
        & ~is_fix_f32_1;
      exponent_is_min_f16_0 <=
        ~(lshift_adder_inv_fix_f16_0[13])
        & (lshift_mask_valid_f16_0_reg1_r
           | lshift_mask_valid_f16_0_reg1_r_1) == lshift_mask_valid_f16_0_reg1_r_2
        & ~is_fix_f16_0;
      exponent_is_min_f16_1 <=
        ~(lshift_adder_inv_fix_f16_1[13])
        & (lshift_mask_valid_f16_1_reg1_r
           | lshift_mask_valid_f16_1_reg1_r_1) == lshift_mask_valid_f16_1_reg1_r_2
        & ~is_fix_f16_1;
      exponent_is_min_f16_2 <=
        ~(lshift_adder_inv_fix_f16_2[13])
        & (lshift_mask_valid_f16_2_reg1_r
           | lshift_mask_valid_f16_2_reg1_r_1) == lshift_mask_valid_f16_2_reg1_r_2
        & ~is_fix_f16_2;
      exponent_is_min_f16_3 <=
        ~(lshift_adder_inv_fix_f16_3[13])
        & (lshift_mask_valid_f16_3_reg1_r
           | lshift_mask_valid_f16_3_reg1_r_1) == lshift_mask_valid_f16_3_reg1_r_2
        & ~is_fix_f16_3;
      normal_result_is_zero_f64_reg2 <= normal_result_is_zero_f64_reg2_r;
      normal_result_is_zero_f32_0_reg2 <= normal_result_is_zero_f32_0_reg2_r;
      normal_result_is_zero_f32_1_reg2 <= normal_result_is_zero_f32_1_reg2_r;
      normal_result_is_zero_f16_0_reg2 <= normal_result_is_zero_f16_0_reg2_r;
      normal_result_is_zero_f16_1_reg2 <= normal_result_is_zero_f16_1_reg2_r;
      normal_result_is_zero_f16_2_reg2 <= normal_result_is_zero_f16_2_reg2_r;
      normal_result_is_zero_f16_3_reg2 <= normal_result_is_zero_f16_3_reg2_r;
      has_zero_f64_reg2_r_2 <= has_zero_f64_reg2_r_1;
      has_zero_f32_0_reg2_r_2 <= has_zero_f32_0_reg2_r_1;
      has_zero_f32_1_reg2_r_2 <= has_zero_f32_1_reg2_r_1;
      has_zero_f16_0_reg2_r_2 <= has_zero_f16_0_reg2_r_1;
      has_zero_f16_1_reg2_r_2 <= has_zero_f16_1_reg2_r_1;
      has_zero_f16_2_reg2_r_2 <= has_zero_f16_2_reg2_r_1;
      has_zero_f16_3_reg2_r_2 <= has_zero_f16_3_reg2_r_1;
      has_nan_f64_reg2 <= has_nan_f64_reg2_r_1;
      has_nan_f64_is_NV_reg2 <= has_nan_f64_is_NV_reg2_r_1;
      has_inf_f64_reg2 <= has_inf_f64_reg2_r_1;
      has_inf_f64_is_NV_reg2 <= has_inf_f64_is_NV_reg2_r_1;
      has_inf_f64_result_inf_sign_reg2 <= has_inf_f64_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f64_reg2 <= fp_a_or_b_is_zero_f64_reg2_r_1;
      fp_result_f64_fp_a_or_b_is_zero_reg2 <= fp_result_f64_fp_a_or_b_is_zero_reg2_r_1;
      has_nan_f32_0_reg2 <= has_nan_f32_0_reg2_r_1;
      has_nan_f32_0_is_NV_reg2 <= has_nan_f32_0_is_NV_reg2_r_1;
      has_inf_f32_0_reg2 <= has_inf_f32_0_reg2_r_1;
      has_inf_f32_0_is_NV_reg2 <= has_inf_f32_0_is_NV_reg2_r_1;
      has_inf_f32_0_result_inf_sign_reg2 <= has_inf_f32_0_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f32_0_reg2 <= fp_a_or_b_is_zero_f32_0_reg2_r_1;
      fp_result_f32_0_fp_a_or_b_is_zero_reg2 <=
        fp_result_f32_0_fp_a_or_b_is_zero_reg2_r_1;
      has_nan_f32_1_reg2 <= has_nan_f32_1_reg2_r_1;
      has_nan_f32_1_is_NV_reg2 <= has_nan_f32_1_is_NV_reg2_r_1;
      has_inf_f32_1_reg2 <= has_inf_f32_1_reg2_r_1;
      has_inf_f32_1_is_NV_reg2 <= has_inf_f32_1_is_NV_reg2_r_1;
      has_inf_f32_1_result_inf_sign_reg2 <= has_inf_f32_1_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f32_1_reg2 <= fp_a_or_b_is_zero_f32_1_reg2_r_1;
      fp_result_f32_1_fp_a_or_b_is_zero_reg2 <=
        fp_result_f32_1_fp_a_or_b_is_zero_reg2_r_1;
      has_nan_f16_0_reg2 <= has_nan_f16_0_reg2_r_1;
      has_nan_f16_0_is_NV_reg2 <= has_nan_f16_0_is_NV_reg2_r_1;
      has_inf_f16_0_reg2 <= has_inf_f16_0_reg2_r_1;
      has_inf_f16_0_is_NV_reg2 <= has_inf_f16_0_is_NV_reg2_r_1;
      has_inf_f16_0_result_inf_sign_reg2 <= has_inf_f16_0_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f16_0_reg2 <= fp_a_or_b_is_zero_f16_0_reg2_r_1;
      fp_result_f16_0_fp_a_or_b_is_zero_reg2 <=
        fp_result_f16_0_fp_a_or_b_is_zero_reg2_r_1;
      has_nan_f16_1_reg2 <= has_nan_f16_1_reg2_r_1;
      has_nan_f16_1_is_NV_reg2 <= has_nan_f16_1_is_NV_reg2_r_1;
      has_inf_f16_1_reg2 <= has_inf_f16_1_reg2_r_1;
      has_inf_f16_1_is_NV_reg2 <= has_inf_f16_1_is_NV_reg2_r_1;
      has_inf_f16_1_result_inf_sign_reg2 <= has_inf_f16_1_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f16_1_reg2 <= fp_a_or_b_is_zero_f16_1_reg2_r_1;
      fp_result_f16_1_fp_a_or_b_is_zero_reg2 <=
        fp_result_f16_1_fp_a_or_b_is_zero_reg2_r_1;
      has_nan_f16_2_reg2 <= has_nan_f16_2_reg2_r_1;
      has_nan_f16_2_is_NV_reg2 <= has_nan_f16_2_is_NV_reg2_r_1;
      has_inf_f16_2_reg2 <= has_inf_f16_2_reg2_r_1;
      has_inf_f16_2_is_NV_reg2 <= has_inf_f16_2_is_NV_reg2_r_1;
      has_inf_f16_2_result_inf_sign_reg2 <= has_inf_f16_2_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f16_2_reg2 <= fp_a_or_b_is_zero_f16_2_reg2_r_1;
      fp_result_f16_2_fp_a_or_b_is_zero_reg2 <=
        fp_result_f16_2_fp_a_or_b_is_zero_reg2_r_1;
      has_nan_f16_3_reg2 <= has_nan_f16_3_reg2_r_1;
      has_nan_f16_3_is_NV_reg2 <= has_nan_f16_3_is_NV_reg2_r_1;
      has_inf_f16_3_reg2 <= has_inf_f16_3_reg2_r_1;
      has_inf_f16_3_is_NV_reg2 <= has_inf_f16_3_is_NV_reg2_r_1;
      has_inf_f16_3_result_inf_sign_reg2 <= has_inf_f16_3_result_inf_sign_reg2_r_1;
      fp_a_or_b_is_zero_f16_3_reg2 <= fp_a_or_b_is_zero_f16_3_reg2_r_1;
      fp_result_f16_3_fp_a_or_b_is_zero_reg2 <=
        fp_result_f16_3_fp_a_or_b_is_zero_reg2_r_1;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:139];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'h8C; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        fire_reg0_last_r = _RANDOM[8'h0][0];
        fire_reg1_last_r = _RANDOM[8'h0][1];
        is_fp64_reg0 = _RANDOM[8'h0][2];
        is_fp64_reg1 = _RANDOM[8'h0][3];
        is_fp64_reg2 = _RANDOM[8'h0][4];
        is_fp32_reg0 = _RANDOM[8'h0][5];
        is_fp32_reg1 = _RANDOM[8'h0][6];
        is_fp32_reg2 = _RANDOM[8'h0][7];
        is_sub_f64_reg0 = _RANDOM[8'h0][8];
        rshift_guard_f64 = _RANDOM[8'h0][11];
        rshift_guard_f32_0 = _RANDOM[8'h0][12];
        rshift_guard_f32_1 = _RANDOM[8'h0][13];
        rshift_guard_f16_0 = _RANDOM[8'h0][14];
        rshift_guard_f16_1 = _RANDOM[8'h0][15];
        rshift_guard_f16_2 = _RANDOM[8'h0][16];
        rshift_guard_f16_3 = _RANDOM[8'h0][17];
        rshift_round_f64 = _RANDOM[8'h0][18];
        rshift_round_f32_0 = _RANDOM[8'h0][19];
        rshift_round_f32_1 = _RANDOM[8'h0][20];
        rshift_round_f16_0 = _RANDOM[8'h0][21];
        rshift_round_f16_1 = _RANDOM[8'h0][22];
        rshift_round_f16_2 = _RANDOM[8'h0][23];
        rshift_round_f16_3 = _RANDOM[8'h0][24];
        rshift_sticky_f64 = _RANDOM[8'h0][25];
        rshift_sticky_f32_0 = _RANDOM[8'h0][26];
        rshift_sticky_f32_1 = _RANDOM[8'h0][27];
        rshift_sticky_f16_0 = _RANDOM[8'h0][28];
        rshift_sticky_f16_1 = _RANDOM[8'h0][29];
        rshift_sticky_f16_2 = _RANDOM[8'h0][30];
        rshift_sticky_f16_3 = _RANDOM[8'h0][31];
        fp_c_rshiftValue_inv_f64_reg0 =
          {_RANDOM[8'h1],
           _RANDOM[8'h2],
           _RANDOM[8'h3],
           _RANDOM[8'h4],
           _RANDOM[8'h5],
           _RANDOM[8'h6][1:0]};
        fp_c_rshiftValue_inv_f32_0_reg0 =
          {_RANDOM[8'h6][31:2], _RANDOM[8'h7], _RANDOM[8'h8][12:0]};
        fp_c_rshiftValue_inv_f32_1_reg0 =
          {_RANDOM[8'h8][31:13], _RANDOM[8'h9], _RANDOM[8'hA][23:0]};
        fp_c_rshiftValue_inv_f16_0_reg0 = {_RANDOM[8'hA][31:24], _RANDOM[8'hB][27:0]};
        fp_c_rshiftValue_inv_f16_1_reg0 = {_RANDOM[8'hB][31:28], _RANDOM[8'hC]};
        fp_c_rshiftValue_inv_f16_2_reg0 = {_RANDOM[8'hD], _RANDOM[8'hE][3:0]};
        fp_c_rshiftValue_inv_f16_3_reg0 = {_RANDOM[8'hE][31:4], _RANDOM[8'hF][7:0]};
        CSA3to2_in_b_r = _RANDOM[8'hF][8];
        CSA3to2_in_b_r_1 = _RANDOM[8'hF][9];
        CSA3to2_in_b_r_2 = _RANDOM[8'hF][10];
        CSA3to2_in_b_r_3 = _RANDOM[8'hF][11];
        CSA3to2_in_b_r_4 = _RANDOM[8'hF][12];
        CSA3to2_in_b_r_5 = _RANDOM[8'hF][13];
        adder_f32_0_r = _RANDOM[8'hF][14];
        adder_f32_1_r = _RANDOM[8'hF][15];
        adder_f16_0_r = _RANDOM[8'hF][16];
        adder_f16_1_r = _RANDOM[8'hF][17];
        adder_f16_2_r = _RANDOM[8'hF][18];
        adder_f16_3_r = _RANDOM[8'hF][19];
        adder_is_negative_f64_reg2_r = _RANDOM[8'hF][20];
        adder_is_negative_f64_reg2 = _RANDOM[8'hF][21];
        adder_is_negative_f32_0_reg2_r = _RANDOM[8'hF][22];
        adder_is_negative_f32_0_reg2 = _RANDOM[8'hF][23];
        adder_is_negative_f32_1_reg2_r = _RANDOM[8'hF][24];
        adder_is_negative_f32_1_reg2 = _RANDOM[8'hF][25];
        adder_is_negative_f16_0_reg2_r = _RANDOM[8'hF][26];
        adder_is_negative_f16_0_reg2 = _RANDOM[8'hF][27];
        adder_is_negative_f16_1_reg2_r = _RANDOM[8'hF][28];
        adder_is_negative_f16_1_reg2 = _RANDOM[8'hF][29];
        adder_is_negative_f16_2_reg2_r = _RANDOM[8'hF][30];
        adder_is_negative_f16_2_reg2 = _RANDOM[8'hF][31];
        adder_is_negative_f16_3_reg2_r = _RANDOM[8'h10][0];
        adder_is_negative_f16_3_reg2 = _RANDOM[8'h10][1];
        E_greater_f64_reg2_r = _RANDOM[8'h10][13:2];
        E_greater_f64_reg2_r_1 = _RANDOM[8'h10][25:14];
        E_greater_f64_reg2 = {_RANDOM[8'h10][31:26], _RANDOM[8'h11][5:0]};
        E_greater_f32_0_reg2_r = _RANDOM[8'h11][14:6];
        E_greater_f32_0_reg2_r_1 = _RANDOM[8'h11][23:15];
        E_greater_f32_0_reg2 = {_RANDOM[8'h11][31:24], _RANDOM[8'h12][0]};
        E_greater_f32_1_reg2_r = _RANDOM[8'h12][9:1];
        E_greater_f32_1_reg2_r_1 = _RANDOM[8'h12][18:10];
        E_greater_f32_1_reg2 = _RANDOM[8'h12][27:19];
        E_greater_f16_0_reg2_r = {_RANDOM[8'h12][31:28], _RANDOM[8'h13][1:0]};
        E_greater_f16_0_reg2_r_1 = _RANDOM[8'h13][7:2];
        E_greater_f16_0_reg2 = _RANDOM[8'h13][13:8];
        E_greater_f16_1_reg2_r = _RANDOM[8'h13][19:14];
        E_greater_f16_1_reg2_r_1 = _RANDOM[8'h13][25:20];
        E_greater_f16_1_reg2 = _RANDOM[8'h13][31:26];
        E_greater_f16_2_reg2_r = _RANDOM[8'h14][5:0];
        E_greater_f16_2_reg2_r_1 = _RANDOM[8'h14][11:6];
        E_greater_f16_2_reg2 = _RANDOM[8'h14][17:12];
        E_greater_f16_3_reg2_r = _RANDOM[8'h14][23:18];
        E_greater_f16_3_reg2_r_1 = _RANDOM[8'h14][29:24];
        E_greater_f16_3_reg2 = {_RANDOM[8'h14][31:30], _RANDOM[8'h15][3:0]};
        lshift_value_max_f64_reg0 = _RANDOM[8'h15][15:4];
        lshift_value_max_f32_0_reg0 = _RANDOM[8'h15][24:16];
        lshift_value_max_f32_1_reg0 = {_RANDOM[8'h15][31:25], _RANDOM[8'h16][1:0]};
        lshift_value_max_f16_0_reg0 = _RANDOM[8'h16][7:2];
        lshift_value_max_f16_1_reg0 = _RANDOM[8'h16][13:8];
        lshift_value_max_f16_2_reg0 = _RANDOM[8'h16][19:14];
        lshift_value_max_f16_3_reg0 = _RANDOM[8'h16][25:20];
        tzd_adder_f64_reg1_r =
          {_RANDOM[8'h16][31:26],
           _RANDOM[8'h17],
           _RANDOM[8'h18],
           _RANDOM[8'h19],
           _RANDOM[8'h1A],
           _RANDOM[8'h1B][29:0]};
        tzd_adder_f32_0_reg1_r =
          {_RANDOM[8'h1B][31:30], _RANDOM[8'h1C], _RANDOM[8'h1D], _RANDOM[8'h1E][10:0]};
        tzd_adder_f16_0_reg1_r = {_RANDOM[8'h1E][31:11], _RANDOM[8'h1F][16:0]};
        tzd_adder_f16_1_reg1_r = {_RANDOM[8'h1F][31:17], _RANDOM[8'h20][22:0]};
        tzd_adder_f16_2_reg1_r = {_RANDOM[8'h20][31:23], _RANDOM[8'h21][28:0]};
        tzd_adder_f16_3_reg1_r =
          {_RANDOM[8'h21][31:29], _RANDOM[8'h22], _RANDOM[8'h23][2:0]};
        lzd_adder_inv_mask_f64_r =
          {_RANDOM[8'h23][31:3],
           _RANDOM[8'h24],
           _RANDOM[8'h25],
           _RANDOM[8'h26],
           _RANDOM[8'h27],
           _RANDOM[8'h28][5:0]};
        lzd_adder_inv_mask_f32_0_r =
          {_RANDOM[8'h28][31:6], _RANDOM[8'h29], _RANDOM[8'h2A][17:0]};
        lzd_adder_inv_mask_f16_0_r = {_RANDOM[8'h2A][31:18], _RANDOM[8'h2B][22:0]};
        lzd_adder_inv_mask_f16_1_r = {_RANDOM[8'h2B][31:23], _RANDOM[8'h2C][27:0]};
        lzd_adder_inv_mask_f16_2_r =
          {_RANDOM[8'h2C][31:28], _RANDOM[8'h2D], _RANDOM[8'h2E][0]};
        lzd_adder_inv_mask_f16_3_r = {_RANDOM[8'h2E][31:1], _RANDOM[8'h2F][5:0]};
        lshift_mask_valid_f64_reg1_r =
          {_RANDOM[8'h2F][31:6],
           _RANDOM[8'h30],
           _RANDOM[8'h31],
           _RANDOM[8'h32],
           _RANDOM[8'h33],
           _RANDOM[8'h34][8:0]};
        lshift_mask_valid_f64_reg1_r_1 =
          {_RANDOM[8'h34][31:9],
           _RANDOM[8'h35],
           _RANDOM[8'h36],
           _RANDOM[8'h37],
           _RANDOM[8'h38],
           _RANDOM[8'h39][11:0]};
        lshift_mask_valid_f64_reg1_r_2 =
          {_RANDOM[8'h39][31:12],
           _RANDOM[8'h3A],
           _RANDOM[8'h3B],
           _RANDOM[8'h3C],
           _RANDOM[8'h3D],
           _RANDOM[8'h3E][14:0]};
        lshift_mask_valid_f32_0_reg1_r =
          {_RANDOM[8'h3E][31:15], _RANDOM[8'h3F], _RANDOM[8'h40][26:0]};
        lshift_mask_valid_f32_0_reg1_r_1 =
          {_RANDOM[8'h40][31:27], _RANDOM[8'h41], _RANDOM[8'h42], _RANDOM[8'h43][6:0]};
        lshift_mask_valid_f32_0_reg1_r_2 =
          {_RANDOM[8'h43][31:7], _RANDOM[8'h44], _RANDOM[8'h45][18:0]};
        lshift_mask_valid_f32_1_reg1_r =
          {_RANDOM[8'h45][31:19], _RANDOM[8'h46], _RANDOM[8'h47][30:0]};
        lshift_mask_valid_f32_1_reg1_r_1 =
          {_RANDOM[8'h47][31], _RANDOM[8'h48], _RANDOM[8'h49], _RANDOM[8'h4A][10:0]};
        lshift_mask_valid_f32_1_reg1_r_2 =
          {_RANDOM[8'h4A][31:11], _RANDOM[8'h4B], _RANDOM[8'h4C][22:0]};
        lshift_mask_valid_f16_0_reg1_r = {_RANDOM[8'h4C][31:23], _RANDOM[8'h4D][27:0]};
        lshift_mask_valid_f16_0_reg1_r_1 =
          {_RANDOM[8'h4D][31:28], _RANDOM[8'h4E], _RANDOM[8'h4F][0]};
        lshift_mask_valid_f16_0_reg1_r_2 = {_RANDOM[8'h4F][31:1], _RANDOM[8'h50][5:0]};
        lshift_mask_valid_f16_1_reg1_r = {_RANDOM[8'h50][31:6], _RANDOM[8'h51][10:0]};
        lshift_mask_valid_f16_1_reg1_r_1 = {_RANDOM[8'h51][31:11], _RANDOM[8'h52][15:0]};
        lshift_mask_valid_f16_1_reg1_r_2 = {_RANDOM[8'h52][31:16], _RANDOM[8'h53][20:0]};
        lshift_mask_valid_f16_2_reg1_r = {_RANDOM[8'h53][31:21], _RANDOM[8'h54][25:0]};
        lshift_mask_valid_f16_2_reg1_r_1 = {_RANDOM[8'h54][31:26], _RANDOM[8'h55][30:0]};
        lshift_mask_valid_f16_2_reg1_r_2 =
          {_RANDOM[8'h55][31], _RANDOM[8'h56], _RANDOM[8'h57][3:0]};
        lshift_mask_valid_f16_3_reg1_r = {_RANDOM[8'h57][31:4], _RANDOM[8'h58][8:0]};
        lshift_mask_valid_f16_3_reg1_r_1 = {_RANDOM[8'h58][31:9], _RANDOM[8'h59][13:0]};
        lshift_mask_valid_f16_3_reg1_r_2 = {_RANDOM[8'h59][31:14], _RANDOM[8'h5A][18:0]};
        adder_f64_reg1 =
          {_RANDOM[8'h5A][31:19],
           _RANDOM[8'h5B],
           _RANDOM[8'h5C],
           _RANDOM[8'h5D],
           _RANDOM[8'h5E],
           _RANDOM[8'h5F][22:0]};
        adder_f32_0_reg1 =
          {_RANDOM[8'h5F][31:23], _RANDOM[8'h60], _RANDOM[8'h61], _RANDOM[8'h62][3:0]};
        adder_f32_1_reg1 = {_RANDOM[8'h62][31:4], _RANDOM[8'h63], _RANDOM[8'h64][16:0]};
        adder_f16_0_reg1 = {_RANDOM[8'h64][31:17], _RANDOM[8'h65][22:0]};
        adder_f16_1_reg1 = {_RANDOM[8'h65][31:23], _RANDOM[8'h66][28:0]};
        adder_f16_2_reg1 = {_RANDOM[8'h66][31:29], _RANDOM[8'h67], _RANDOM[8'h68][2:0]};
        adder_f16_3_reg1 = {_RANDOM[8'h68][31:3], _RANDOM[8'h69][8:0]};
        lshift_adder_inv_f64_r = _RANDOM[8'h69][9];
        lshift_adder_inv_f32_0_r = _RANDOM[8'h69][10];
        lshift_adder_inv_f32_1_r = _RANDOM[8'h69][11];
        lshift_adder_inv_f16_0_r = _RANDOM[8'h69][12];
        lshift_adder_inv_f16_1_r = _RANDOM[8'h69][13];
        lshift_adder_inv_f16_2_r = _RANDOM[8'h69][14];
        lshift_adder_inv_f16_3_r = _RANDOM[8'h69][15];
        fraction_result_no_round_f64_reg2 =
          {_RANDOM[8'h69][31:16], _RANDOM[8'h6A], _RANDOM[8'h6B][3:0]};
        fraction_result_no_round_f32_0_reg2 = _RANDOM[8'h6B][26:4];
        fraction_result_no_round_f32_1_reg2 =
          {_RANDOM[8'h6B][31:27], _RANDOM[8'h6C][17:0]};
        fraction_result_no_round_f16_0_reg2 = _RANDOM[8'h6C][27:18];
        fraction_result_no_round_f16_1_reg2 =
          {_RANDOM[8'h6C][31:28], _RANDOM[8'h6D][5:0]};
        fraction_result_no_round_f16_2_reg2 = _RANDOM[8'h6D][15:6];
        fraction_result_no_round_f16_3_reg2 = _RANDOM[8'h6D][25:16];
        sign_result_temp_f64_reg2_r = _RANDOM[8'h6D][26];
        sign_result_temp_f64_reg2_r_1 = _RANDOM[8'h6D][27];
        sign_result_temp_f64_reg2_r_2 = _RANDOM[8'h6D][28];
        sign_result_temp_f64_reg2 = _RANDOM[8'h6D][29];
        sign_result_temp_f32_0_reg2_r = _RANDOM[8'h6D][30];
        sign_result_temp_f32_0_reg2_r_1 = _RANDOM[8'h6D][31];
        sign_result_temp_f32_0_reg2_r_2 = _RANDOM[8'h6E][0];
        sign_result_temp_f32_0_reg2 = _RANDOM[8'h6E][1];
        sign_result_temp_f32_1_reg2_r = _RANDOM[8'h6E][2];
        sign_result_temp_f32_1_reg2_r_1 = _RANDOM[8'h6E][3];
        sign_result_temp_f32_1_reg2_r_2 = _RANDOM[8'h6E][4];
        sign_result_temp_f32_1_reg2 = _RANDOM[8'h6E][5];
        sign_result_temp_f16_0_reg2_r = _RANDOM[8'h6E][6];
        sign_result_temp_f16_0_reg2_r_1 = _RANDOM[8'h6E][7];
        sign_result_temp_f16_0_reg2_r_2 = _RANDOM[8'h6E][8];
        sign_result_temp_f16_0_reg2 = _RANDOM[8'h6E][9];
        sign_result_temp_f16_1_reg2_r = _RANDOM[8'h6E][10];
        sign_result_temp_f16_1_reg2_r_1 = _RANDOM[8'h6E][11];
        sign_result_temp_f16_1_reg2_r_2 = _RANDOM[8'h6E][12];
        sign_result_temp_f16_1_reg2 = _RANDOM[8'h6E][13];
        sign_result_temp_f16_2_reg2_r = _RANDOM[8'h6E][14];
        sign_result_temp_f16_2_reg2_r_1 = _RANDOM[8'h6E][15];
        sign_result_temp_f16_2_reg2_r_2 = _RANDOM[8'h6E][16];
        sign_result_temp_f16_2_reg2 = _RANDOM[8'h6E][17];
        sign_result_temp_f16_3_reg2_r = _RANDOM[8'h6E][18];
        sign_result_temp_f16_3_reg2_r_1 = _RANDOM[8'h6E][19];
        sign_result_temp_f16_3_reg2_r_2 = _RANDOM[8'h6E][20];
        sign_result_temp_f16_3_reg2 = _RANDOM[8'h6E][21];
        RNE_reg2_r = _RANDOM[8'h6E][22];
        RNE_reg2_r_1 = _RANDOM[8'h6E][23];
        RNE_reg2 = _RANDOM[8'h6E][24];
        RTZ_reg2_r = _RANDOM[8'h6E][25];
        RTZ_reg2_r_1 = _RANDOM[8'h6E][26];
        RTZ_reg2 = _RANDOM[8'h6E][27];
        RDN_reg2_r = _RANDOM[8'h6E][28];
        RDN_reg2_r_1 = _RANDOM[8'h6E][29];
        RDN_reg2 = _RANDOM[8'h6E][30];
        RUP_reg2_r = _RANDOM[8'h6E][31];
        RUP_reg2_r_1 = _RANDOM[8'h6F][0];
        RUP_reg2 = _RANDOM[8'h6F][1];
        RMM_reg2_r = _RANDOM[8'h6F][2];
        RMM_reg2_r_1 = _RANDOM[8'h6F][3];
        RMM_reg2 = _RANDOM[8'h6F][4];
        sticky_f64_reg2_r = _RANDOM[8'h6F][5];
        sticky_f64_reg2 = _RANDOM[8'h6F][6];
        sticky_f32_0_reg2_r = _RANDOM[8'h6F][7];
        sticky_f32_0_reg2 = _RANDOM[8'h6F][8];
        sticky_f32_1_reg2_r = _RANDOM[8'h6F][9];
        sticky_f32_1_reg2 = _RANDOM[8'h6F][10];
        sticky_f16_0_reg2_r = _RANDOM[8'h6F][11];
        sticky_f16_0_reg2 = _RANDOM[8'h6F][12];
        sticky_f16_1_reg2_r = _RANDOM[8'h6F][13];
        sticky_f16_1_reg2 = _RANDOM[8'h6F][14];
        sticky_f16_2_reg2_r = _RANDOM[8'h6F][15];
        sticky_f16_2_reg2 = _RANDOM[8'h6F][16];
        sticky_f16_3_reg2_r = _RANDOM[8'h6F][17];
        sticky_f16_3_reg2 = _RANDOM[8'h6F][18];
        sticky_uf_f64_reg2_r = _RANDOM[8'h6F][19];
        sticky_uf_f64_reg2 = _RANDOM[8'h6F][20];
        sticky_uf_f32_0_reg2_r = _RANDOM[8'h6F][21];
        sticky_uf_f32_0_reg2 = _RANDOM[8'h6F][22];
        sticky_uf_f32_1_reg2_r = _RANDOM[8'h6F][23];
        sticky_uf_f32_1_reg2 = _RANDOM[8'h6F][24];
        sticky_uf_f16_0_reg2_r = _RANDOM[8'h6F][25];
        sticky_uf_f16_0_reg2 = _RANDOM[8'h6F][26];
        sticky_uf_f16_1_reg2_r = _RANDOM[8'h6F][27];
        sticky_uf_f16_1_reg2 = _RANDOM[8'h6F][28];
        sticky_uf_f16_2_reg2_r = _RANDOM[8'h6F][29];
        sticky_uf_f16_2_reg2 = _RANDOM[8'h6F][30];
        sticky_uf_f16_3_reg2_r = _RANDOM[8'h6F][31];
        sticky_uf_f16_3_reg2 = _RANDOM[8'h70][0];
        round_lshift_f64_reg2 = _RANDOM[8'h70][1];
        round_lshift_f32_0_reg2 = _RANDOM[8'h70][2];
        round_lshift_f32_1_Reg2 = _RANDOM[8'h70][3];
        round_lshift_f16_0_reg2 = _RANDOM[8'h70][4];
        round_lshift_f16_1_reg2 = _RANDOM[8'h70][5];
        round_lshift_f16_2_reg2 = _RANDOM[8'h70][6];
        round_lshift_f16_3_reg2 = _RANDOM[8'h70][7];
        guard_lshift_f64_reg2 = _RANDOM[8'h70][8];
        guard_lshift_f32_0_reg2 = _RANDOM[8'h70][9];
        guard_lshift_f32_1_reg2 = _RANDOM[8'h70][10];
        guard_lshift_f16_0_reg2 = _RANDOM[8'h70][11];
        guard_lshift_f16_1_reg2 = _RANDOM[8'h70][12];
        guard_lshift_f16_2_reg2 = _RANDOM[8'h70][13];
        guard_lshift_f16_3_reg2 = _RANDOM[8'h70][14];
        round_lshift_uf_f64_reg2 = _RANDOM[8'h70][15];
        round_lshift_uf_f32_0_reg2 = _RANDOM[8'h70][16];
        round_lshift_uf_f32_1_reg2 = _RANDOM[8'h70][17];
        round_lshift_uf_f16_0_reg2 = _RANDOM[8'h70][18];
        round_lshift_uf_f16_1_reg2 = _RANDOM[8'h70][19];
        round_lshift_uf_f16_2_reg2 = _RANDOM[8'h70][20];
        round_lshift_uf_f16_3_reg2 = _RANDOM[8'h70][21];
        exponent_result_add_value_f64_r = _RANDOM[8'h70][22];
        exponent_result_add_value_f64_r_1 = _RANDOM[8'h70][30:23];
        exponent_result_add_value_f64_r_2 = {_RANDOM[8'h70][31], _RANDOM[8'h71][6:0]};
        exponent_result_add_value_f32_0_r = _RANDOM[8'h71][7];
        exponent_result_add_value_f32_0_r_1 = _RANDOM[8'h71][14:8];
        exponent_result_add_value_f32_0_r_2 = _RANDOM[8'h71][21:15];
        exponent_result_add_value_f32_1_r = _RANDOM[8'h71][22];
        exponent_result_add_value_f32_1_r_1 = _RANDOM[8'h71][29:23];
        exponent_result_add_value_f32_1_r_2 =
          {_RANDOM[8'h71][31:30], _RANDOM[8'h72][4:0]};
        exponent_result_add_value_f16_0_r = _RANDOM[8'h72][5];
        exponent_result_add_value_f16_0_r_1 = _RANDOM[8'h72][11:6];
        exponent_result_add_value_f16_0_r_2 = _RANDOM[8'h72][17:12];
        exponent_result_add_value_f16_1_r = _RANDOM[8'h72][18];
        exponent_result_add_value_f16_1_r_1 = _RANDOM[8'h72][24:19];
        exponent_result_add_value_f16_1_r_2 = _RANDOM[8'h72][30:25];
        exponent_result_add_value_f16_2_r = _RANDOM[8'h72][31];
        exponent_result_add_value_f16_2_r_1 = _RANDOM[8'h73][5:0];
        exponent_result_add_value_f16_2_r_2 = _RANDOM[8'h73][11:6];
        exponent_result_add_value_f16_3_r = _RANDOM[8'h73][12];
        exponent_result_add_value_f16_3_r_1 = _RANDOM[8'h73][18:13];
        exponent_result_add_value_f16_3_r_2 = _RANDOM[8'h73][24:19];
        exponent_is_min_f64 = _RANDOM[8'h73][25];
        exponent_is_min_f32_0 = _RANDOM[8'h73][26];
        exponent_is_min_f32_1 = _RANDOM[8'h73][27];
        exponent_is_min_f16_0 = _RANDOM[8'h73][28];
        exponent_is_min_f16_1 = _RANDOM[8'h73][29];
        exponent_is_min_f16_2 = _RANDOM[8'h73][30];
        exponent_is_min_f16_3 = _RANDOM[8'h73][31];
        normal_result_is_zero_f64_reg2_r = _RANDOM[8'h74][0];
        normal_result_is_zero_f64_reg2 = _RANDOM[8'h74][1];
        normal_result_is_zero_f32_0_reg2_r = _RANDOM[8'h74][2];
        normal_result_is_zero_f32_0_reg2 = _RANDOM[8'h74][3];
        normal_result_is_zero_f32_1_reg2_r = _RANDOM[8'h74][4];
        normal_result_is_zero_f32_1_reg2 = _RANDOM[8'h74][5];
        normal_result_is_zero_f16_0_reg2_r = _RANDOM[8'h74][6];
        normal_result_is_zero_f16_0_reg2 = _RANDOM[8'h74][7];
        normal_result_is_zero_f16_1_reg2_r = _RANDOM[8'h74][8];
        normal_result_is_zero_f16_1_reg2 = _RANDOM[8'h74][9];
        normal_result_is_zero_f16_2_reg2_r = _RANDOM[8'h74][10];
        normal_result_is_zero_f16_2_reg2 = _RANDOM[8'h74][11];
        normal_result_is_zero_f16_3_reg2_r = _RANDOM[8'h74][12];
        normal_result_is_zero_f16_3_reg2 = _RANDOM[8'h74][13];
        has_zero_f64_reg2_r = _RANDOM[8'h74][14];
        has_zero_f64_reg2_r_1 = _RANDOM[8'h74][15];
        has_zero_f64_reg2_r_2 = _RANDOM[8'h74][16];
        has_zero_f32_0_reg2_r = _RANDOM[8'h74][17];
        has_zero_f32_0_reg2_r_1 = _RANDOM[8'h74][18];
        has_zero_f32_0_reg2_r_2 = _RANDOM[8'h74][19];
        has_zero_f32_1_reg2_r = _RANDOM[8'h74][20];
        has_zero_f32_1_reg2_r_1 = _RANDOM[8'h74][21];
        has_zero_f32_1_reg2_r_2 = _RANDOM[8'h74][22];
        has_zero_f16_0_reg2_r = _RANDOM[8'h74][23];
        has_zero_f16_0_reg2_r_1 = _RANDOM[8'h74][24];
        has_zero_f16_0_reg2_r_2 = _RANDOM[8'h74][25];
        has_zero_f16_1_reg2_r = _RANDOM[8'h74][26];
        has_zero_f16_1_reg2_r_1 = _RANDOM[8'h74][27];
        has_zero_f16_1_reg2_r_2 = _RANDOM[8'h74][28];
        has_zero_f16_2_reg2_r = _RANDOM[8'h74][29];
        has_zero_f16_2_reg2_r_1 = _RANDOM[8'h74][30];
        has_zero_f16_2_reg2_r_2 = _RANDOM[8'h74][31];
        has_zero_f16_3_reg2_r = _RANDOM[8'h75][0];
        has_zero_f16_3_reg2_r_1 = _RANDOM[8'h75][1];
        has_zero_f16_3_reg2_r_2 = _RANDOM[8'h75][2];
        has_nan_f64_reg2_r = _RANDOM[8'h75][3];
        has_nan_f64_reg2_r_1 = _RANDOM[8'h75][4];
        has_nan_f64_reg2 = _RANDOM[8'h75][5];
        has_nan_f64_is_NV_reg2_r = _RANDOM[8'h75][6];
        has_nan_f64_is_NV_reg2_r_1 = _RANDOM[8'h75][7];
        has_nan_f64_is_NV_reg2 = _RANDOM[8'h75][8];
        has_inf_f64_reg2_r = _RANDOM[8'h75][9];
        has_inf_f64_reg2_r_1 = _RANDOM[8'h75][10];
        has_inf_f64_reg2 = _RANDOM[8'h75][11];
        has_inf_f64_is_NV_reg2_r = _RANDOM[8'h75][12];
        has_inf_f64_is_NV_reg2_r_1 = _RANDOM[8'h75][13];
        has_inf_f64_is_NV_reg2 = _RANDOM[8'h75][14];
        has_inf_f64_result_inf_sign_reg2_r = _RANDOM[8'h75][15];
        has_inf_f64_result_inf_sign_reg2_r_1 = _RANDOM[8'h75][16];
        has_inf_f64_result_inf_sign_reg2 = _RANDOM[8'h75][17];
        fp_a_or_b_is_zero_f64_reg2_r = _RANDOM[8'h75][18];
        fp_a_or_b_is_zero_f64_reg2_r_1 = _RANDOM[8'h75][19];
        fp_a_or_b_is_zero_f64_reg2 = _RANDOM[8'h75][20];
        fp_result_f64_fp_a_or_b_is_zero_reg2_r =
          {_RANDOM[8'h75][31:21], _RANDOM[8'h76], _RANDOM[8'h77][20:0]};
        fp_result_f64_fp_a_or_b_is_zero_reg2_r_1 =
          {_RANDOM[8'h77][31:21], _RANDOM[8'h78], _RANDOM[8'h79][20:0]};
        fp_result_f64_fp_a_or_b_is_zero_reg2 =
          {_RANDOM[8'h79][31:21], _RANDOM[8'h7A], _RANDOM[8'h7B][20:0]};
        has_nan_f32_0_reg2_r = _RANDOM[8'h7B][21];
        has_nan_f32_0_reg2_r_1 = _RANDOM[8'h7B][22];
        has_nan_f32_0_reg2 = _RANDOM[8'h7B][23];
        has_nan_f32_0_is_NV_reg2_r = _RANDOM[8'h7B][24];
        has_nan_f32_0_is_NV_reg2_r_1 = _RANDOM[8'h7B][25];
        has_nan_f32_0_is_NV_reg2 = _RANDOM[8'h7B][26];
        has_inf_f32_0_reg2_r = _RANDOM[8'h7B][27];
        has_inf_f32_0_reg2_r_1 = _RANDOM[8'h7B][28];
        has_inf_f32_0_reg2 = _RANDOM[8'h7B][29];
        has_inf_f32_0_is_NV_reg2_r = _RANDOM[8'h7B][30];
        has_inf_f32_0_is_NV_reg2_r_1 = _RANDOM[8'h7B][31];
        has_inf_f32_0_is_NV_reg2 = _RANDOM[8'h7C][0];
        has_inf_f32_0_result_inf_sign_reg2_r = _RANDOM[8'h7C][1];
        has_inf_f32_0_result_inf_sign_reg2_r_1 = _RANDOM[8'h7C][2];
        has_inf_f32_0_result_inf_sign_reg2 = _RANDOM[8'h7C][3];
        fp_a_or_b_is_zero_f32_0_reg2_r = _RANDOM[8'h7C][4];
        fp_a_or_b_is_zero_f32_0_reg2_r_1 = _RANDOM[8'h7C][5];
        fp_a_or_b_is_zero_f32_0_reg2 = _RANDOM[8'h7C][6];
        fp_result_f32_0_fp_a_or_b_is_zero_reg2_r =
          {_RANDOM[8'h7C][31:7], _RANDOM[8'h7D][6:0]};
        fp_result_f32_0_fp_a_or_b_is_zero_reg2_r_1 =
          {_RANDOM[8'h7D][31:7], _RANDOM[8'h7E][6:0]};
        fp_result_f32_0_fp_a_or_b_is_zero_reg2 =
          {_RANDOM[8'h7E][31:7], _RANDOM[8'h7F][6:0]};
        has_nan_f32_1_reg2_r = _RANDOM[8'h7F][7];
        has_nan_f32_1_reg2_r_1 = _RANDOM[8'h7F][8];
        has_nan_f32_1_reg2 = _RANDOM[8'h7F][9];
        has_nan_f32_1_is_NV_reg2_r = _RANDOM[8'h7F][10];
        has_nan_f32_1_is_NV_reg2_r_1 = _RANDOM[8'h7F][11];
        has_nan_f32_1_is_NV_reg2 = _RANDOM[8'h7F][12];
        has_inf_f32_1_reg2_r = _RANDOM[8'h7F][13];
        has_inf_f32_1_reg2_r_1 = _RANDOM[8'h7F][14];
        has_inf_f32_1_reg2 = _RANDOM[8'h7F][15];
        has_inf_f32_1_is_NV_reg2_r = _RANDOM[8'h7F][16];
        has_inf_f32_1_is_NV_reg2_r_1 = _RANDOM[8'h7F][17];
        has_inf_f32_1_is_NV_reg2 = _RANDOM[8'h7F][18];
        has_inf_f32_1_result_inf_sign_reg2_r = _RANDOM[8'h7F][19];
        has_inf_f32_1_result_inf_sign_reg2_r_1 = _RANDOM[8'h7F][20];
        has_inf_f32_1_result_inf_sign_reg2 = _RANDOM[8'h7F][21];
        fp_a_or_b_is_zero_f32_1_reg2_r = _RANDOM[8'h7F][22];
        fp_a_or_b_is_zero_f32_1_reg2_r_1 = _RANDOM[8'h7F][23];
        fp_a_or_b_is_zero_f32_1_reg2 = _RANDOM[8'h7F][24];
        fp_result_f32_1_fp_a_or_b_is_zero_reg2_r =
          {_RANDOM[8'h7F][31:25], _RANDOM[8'h80][24:0]};
        fp_result_f32_1_fp_a_or_b_is_zero_reg2_r_1 =
          {_RANDOM[8'h80][31:25], _RANDOM[8'h81][24:0]};
        fp_result_f32_1_fp_a_or_b_is_zero_reg2 =
          {_RANDOM[8'h81][31:25], _RANDOM[8'h82][24:0]};
        has_nan_f16_0_reg2_r = _RANDOM[8'h82][25];
        has_nan_f16_0_reg2_r_1 = _RANDOM[8'h82][26];
        has_nan_f16_0_reg2 = _RANDOM[8'h82][27];
        has_nan_f16_0_is_NV_reg2_r = _RANDOM[8'h82][28];
        has_nan_f16_0_is_NV_reg2_r_1 = _RANDOM[8'h82][29];
        has_nan_f16_0_is_NV_reg2 = _RANDOM[8'h82][30];
        has_inf_f16_0_reg2_r = _RANDOM[8'h82][31];
        has_inf_f16_0_reg2_r_1 = _RANDOM[8'h83][0];
        has_inf_f16_0_reg2 = _RANDOM[8'h83][1];
        has_inf_f16_0_is_NV_reg2_r = _RANDOM[8'h83][2];
        has_inf_f16_0_is_NV_reg2_r_1 = _RANDOM[8'h83][3];
        has_inf_f16_0_is_NV_reg2 = _RANDOM[8'h83][4];
        has_inf_f16_0_result_inf_sign_reg2_r = _RANDOM[8'h83][5];
        has_inf_f16_0_result_inf_sign_reg2_r_1 = _RANDOM[8'h83][6];
        has_inf_f16_0_result_inf_sign_reg2 = _RANDOM[8'h83][7];
        fp_a_or_b_is_zero_f16_0_reg2_r = _RANDOM[8'h83][8];
        fp_a_or_b_is_zero_f16_0_reg2_r_1 = _RANDOM[8'h83][9];
        fp_a_or_b_is_zero_f16_0_reg2 = _RANDOM[8'h83][10];
        fp_result_f16_0_fp_a_or_b_is_zero_reg2_r = _RANDOM[8'h83][26:11];
        fp_result_f16_0_fp_a_or_b_is_zero_reg2_r_1 =
          {_RANDOM[8'h83][31:27], _RANDOM[8'h84][10:0]};
        fp_result_f16_0_fp_a_or_b_is_zero_reg2 = _RANDOM[8'h84][26:11];
        has_nan_f16_1_reg2_r = _RANDOM[8'h84][27];
        has_nan_f16_1_reg2_r_1 = _RANDOM[8'h84][28];
        has_nan_f16_1_reg2 = _RANDOM[8'h84][29];
        has_nan_f16_1_is_NV_reg2_r = _RANDOM[8'h84][30];
        has_nan_f16_1_is_NV_reg2_r_1 = _RANDOM[8'h84][31];
        has_nan_f16_1_is_NV_reg2 = _RANDOM[8'h85][0];
        has_inf_f16_1_reg2_r = _RANDOM[8'h85][1];
        has_inf_f16_1_reg2_r_1 = _RANDOM[8'h85][2];
        has_inf_f16_1_reg2 = _RANDOM[8'h85][3];
        has_inf_f16_1_is_NV_reg2_r = _RANDOM[8'h85][4];
        has_inf_f16_1_is_NV_reg2_r_1 = _RANDOM[8'h85][5];
        has_inf_f16_1_is_NV_reg2 = _RANDOM[8'h85][6];
        has_inf_f16_1_result_inf_sign_reg2_r = _RANDOM[8'h85][7];
        has_inf_f16_1_result_inf_sign_reg2_r_1 = _RANDOM[8'h85][8];
        has_inf_f16_1_result_inf_sign_reg2 = _RANDOM[8'h85][9];
        fp_a_or_b_is_zero_f16_1_reg2_r = _RANDOM[8'h85][10];
        fp_a_or_b_is_zero_f16_1_reg2_r_1 = _RANDOM[8'h85][11];
        fp_a_or_b_is_zero_f16_1_reg2 = _RANDOM[8'h85][12];
        fp_result_f16_1_fp_a_or_b_is_zero_reg2_r = _RANDOM[8'h85][28:13];
        fp_result_f16_1_fp_a_or_b_is_zero_reg2_r_1 =
          {_RANDOM[8'h85][31:29], _RANDOM[8'h86][12:0]};
        fp_result_f16_1_fp_a_or_b_is_zero_reg2 = _RANDOM[8'h86][28:13];
        has_nan_f16_2_reg2_r = _RANDOM[8'h86][29];
        has_nan_f16_2_reg2_r_1 = _RANDOM[8'h86][30];
        has_nan_f16_2_reg2 = _RANDOM[8'h86][31];
        has_nan_f16_2_is_NV_reg2_r = _RANDOM[8'h87][0];
        has_nan_f16_2_is_NV_reg2_r_1 = _RANDOM[8'h87][1];
        has_nan_f16_2_is_NV_reg2 = _RANDOM[8'h87][2];
        has_inf_f16_2_reg2_r = _RANDOM[8'h87][3];
        has_inf_f16_2_reg2_r_1 = _RANDOM[8'h87][4];
        has_inf_f16_2_reg2 = _RANDOM[8'h87][5];
        has_inf_f16_2_is_NV_reg2_r = _RANDOM[8'h87][6];
        has_inf_f16_2_is_NV_reg2_r_1 = _RANDOM[8'h87][7];
        has_inf_f16_2_is_NV_reg2 = _RANDOM[8'h87][8];
        has_inf_f16_2_result_inf_sign_reg2_r = _RANDOM[8'h87][9];
        has_inf_f16_2_result_inf_sign_reg2_r_1 = _RANDOM[8'h87][10];
        has_inf_f16_2_result_inf_sign_reg2 = _RANDOM[8'h87][11];
        fp_a_or_b_is_zero_f16_2_reg2_r = _RANDOM[8'h87][12];
        fp_a_or_b_is_zero_f16_2_reg2_r_1 = _RANDOM[8'h87][13];
        fp_a_or_b_is_zero_f16_2_reg2 = _RANDOM[8'h87][14];
        fp_result_f16_2_fp_a_or_b_is_zero_reg2_r = _RANDOM[8'h87][30:15];
        fp_result_f16_2_fp_a_or_b_is_zero_reg2_r_1 =
          {_RANDOM[8'h87][31], _RANDOM[8'h88][14:0]};
        fp_result_f16_2_fp_a_or_b_is_zero_reg2 = _RANDOM[8'h88][30:15];
        has_nan_f16_3_reg2_r = _RANDOM[8'h88][31];
        has_nan_f16_3_reg2_r_1 = _RANDOM[8'h89][0];
        has_nan_f16_3_reg2 = _RANDOM[8'h89][1];
        has_nan_f16_3_is_NV_reg2_r = _RANDOM[8'h89][2];
        has_nan_f16_3_is_NV_reg2_r_1 = _RANDOM[8'h89][3];
        has_nan_f16_3_is_NV_reg2 = _RANDOM[8'h89][4];
        has_inf_f16_3_reg2_r = _RANDOM[8'h89][5];
        has_inf_f16_3_reg2_r_1 = _RANDOM[8'h89][6];
        has_inf_f16_3_reg2 = _RANDOM[8'h89][7];
        has_inf_f16_3_is_NV_reg2_r = _RANDOM[8'h89][8];
        has_inf_f16_3_is_NV_reg2_r_1 = _RANDOM[8'h89][9];
        has_inf_f16_3_is_NV_reg2 = _RANDOM[8'h89][10];
        has_inf_f16_3_result_inf_sign_reg2_r = _RANDOM[8'h89][11];
        has_inf_f16_3_result_inf_sign_reg2_r_1 = _RANDOM[8'h89][12];
        has_inf_f16_3_result_inf_sign_reg2 = _RANDOM[8'h89][13];
        fp_a_or_b_is_zero_f16_3_reg2_r = _RANDOM[8'h89][14];
        fp_a_or_b_is_zero_f16_3_reg2_r_1 = _RANDOM[8'h89][15];
        fp_a_or_b_is_zero_f16_3_reg2 = _RANDOM[8'h89][16];
        fp_result_f16_3_fp_a_or_b_is_zero_reg2_r =
          {_RANDOM[8'h89][31:17], _RANDOM[8'h8A][0]};
        fp_result_f16_3_fp_a_or_b_is_zero_reg2_r_1 = _RANDOM[8'h8A][16:1];
        fp_result_f16_3_fp_a_or_b_is_zero_reg2 =
          {_RANDOM[8'h8A][31:17], _RANDOM[8'h8B][0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        fire_reg0_last_r = 1'h0;
        fire_reg1_last_r = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BoothEncoderF64F32F16_4 U_BoothEncoder (
    .io_in_a
      ((&io_fp_format)
         ? fp_a_significand_f64
         : is_fp32
             ? {fp_a_significand_f32_1, 5'h0, fp_a_significand_f32_0}
             : {|(_fp_a_f16_3_T_2[14:10]),
                _fp_a_f16_3_T_2[9:0],
                2'h0,
                |(_fp_a_f16_2_T_2[14:10]),
                _fp_a_f16_2_T_2[9:0],
                5'h0,
                |(_fp_a_f16_1_T_2[14:10]),
                _fp_a_f16_1_T_2[9:0],
                2'h0,
                |(_fp_a_f16_0_T_2[14:10]),
                _fp_a_f16_0_T_2[9:0]}),
    .io_in_b
      ((&io_fp_format)
         ? fp_b_significand_f64
         : is_fp32
             ? {fp_b_significand_f32_1, 5'h0, fp_b_significand_f32_0}
             : {|(io_fp_b[62:58]),
                io_fp_b[57:48],
                2'h0,
                |(io_fp_b[46:42]),
                io_fp_b[41:32],
                5'h0,
                |(io_fp_b[30:26]),
                io_fp_b[25:16],
                2'h0,
                |(io_fp_b[14:10]),
                io_fp_b[9:0]}),
    .io_is_fp64   (&io_fp_format),
    .io_is_fp32   (is_fp32),
    .io_out_pp_0  (_U_BoothEncoder_io_out_pp_0),
    .io_out_pp_1  (_U_BoothEncoder_io_out_pp_1),
    .io_out_pp_2  (_U_BoothEncoder_io_out_pp_2),
    .io_out_pp_3  (_U_BoothEncoder_io_out_pp_3),
    .io_out_pp_4  (_U_BoothEncoder_io_out_pp_4),
    .io_out_pp_5  (_U_BoothEncoder_io_out_pp_5),
    .io_out_pp_6  (_U_BoothEncoder_io_out_pp_6),
    .io_out_pp_7  (_U_BoothEncoder_io_out_pp_7),
    .io_out_pp_8  (_U_BoothEncoder_io_out_pp_8),
    .io_out_pp_9  (_U_BoothEncoder_io_out_pp_9),
    .io_out_pp_10 (_U_BoothEncoder_io_out_pp_10),
    .io_out_pp_11 (_U_BoothEncoder_io_out_pp_11),
    .io_out_pp_12 (_U_BoothEncoder_io_out_pp_12),
    .io_out_pp_13 (_U_BoothEncoder_io_out_pp_13),
    .io_out_pp_14 (_U_BoothEncoder_io_out_pp_14),
    .io_out_pp_15 (_U_BoothEncoder_io_out_pp_15),
    .io_out_pp_16 (_U_BoothEncoder_io_out_pp_16),
    .io_out_pp_17 (_U_BoothEncoder_io_out_pp_17),
    .io_out_pp_18 (_U_BoothEncoder_io_out_pp_18),
    .io_out_pp_19 (_U_BoothEncoder_io_out_pp_19),
    .io_out_pp_20 (_U_BoothEncoder_io_out_pp_20),
    .io_out_pp_21 (_U_BoothEncoder_io_out_pp_21),
    .io_out_pp_22 (_U_BoothEncoder_io_out_pp_22),
    .io_out_pp_23 (_U_BoothEncoder_io_out_pp_23),
    .io_out_pp_24 (_U_BoothEncoder_io_out_pp_24),
    .io_out_pp_25 (_U_BoothEncoder_io_out_pp_25),
    .io_out_pp_26 (_U_BoothEncoder_io_out_pp_26)
  );
  CSA_Nto2With3to2MainPipeline U_CSAnto2 (
    .clock      (clock),
    .io_fire    (io_fire),
    .io_in_0    (_U_BoothEncoder_io_out_pp_0),
    .io_in_1    (_U_BoothEncoder_io_out_pp_1),
    .io_in_2    (_U_BoothEncoder_io_out_pp_2),
    .io_in_3    (_U_BoothEncoder_io_out_pp_3),
    .io_in_4    (_U_BoothEncoder_io_out_pp_4),
    .io_in_5    (_U_BoothEncoder_io_out_pp_5),
    .io_in_6    (_U_BoothEncoder_io_out_pp_6),
    .io_in_7    (_U_BoothEncoder_io_out_pp_7),
    .io_in_8    (_U_BoothEncoder_io_out_pp_8),
    .io_in_9    (_U_BoothEncoder_io_out_pp_9),
    .io_in_10   (_U_BoothEncoder_io_out_pp_10),
    .io_in_11   (_U_BoothEncoder_io_out_pp_11),
    .io_in_12   (_U_BoothEncoder_io_out_pp_12),
    .io_in_13   (_U_BoothEncoder_io_out_pp_13),
    .io_in_14   (_U_BoothEncoder_io_out_pp_14),
    .io_in_15   (_U_BoothEncoder_io_out_pp_15),
    .io_in_16   (_U_BoothEncoder_io_out_pp_16),
    .io_in_17   (_U_BoothEncoder_io_out_pp_17),
    .io_in_18   (_U_BoothEncoder_io_out_pp_18),
    .io_in_19   (_U_BoothEncoder_io_out_pp_19),
    .io_in_20   (_U_BoothEncoder_io_out_pp_20),
    .io_in_21   (_U_BoothEncoder_io_out_pp_21),
    .io_in_22   (_U_BoothEncoder_io_out_pp_22),
    .io_in_23   (_U_BoothEncoder_io_out_pp_23),
    .io_in_24   (_U_BoothEncoder_io_out_pp_24),
    .io_in_25   (_U_BoothEncoder_io_out_pp_25),
    .io_in_26   (_U_BoothEncoder_io_out_pp_26),
    .io_out_sum (_U_CSAnto2_io_out_sum),
    .io_out_car (_U_CSAnto2_io_out_car)
  );
  CSA3to2 U_CSA3to2 (
    .io_in_a    (_U_CSAnto2_io_out_sum),
    .io_in_b
      (is_fp64_reg0
         ? {_U_CSAnto2_io_out_car[106:1],
            is_sub_f64_reg0 & ~rshift_guard_f64 & ~rshift_round_f64 & ~rshift_sticky_f64}
         : is_fp32_reg0
             ? {_U_CSAnto2_io_out_car[106:59],
                CSA3to2_in_b_r & ~rshift_guard_f32_1 & ~rshift_round_f32_1
                  & ~rshift_sticky_f32_1,
                _U_CSAnto2_io_out_car[57:1],
                CSA3to2_in_b_r_1 & ~rshift_guard_f32_0 & ~rshift_round_f32_0
                  & ~rshift_sticky_f32_0}
             : {_U_CSAnto2_io_out_car[106:85],
                CSA3to2_in_b_r_2 & ~rshift_guard_f16_3 & ~rshift_round_f16_3
                  & ~rshift_sticky_f16_3,
                _U_CSAnto2_io_out_car[83:59],
                CSA3to2_in_b_r_3 & ~rshift_guard_f16_2 & ~rshift_round_f16_2
                  & ~rshift_sticky_f16_2,
                _U_CSAnto2_io_out_car[57:27],
                CSA3to2_in_b_r_4 & ~rshift_guard_f16_1 & ~rshift_round_f16_1
                  & ~rshift_sticky_f16_1,
                _U_CSAnto2_io_out_car[25:1],
                CSA3to2_in_b_r_5 & ~rshift_guard_f16_0 & ~rshift_round_f16_0
                  & ~rshift_sticky_f16_0}),
    .io_in_c
      ({1'h0,
        is_fp64_reg0
          ? fp_c_rshiftValue_inv_f64_reg0[105:0]
          : is_fp32_reg0
              ? {fp_c_rshiftValue_inv_f32_1_reg0[47:0],
                 10'h0,
                 fp_c_rshiftValue_inv_f32_0_reg0[47:0]}
              : {fp_c_rshiftValue_inv_f16_3_reg0[21:0],
                 4'h0,
                 fp_c_rshiftValue_inv_f16_2_reg0[21:0],
                 10'h0,
                 fp_c_rshiftValue_inv_f16_1_reg0[21:0],
                 4'h0,
                 fp_c_rshiftValue_inv_f16_0_reg0[21:0]}}),
    .io_out_sum (_U_CSA3to2_io_out_sum),
    .io_out_car (_U_CSA3to2_io_out_car)
  );
  assign io_fp_result =
    is_fp64_reg2
      ? (has_nan_f64_reg2
           ? 64'h7FF8000000000000
           : has_inf_f64_reg2
               ? (has_inf_f64_is_NV_reg2
                    ? 64'h7FF8000000000000
                    : {has_inf_f64_result_inf_sign_reg2, 63'h7FF0000000000000})
               : exponent_overflow_f64
                   ? {sign_result_temp_f64_reg2,
                      RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f64_reg2 | RUP_reg2
                      & sign_result_temp_f64_reg2
                        ? 63'h7FEFFFFFFFFFFFFF
                        : 63'h7FF0000000000000}
                   : has_zero_f64_reg2
                       ? (fp_a_or_b_is_zero_f64_reg2
                            ? fp_result_f64_fp_a_or_b_is_zero_reg2
                            : normal_result_is_zero_f64_reg2
                                ? {RDN_reg2, 63'h0}
                                : normal_result_f64)
                       : normal_result_f64)
      : is_fp32_reg2
          ? {has_nan_f32_1_reg2
               ? 32'h7FC00000
               : has_inf_f32_1_reg2
                   ? (has_inf_f32_1_is_NV_reg2
                        ? 32'h7FC00000
                        : {has_inf_f32_1_result_inf_sign_reg2, 31'h7F800000})
                   : exponent_overflow_f32_1
                       ? {sign_result_temp_f32_1_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f32_1_reg2 | RUP_reg2
                          & sign_result_temp_f32_1_reg2
                            ? 31'h7F7FFFFF
                            : 31'h7F800000}
                       : has_zero_f32_1_reg2
                           ? (fp_a_or_b_is_zero_f32_1_reg2
                                ? fp_result_f32_1_fp_a_or_b_is_zero_reg2
                                : normal_result_is_zero_f32_1_reg2
                                    ? {RDN_reg2, 31'h0}
                                    : normal_result_f32_1)
                           : normal_result_f32_1,
             has_nan_f32_0_reg2
               ? 32'h7FC00000
               : has_inf_f32_0_reg2
                   ? (has_inf_f32_0_is_NV_reg2
                        ? 32'h7FC00000
                        : {has_inf_f32_0_result_inf_sign_reg2, 31'h7F800000})
                   : exponent_overflow_f32_0
                       ? {sign_result_temp_f32_0_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f32_0_reg2 | RUP_reg2
                          & sign_result_temp_f32_0_reg2
                            ? 31'h7F7FFFFF
                            : 31'h7F800000}
                       : has_zero_f32_0_reg2
                           ? (fp_a_or_b_is_zero_f32_0_reg2
                                ? fp_result_f32_0_fp_a_or_b_is_zero_reg2
                                : normal_result_is_zero_f32_0_reg2
                                    ? {RDN_reg2, 31'h0}
                                    : normal_result_f32_0)
                           : normal_result_f32_0}
          : {has_nan_f16_3_reg2
               ? 16'h7E00
               : has_inf_f16_3_reg2
                   ? (has_inf_f16_3_is_NV_reg2
                        ? 16'h7E00
                        : {has_inf_f16_3_result_inf_sign_reg2, 15'h7C00})
                   : exponent_overflow_f16_3
                       ? {sign_result_temp_f16_3_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f16_3_reg2 | RUP_reg2
                          & sign_result_temp_f16_3_reg2
                            ? 15'h7BFF
                            : 15'h7C00}
                       : has_zero_f16_3_reg2
                           ? (fp_a_or_b_is_zero_f16_3_reg2
                                ? fp_result_f16_3_fp_a_or_b_is_zero_reg2
                                : normal_result_is_zero_f16_3_reg2
                                    ? {RDN_reg2, 15'h0}
                                    : normal_result_f16_3)
                           : normal_result_f16_3,
             has_nan_f16_2_reg2
               ? 16'h7E00
               : has_inf_f16_2_reg2
                   ? (has_inf_f16_2_is_NV_reg2
                        ? 16'h7E00
                        : {has_inf_f16_2_result_inf_sign_reg2, 15'h7C00})
                   : exponent_overflow_f16_2
                       ? {sign_result_temp_f16_2_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f16_2_reg2 | RUP_reg2
                          & sign_result_temp_f16_2_reg2
                            ? 15'h7BFF
                            : 15'h7C00}
                       : has_zero_f16_2_reg2
                           ? (fp_a_or_b_is_zero_f16_2_reg2
                                ? fp_result_f16_2_fp_a_or_b_is_zero_reg2
                                : normal_result_is_zero_f16_2_reg2
                                    ? {RDN_reg2, 15'h0}
                                    : normal_result_f16_2)
                           : normal_result_f16_2,
             has_nan_f16_1_reg2
               ? 16'h7E00
               : has_inf_f16_1_reg2
                   ? (has_inf_f16_1_is_NV_reg2
                        ? 16'h7E00
                        : {has_inf_f16_1_result_inf_sign_reg2, 15'h7C00})
                   : exponent_overflow_f16_1
                       ? {sign_result_temp_f16_1_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f16_1_reg2 | RUP_reg2
                          & sign_result_temp_f16_1_reg2
                            ? 15'h7BFF
                            : 15'h7C00}
                       : has_zero_f16_1_reg2
                           ? (fp_a_or_b_is_zero_f16_1_reg2
                                ? fp_result_f16_1_fp_a_or_b_is_zero_reg2
                                : normal_result_is_zero_f16_1_reg2
                                    ? {RDN_reg2, 15'h0}
                                    : normal_result_f16_1)
                           : normal_result_f16_1,
             has_nan_f16_0_reg2
               ? 16'h7E00
               : has_inf_f16_0_reg2
                   ? (has_inf_f16_0_is_NV_reg2
                        ? 16'h7E00
                        : {has_inf_f16_0_result_inf_sign_reg2, 15'h7C00})
                   : exponent_overflow_f16_0
                       ? {sign_result_temp_f16_0_reg2,
                          RTZ_reg2 | RDN_reg2 & ~sign_result_temp_f16_0_reg2 | RUP_reg2
                          & sign_result_temp_f16_0_reg2
                            ? 15'h7BFF
                            : 15'h7C00}
                       : has_zero_f16_0_reg2
                           ? (fp_a_or_b_is_zero_f16_0_reg2
                                ? fp_result_f16_0_fp_a_or_b_is_zero_reg2
                                : normal_result_is_zero_f16_0_reg2
                                    ? {RDN_reg2, 15'h0}
                                    : normal_result_f16_0)
                           : normal_result_f16_0};
  assign io_fflags =
    {{5{is_fp16_reg2}}
       & (has_nan_f16_3_reg2
            ? {has_nan_f16_3_is_NV_reg2, 4'h0}
            : has_inf_f16_3_reg2
                ? {has_inf_f16_3_is_NV_reg2, 4'h0}
                : exponent_overflow_f16_3
                    ? 5'h5
                    : has_zero_f16_3_reg2
                        ? (fp_a_or_b_is_zero_f16_3_reg2 | normal_result_is_zero_f16_3_reg2
                             ? 5'h0
                             : {3'h0, UF_f16_3, NX_f16_3})
                        : {3'h0, UF_f16_3, NX_f16_3}),
     {5{is_fp16_reg2}}
       & (has_nan_f16_2_reg2
            ? {has_nan_f16_2_is_NV_reg2, 4'h0}
            : has_inf_f16_2_reg2
                ? {has_inf_f16_2_is_NV_reg2, 4'h0}
                : exponent_overflow_f16_2
                    ? 5'h5
                    : has_zero_f16_2_reg2
                        ? (fp_a_or_b_is_zero_f16_2_reg2 | normal_result_is_zero_f16_2_reg2
                             ? 5'h0
                             : {3'h0, UF_f16_2, NX_f16_2})
                        : {3'h0, UF_f16_2, NX_f16_2}),
     {5{~is_fp64_reg2}}
       & (is_fp32_reg2
            ? (has_nan_f32_1_reg2
                 ? {has_nan_f32_1_is_NV_reg2, 4'h0}
                 : has_inf_f32_1_reg2
                     ? {has_inf_f32_1_is_NV_reg2, 4'h0}
                     : exponent_overflow_f32_1
                         ? 5'h5
                         : has_zero_f32_1_reg2
                             ? (fp_a_or_b_is_zero_f32_1_reg2
                                | normal_result_is_zero_f32_1_reg2
                                  ? 5'h0
                                  : {3'h0, UF_f32_1, NX_f32_1})
                             : {3'h0, UF_f32_1, NX_f32_1})
            : has_nan_f16_1_reg2
                ? {has_nan_f16_1_is_NV_reg2, 4'h0}
                : has_inf_f16_1_reg2
                    ? {has_inf_f16_1_is_NV_reg2, 4'h0}
                    : exponent_overflow_f16_1
                        ? 5'h5
                        : has_zero_f16_1_reg2
                            ? (fp_a_or_b_is_zero_f16_1_reg2
                               | normal_result_is_zero_f16_1_reg2
                                 ? 5'h0
                                 : {3'h0, UF_f16_1, NX_f16_1})
                            : {3'h0, UF_f16_1, NX_f16_1}),
     is_fp64_reg2
       ? (has_nan_f64_reg2
            ? {has_nan_f64_is_NV_reg2, 4'h0}
            : has_inf_f64_reg2
                ? {has_inf_f64_is_NV_reg2, 4'h0}
                : exponent_overflow_f64
                    ? 5'h5
                    : has_zero_f64_reg2
                        ? (fp_a_or_b_is_zero_f64_reg2 | normal_result_is_zero_f64_reg2
                             ? 5'h0
                             : {3'h0, UF_f64, NX_f64})
                        : {3'h0, UF_f64, NX_f64})
       : is_fp32_reg2
           ? (has_nan_f32_0_reg2
                ? {has_nan_f32_0_is_NV_reg2, 4'h0}
                : has_inf_f32_0_reg2
                    ? {has_inf_f32_0_is_NV_reg2, 4'h0}
                    : exponent_overflow_f32_0
                        ? 5'h5
                        : has_zero_f32_0_reg2
                            ? (fp_a_or_b_is_zero_f32_0_reg2
                               | normal_result_is_zero_f32_0_reg2
                                 ? 5'h0
                                 : {3'h0, UF_f32_0, NX_f32_0})
                            : {3'h0, UF_f32_0, NX_f32_0})
           : has_nan_f16_0_reg2
               ? {has_nan_f16_0_is_NV_reg2, 4'h0}
               : has_inf_f16_0_reg2
                   ? {has_inf_f16_0_is_NV_reg2, 4'h0}
                   : exponent_overflow_f16_0
                       ? 5'h5
                       : has_zero_f16_0_reg2
                           ? (fp_a_or_b_is_zero_f16_0_reg2
                              | normal_result_is_zero_f16_0_reg2
                                ? 5'h0
                                : {3'h0, UF_f16_0, NX_f16_0})
                           : {3'h0, UF_f16_0, NX_f16_0}};
endmodule

