Active-HDL 13.0.376.8320 2023-11-14 20:12:40

Elaboration top modules:
Verilog Module                test_shift_register_SIPO


-----------------------------------------------------------------------------------------------
Verilog Module           | Library    | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------
test_shift_register_SIPO | practica2p |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
shift_register           | practica2p |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
Library                  | Comment
-----------------------------------------------------------------------------------------------
practica2p               | None
-----------------------------------------------------------------------------------------------
