# project open projeto.mpf
# Loading project projeto
#  project compileall
# vcom -work work -2002 -explicit -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/Componentes do Projeto/Banco_reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Banco_reg
# -- Compiling architecture behavioral_arch of Banco_reg
# vcom -work work -2002 -explicit -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/Componentes do Projeto/Instr_Reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Instr_Reg
# -- Compiling architecture behavioral_arch of Instr_Reg
# vcom -work work -2002 -explicit -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/Componentes do Projeto/Memoria.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Compiling package ram_constants
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package LPM_COMPONENTS
# -- Loading package ram_constants
# -- Compiling entity Memoria
# -- Compiling architecture behavioral_arch of Memoria
# vcom -work work -2002 -explicit -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/Componentes do Projeto/RegDesloc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegDesloc
# -- Compiling architecture behavioral_arch of RegDesloc
# vcom -work work -2002 -explicit -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/Componentes do Projeto/Registrador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registrador
# -- Compiling architecture behavioral_arch of Registrador
# vcom -work work -2002 -explicit -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/Componentes do Projeto/ula32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Ula32
# -- Compiling architecture behavioral of Ula32
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/mux9x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module mux9x1
# 
# Top level modules:
# 	mux9x1
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/portaAND.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module portaAND
# 
# Top level modules:
# 	portaAND
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/portaOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module portaOR
# 
# Top level modules:
# 	portaOR
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/sEwithzero16x32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module sEwithzero16x32
# 
# Top level modules:
# 	sEwithzero16x32
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/shift26x28.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module shift26x28
# 
# Top level modules:
# 	shift26x28
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/Shift32x32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module Shift32x32
# 
# Top level modules:
# 	Shift32x32
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/signExtend1x32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module signExtend1x32
# 
# Top level modules:
# 	signExtend1x32
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/signExtend16x32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module signExtend16x32
# 
# Top level modules:
# 	signExtend16x32
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/controlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/mux3x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module mux3x1
# 
# Top level modules:
# 	mux3x1
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/mux6x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module mux6x1
# 
# Top level modules:
# 	mux6x1
# vlog -work work -stats=none {C:/Users/felip/OneDrive/Documents/faculdade/sistemas digitais/projeto equipe 2/projeto-equipe-2/componentes feitos/mux2x1_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# -- Compiling module mux2x1_32
# 
# Top level modules:
# 	mux2x1_32
# 22 compiles, 2 failed with no errors.
#  quit
