$date
	Fri Dec  1 11:32:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_u2_to_sm $end
$var wire 8 ! result [7:0] $end
$var wire 1 " error $end
$var reg 8 # u2_number [7:0] $end
$scope module u2_to_sm_inst $end
$var wire 8 $ u2_number [7:0] $end
$var reg 1 " error $end
$var reg 8 % sm_number [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111000 %
b1111000 $
b1111000 #
0"
b1111000 !
$end
#10
b10001000 !
b10001000 %
b11111000 #
b11111000 $
#20
1"
b0 !
b0 %
b10000000 #
b10000000 $
#30
