

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'
================================================================
* Date:           Fri Apr 19 00:19:48 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu190-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.015|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4544|  4544|  4544|  4544|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Product1    |  2300|  2300|        23|          -|          -|   100|    no    |
        | + Product2   |    20|    20|         2|          -|          -|    10|    no    |
        |- ResetAccum  |    20|    20|         2|          -|          -|    10|    no    |
        |- Accum1      |  2200|  2200|        22|          -|          -|   100|    no    |
        | + Accum2     |    20|    20|         2|          -|          -|    10|    no    |
        |- Result      |    20|    20|         2|          -|          -|    10|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   |
+---------------------+---------+-------+---------+---------+
|DSP                  |        -|      1|        -|        -|
|Expression           |        -|      -|        0|      223|
|FIFO                 |        -|      -|        -|        -|
|Instance             |        -|      -|        -|        -|
|Memory               |        2|      -|       40|        5|
|Multiplexer          |        -|      -|        -|      167|
|Register             |        -|      -|      147|        -|
+---------------------+---------+-------+---------+---------+
|Total                |        2|      1|      187|      395|
+---------------------+---------+-------+---------+---------+
|Available SLR        |     2520|    600|   716160|   358080|
+---------------------+---------+-------+---------+---------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+
|Available            |     7560|   1800|  2148480|  1074240|
+---------------------+---------+-------+---------+---------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |myproject_mul_mul_9s_11s_25_1_1_U12  |myproject_mul_mul_9s_11s_25_1_1  |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    +----------+------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |                                 Module                                 | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |acc_V_U   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_acc_V   |        0|  32|   3|    10|   16|     1|          160|
    |b6_V_U    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_b6_V    |        0|   8|   2|    10|    8|     1|           80|
    |mult_V_U  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_mult_V  |        1|   0|   0|  1000|   16|     1|        16000|
    |w6_V_U    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V    |        1|   0|   0|  1000|    9|     1|         9000|
    +----------+------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                                                                        |        2|  40|   5|  2020|   49|     4|        25240|
    +----------+------------------------------------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |iacc_1_fu_331_p2       |     +    |      0|  0|  12|           4|           1|
    |ii_1_fu_241_p2         |     +    |      0|  0|  15|           7|           1|
    |ii_2_fu_353_p2         |     +    |      0|  0|  15|           7|           1|
    |index_1_fu_400_p2      |     +    |      0|  0|  17|          10|          10|
    |index_fu_297_p2        |     +    |      0|  0|  17|          10|          10|
    |ires_1_fu_428_p2       |     +    |      0|  0|  12|           4|           1|
    |jj_1_fu_282_p2         |     +    |      0|  0|  12|           4|           1|
    |jj_2_fu_385_p2         |     +    |      0|  0|  12|           4|           1|
    |p_Val2_s_35_fu_415_p2  |     +    |      0|  0|  23|          16|          16|
    |tmp1_fu_288_p2         |     +    |      0|  0|  15|           8|           8|
    |tmp2_fu_391_p2         |     +    |      0|  0|  15|           8|           8|
    |tmp_13_fu_379_p2       |   icmp   |      0|  0|   9|           4|           4|
    |tmp_2_fu_325_p2        |   icmp   |      0|  0|   9|           4|           4|
    |tmp_4_fu_347_p2        |   icmp   |      0|  0|  11|           7|           6|
    |tmp_6_fu_276_p2        |   icmp   |      0|  0|   9|           4|           4|
    |tmp_7_fu_422_p2        |   icmp   |      0|  0|   9|           4|           4|
    |tmp_fu_235_p2          |   icmp   |      0|  0|  11|           7|           6|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 223|         112|          86|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |acc_V_address0   |  27|          5|    4|         20|
    |acc_V_d0         |  15|          3|   16|         48|
    |ap_NS_fsm        |  56|         13|    1|         13|
    |iacc_reg_191     |   9|          2|    4|          8|
    |ii2_reg_202      |   9|          2|    7|         14|
    |ii_reg_168       |   9|          2|    7|         14|
    |ires_reg_224     |   9|          2|    4|          8|
    |jj3_reg_213      |   9|          2|    4|          8|
    |jj_reg_180       |   9|          2|    4|          8|
    |mult_V_address0  |  15|          3|   10|         30|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 167|         36|   61|        171|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |OP1_V_cast_cast_reg_468  |  25|   0|   25|          0|
    |acc_V_addr_2_reg_535     |   4|   0|    4|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |iacc_1_reg_494           |   4|   0|    4|          0|
    |iacc_reg_191             |   4|   0|    4|          0|
    |ii2_reg_202              |   7|   0|    7|          0|
    |ii_1_reg_448             |   7|   0|    7|          0|
    |ii_2_reg_512             |   7|   0|    7|          0|
    |ii_reg_168               |   7|   0|    7|          0|
    |ires_1_reg_548           |   4|   0|    4|          0|
    |ires_reg_224             |   4|   0|    4|          0|
    |jj3_reg_213              |   4|   0|    4|          0|
    |jj_1_reg_476             |   4|   0|    4|          0|
    |jj_2_reg_530             |   4|   0|    4|          0|
    |jj_reg_180               |   4|   0|    4|          0|
    |p_shl7_reg_463           |   7|   0|    8|          1|
    |p_shl8_reg_517           |   7|   0|   10|          3|
    |p_shl9_reg_522           |   7|   0|    8|          1|
    |p_shl_reg_458            |   7|   0|   10|          3|
    |tmp_12_reg_553           |   4|   0|   64|         60|
    |tmp_5_reg_499            |   4|   0|   64|         60|
    |tmp_9_reg_481            |  10|   0|   64|         54|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 147|   0|  329|        182|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|data_V_address0  | out |    7|  ap_memory |                                   data_V                                   |     array    |
|data_V_ce0       | out |    1|  ap_memory |                                   data_V                                   |     array    |
|data_V_q0        |  in |   11|  ap_memory |                                   data_V                                   |     array    |
|res_V_address0   | out |    4|  ap_memory |                                    res_V                                   |     array    |
|res_V_ce0        | out |    1|  ap_memory |                                    res_V                                   |     array    |
|res_V_we0        | out |    1|  ap_memory |                                    res_V                                   |     array    |
|res_V_d0         | out |   16|  ap_memory |                                    res_V                                   |     array    |
+-----------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

