<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=353" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2005-06-13T19:26:45-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=353</id>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2005-06-13T19:26:45-07:00</updated>
<published>2005-06-13T19:26:45-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2443#p2443</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2443#p2443"/>
<title type="html"><![CDATA[Phase 161 through 168]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2443#p2443"><![CDATA[
Correct, provided that your timing is based on PPU memory cycles. Most of the PPU logic actually runs at one cycle per pixel, but the address and data buses are multiplexed onto one set of pins, so one PPU memory cycle happens every two pixels. There are eight pixels in a tile. Therefore, the PPU reads VRAM or VROM four times to draw one tile: <ol style="list-style-type: decimal"><li>Nametable </li><li>Attribute table </li><li>Pattern table low order bits </li><li>Pattern table high order bits </li></ol><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Mon Jun 13, 2005 7:26 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Anes]]></name></author>
<updated>2005-06-13T10:04:15-07:00</updated>
<published>2005-06-13T10:04:15-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2432#p2432</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2432#p2432"/>
<title type="html"><![CDATA[Phase 161 through 168]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2432#p2432"><![CDATA[
so every "tile fetch" is every 4 clock cycles?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=72">Anes</a> — Mon Jun 13, 2005 10:04 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Quietust]]></name></author>
<updated>2005-06-12T21:27:10-07:00</updated>
<published>2005-06-12T21:27:10-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2426#p2426</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2426#p2426"/>
<title type="html"><![CDATA[Phase 161 through 168]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2426#p2426"><![CDATA[
The tile fetched at "cycles 0-3" of scanline N is the 3rd one to be drawn on scanline N.<br />The tiles fetched at "cycles 160-167" of scanline N-1 are the 1st and 2nd ones drawn on scanline N.<br /><br />The reason the first two tiles are fetched in advance is to prefill the shift register used by the renderer itself; 1 tile is not enough, since it needs 15 pixels ready if fine X scroll is equal to 7. The fact that the PPU ends up fetching 34 tiles per scanline (instead of only 33 as required) is just a side effect of simplifying the logic.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7">Quietust</a> — Sun Jun 12, 2005 9:27 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Anes]]></name></author>
<updated>2005-06-12T20:23:05-07:00</updated>
<published>2005-06-12T20:23:05-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2425#p2425</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2425#p2425"/>
<title type="html"><![CDATA[Phase 161 through 168]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=353&amp;p=2425#p2425"><![CDATA[
My question is about when the ppu fetches the first 2 tiles to be rendered<br />at the beggining of the scanline, cos i have been having problems with it in my emulator.<br /><br />First i want to know if  what i "know" is right:<br /><br />- The ppu fetches two NT bytes (1 tile) every 8 clock cycles<br />- The first tile fetched is the 3rd to be drawn on screen<br />- cycles that correspond to phase 161 - 168, repeats 2 times a tile fetch, so it fetch 2 tiles and those tiles will be drawn at the *next * scanline, prior the scanline that they were fetched.<br /><br />But, if assumming that those 2 tiles fetched goes in the 1st and 2nd Tile it means that the ppu start to fectch tiles for the actual scanline from cc 16??? this is the point a dont understand, if we fetched two tiles at the begginning of the prior scanline it means it has to pass 16 cycles so it can start drawing tile 3rd.<br /><br />Some help witch my confusion?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=72">Anes</a> — Sun Jun 12, 2005 8:23 pm</p><hr />
]]></content>
</entry>
</feed>