Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 22 12:03:12 2021
| Host         : DESKTOP-AH7DD1E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            6 |
| No           | No                    | Yes                    |              14 |            7 |
| No           | Yes                   | No                     |              19 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              21 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+---------------------------+------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |       Enable Signal       |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+---------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  motor_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_0 |                           | synchro_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_1 |                1 |              1 |         1.00 |
|  motor_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_1 |                           | synchro_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_2 |                1 |              1 |         1.00 |
|  motor_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_2 |                           | synchro_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_3 |                1 |              1 |         1.00 |
|  motor_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]   |                           | synchro_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_0 |                1 |              1 |         1.00 |
|  sys_clk_BUFG                                       |                           | synchro_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_0 |                1 |              1 |         1.00 |
|  sys_clk_BUFG                                       |                           | synchro_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_1 |                1 |              1 |         1.00 |
|  sys_clk_BUFG                                       |                           | synchro_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_2 |                1 |              1 |         1.00 |
|  sys_clk_BUFG                                       |                           | synchro_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_3 |                1 |              1 |         1.00 |
|  sys_clk_BUFG                                       | motor_1/p_2_in            | motor_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_0   |                1 |              1 |         1.00 |
|  sys_clk_BUFG                                       | motor_1/p_2_in            | motor_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_1   |                1 |              1 |         1.00 |
|  sys_clk_BUFG                                       | motor_1/p_2_in            | motor_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]_2   |                1 |              1 |         1.00 |
|  sys_clk_BUFG                                       | motor_1/p_2_in            | motor_1/synchros[4].one_pipeline.SYNC_OUT_reg[4]     |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                                |                           |                                                      |                2 |              2 |         1.00 |
|  sys_clk_BUFG                                       | synchro_1/E[0]            | synchro_1/RESET                                      |                1 |              4 |         4.00 |
|  sys_clk_BUFG                                       |                           | synchro_1/RESET                                      |                3 |             10 |         3.33 |
|  sys_clk_BUFG                                       | motor_1/height[0]_i_1_n_0 | synchro_1/RESET                                      |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG                                |                           | clkdiv_1/clksgnl                                     |                4 |             15 |         3.75 |
|  sys_clk_BUFG                                       |                           |                                                      |                4 |             20 |         5.00 |
+-----------------------------------------------------+---------------------------+------------------------------------------------------+------------------+----------------+--------------+


