#! /home/misterdulister/.apio/packages/tools-oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1135-g6b127432-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555592d590 .scope module, "ADC_SPI" "ADC_SPI" 2 2;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_in";
    .port_info 2 /INPUT 1 "sample";
    .port_info 3 /OUTPUT 1 "CS";
    .port_info 4 /OUTPUT 1 "SCLK";
    .port_info 5 /OUTPUT 8 "DATA_OUT";
    .port_info 6 /OUTPUT 1 "DV";
P_0x555555fa0490 .param/l "CLKS_PER_HALF_BIT" 0 2 2, +C4<00000000000000000000000000000010>;
P_0x555555fa04d0 .param/l "GET_DATA" 1 2 16, C4<1>;
P_0x555555fa0510 .param/l "IDLE" 1 2 15, C4<0>;
P_0x555555fa0550 .param/l "NUMBER_OF_BITS" 0 2 3, +C4<00000000000000000000000000001000>;
v0x555556231dd0_0 .var "CS", 0 0;
v0x55555637f1e0_0 .var "DATA_OUT", 7 0;
v0x5555558f2bf0_0 .var "DV", 0 0;
v0x5555563aa7a0_0 .var "SCLK", 0 0;
o0x7f1be0776258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563aac70_0 .net "clk", 0 0, o0x7f1be0776258;  0 drivers
v0x55555639d4d0_0 .var "count", 8 0;
o0x7f1be0776048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555638ce30_0 .net "data_in", 0 0, o0x7f1be0776048;  0 drivers
v0x555556389640_0 .var "r_case", 0 0;
o0x7f1be07762e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555df9200_0 .net "sample", 0 0, o0x7f1be07762e8;  0 drivers
v0x555555df5c00_0 .net "w_data_o", 7 0, v0x55555637f280_0;  1 drivers
E_0x5555562f0e50 .event posedge, v0x5555563aac70_0;
S_0x5555562b50c0 .scope module, "shift_out" "shift_reg" 2 23, 3 1 0, S_0x55555592d590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 8 "out";
P_0x55555591d460 .param/l "MSB" 0 3 1, +C4<00000000000000000000000000001000>;
v0x55555637e920_0 .net "clk", 0 0, v0x5555563aa7a0_0;  1 drivers
v0x55555637d180_0 .net "d", 0 0, o0x7f1be0776048;  alias, 0 drivers
v0x555556233a50_0 .net "en", 0 0, v0x555556231dd0_0;  1 drivers
v0x55555637f280_0 .var "out", 7 0;
o0x7f1be07760d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555637c940_0 .net "rst", 0 0, o0x7f1be07760d8;  0 drivers
E_0x5555562f3c70 .event posedge, v0x55555637e920_0;
S_0x5555563a6280 .scope module, "ICESTORM_LC" "ICESTORM_LC" 4 2068;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "I2";
    .port_info 3 /INPUT 1 "I3";
    .port_info 4 /INPUT 1 "CIN";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /INPUT 1 "CEN";
    .port_info 7 /INPUT 1 "SR";
    .port_info 8 /OUTPUT 1 "LO";
    .port_info 9 /OUTPUT 1 "O";
    .port_info 10 /OUTPUT 1 "COUT";
P_0x555555fa3940 .param/l "ASYNC_SR" 0 4 2080, C4<0>;
P_0x555555fa3980 .param/l "CARRY_ENABLE" 0 4 2077, C4<0>;
P_0x555555fa39c0 .param/l "CIN_CONST" 0 4 2082, C4<0>;
P_0x555555fa3a00 .param/l "CIN_SET" 0 4 2083, C4<0>;
P_0x555555fa3a40 .param/l "DFF_ENABLE" 0 4 2078, C4<0>;
P_0x555555fa3a80 .param/l "LUT_INIT" 0 4 2074, C4<0000000000000000>;
P_0x555555fa3ac0 .param/l "NEG_CLK" 0 4 2076, C4<0>;
P_0x555555fa3b00 .param/l "SET_NORESET" 0 4 2079, C4<0>;
o0x7f1be07764c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555564b3ed0 .functor BUFZ 1, o0x7f1be07764c8, C4<0>, C4<0>, C4<0>;
L_0x5555564b9b90 .functor BUFZ 1, L_0x5555564ba910, C4<0>, C4<0>, C4<0>;
o0x7f1be07764f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f1be06cb2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555564babb0 .functor XOR 1, o0x7f1be07764f8, L_0x7f1be06cb2a0, C4<0>, C4<0>;
L_0x5555564bac70 .functor BUFZ 1, L_0x5555564ba910, C4<0>, C4<0>, C4<0>;
o0x7f1be0776468 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a2d8a0_0 .net "CEN", 0 0, o0x7f1be0776468;  0 drivers
v0x555555a101c0_0 .net "CEN_pu", 0 0, L_0x5555564b9af0;  1 drivers
v0x555555a10060_0 .net "CIN", 0 0, o0x7f1be07764c8;  0 drivers
v0x5555559b7420_0 .net "CLK", 0 0, o0x7f1be07764f8;  0 drivers
L_0x7f1be06cb1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5555559b6f70_0 .net "COUT", 0 0, L_0x7f1be06cb1c8;  1 drivers
o0x7f1be0776558 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a12e20_0 .net "I0", 0 0, o0x7f1be0776558;  0 drivers
v0x555555a12f80_0 .net "I0_pd", 0 0, L_0x5555564b8ec0;  1 drivers
o0x7f1be07765b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a1bfa0_0 .net "I1", 0 0, o0x7f1be07765b8;  0 drivers
v0x555555a05830_0 .net "I1_pd", 0 0, L_0x5555564b9050;  1 drivers
o0x7f1be0776618 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555559d37f0_0 .net "I2", 0 0, o0x7f1be0776618;  0 drivers
v0x5555559d3950_0 .net "I2_pd", 0 0, L_0x5555564b92e0;  1 drivers
o0x7f1be0776678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555559e11d0_0 .net "I3", 0 0, o0x7f1be0776678;  0 drivers
v0x5555559e1330_0 .net "I3_pd", 0 0, L_0x5555564b9580;  1 drivers
v0x5555559ea6b0_0 .net "LO", 0 0, L_0x5555564b9b90;  1 drivers
v0x5555559f5190_0 .net "O", 0 0, L_0x5555564bac70;  1 drivers
o0x7f1be0776738 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555559ff190_0 .net "SR", 0 0, o0x7f1be0776738;  0 drivers
v0x5555559c29a0_0 .net "SR_pd", 0 0, L_0x5555564b98b0;  1 drivers
o0x7f1be0776798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55555591fce0_0 name=_ivl_0
v0x55555592d7a0_0 .net *"_ivl_10", 0 0, L_0x5555564b8fb0;  1 drivers
L_0x7f1be06cb060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555599d7b0_0 .net/2u *"_ivl_12", 0 0, L_0x7f1be06cb060;  1 drivers
o0x7f1be0776828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55555599dbe0_0 name=_ivl_16
v0x55555599d910_0 .net *"_ivl_18", 0 0, L_0x5555564b91e0;  1 drivers
v0x5555559bcae0_0 .net *"_ivl_2", 0 0, L_0x5555564b8e20;  1 drivers
L_0x7f1be06cb0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555559c2840_0 .net/2u *"_ivl_20", 0 0, L_0x7f1be06cb0a8;  1 drivers
o0x7f1be07768e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55555591fe20_0 name=_ivl_24
v0x5555558e6d00_0 .net *"_ivl_26", 0 0, L_0x5555564b94b0;  1 drivers
L_0x7f1be06cb0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555591d8f0_0 .net/2u *"_ivl_28", 0 0, L_0x7f1be06cb0f0;  1 drivers
o0x7f1be0776978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55555591d7b0_0 name=_ivl_32
v0x55555591d670_0 .net *"_ivl_34", 0 0, L_0x5555564b9790;  1 drivers
L_0x7f1be06cb138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555591d530_0 .net/2u *"_ivl_36", 0 0, L_0x7f1be06cb138;  1 drivers
L_0x7f1be06cb018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555559200a0_0 .net/2u *"_ivl_4", 0 0, L_0x7f1be06cb018;  1 drivers
o0x7f1be0776a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55555591ff60_0 name=_ivl_40
v0x5555558e1550_0 .net *"_ivl_42", 0 0, L_0x5555564b9a50;  1 drivers
L_0x7f1be06cb180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555903450_0 .net/2u *"_ivl_44", 0 0, L_0x7f1be06cb180;  1 drivers
L_0x7f1be06cb210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555558a8dc0_0 .net/2u *"_ivl_52", 7 0, L_0x7f1be06cb210;  1 drivers
L_0x7f1be06cb258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555558ae980_0 .net/2u *"_ivl_54", 7 0, L_0x7f1be06cb258;  1 drivers
v0x5555558d7840_0 .net *"_ivl_59", 3 0, L_0x5555564b9f80;  1 drivers
v0x5555558dcff0_0 .net *"_ivl_61", 3 0, L_0x5555564ba0f0;  1 drivers
v0x5555558eb3a0_0 .net *"_ivl_65", 1 0, L_0x5555564ba3b0;  1 drivers
v0x5555558f0b50_0 .net *"_ivl_67", 1 0, L_0x5555564ba4a0;  1 drivers
v0x555555903590_0 .net *"_ivl_71", 0 0, L_0x5555564ba770;  1 drivers
v0x5555558fff10_0 .net *"_ivl_73", 0 0, L_0x5555564ba540;  1 drivers
v0x5555558ffdd0_0 .net/2u *"_ivl_78", 0 0, L_0x7f1be06cb2a0;  1 drivers
o0x7f1be0776c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555555903790_0 name=_ivl_8
v0x555555904120_0 .net "lut_o", 0 0, L_0x5555564ba910;  1 drivers
v0x555555903300_0 .net "lut_s1", 1 0, L_0x5555564ba5e0;  1 drivers
v0x5555559038f0_0 .net "lut_s2", 3 0, L_0x5555564ba190;  1 drivers
v0x555555903fc0_0 .net "lut_s3", 7 0, L_0x5555564b9e10;  1 drivers
v0x555555900940_0 .net "mux_cin", 0 0, L_0x5555564b3ed0;  1 drivers
v0x555555907af0_0 .var "o_reg", 0 0;
v0x5555559070c0_0 .var "o_reg_async", 0 0;
v0x555555906f80_0 .net "polarized_clk", 0 0, L_0x5555564babb0;  1 drivers
E_0x555555db38b0 .event posedge, v0x5555559c29a0_0, v0x555555906f80_0;
E_0x555556199e90 .event posedge, v0x555555906f80_0;
L_0x5555564b8e20 .cmp/eeq 1, o0x7f1be0776558, o0x7f1be0776798;
L_0x5555564b8ec0 .functor MUXZ 1, o0x7f1be0776558, L_0x7f1be06cb018, L_0x5555564b8e20, C4<>;
L_0x5555564b8fb0 .cmp/eeq 1, o0x7f1be07765b8, o0x7f1be0776c78;
L_0x5555564b9050 .functor MUXZ 1, o0x7f1be07765b8, L_0x7f1be06cb060, L_0x5555564b8fb0, C4<>;
L_0x5555564b91e0 .cmp/eeq 1, o0x7f1be0776618, o0x7f1be0776828;
L_0x5555564b92e0 .functor MUXZ 1, o0x7f1be0776618, L_0x7f1be06cb0a8, L_0x5555564b91e0, C4<>;
L_0x5555564b94b0 .cmp/eeq 1, o0x7f1be0776678, o0x7f1be07768e8;
L_0x5555564b9580 .functor MUXZ 1, o0x7f1be0776678, L_0x7f1be06cb0f0, L_0x5555564b94b0, C4<>;
L_0x5555564b9790 .cmp/eeq 1, o0x7f1be0776738, o0x7f1be0776978;
L_0x5555564b98b0 .functor MUXZ 1, o0x7f1be0776738, L_0x7f1be06cb138, L_0x5555564b9790, C4<>;
L_0x5555564b9a50 .cmp/eeq 1, o0x7f1be0776468, o0x7f1be0776a38;
L_0x5555564b9af0 .functor MUXZ 1, o0x7f1be0776468, L_0x7f1be06cb180, L_0x5555564b9a50, C4<>;
L_0x5555564b9e10 .functor MUXZ 8, L_0x7f1be06cb258, L_0x7f1be06cb210, L_0x5555564b9580, C4<>;
L_0x5555564b9f80 .part L_0x5555564b9e10, 4, 4;
L_0x5555564ba0f0 .part L_0x5555564b9e10, 0, 4;
L_0x5555564ba190 .functor MUXZ 4, L_0x5555564ba0f0, L_0x5555564b9f80, L_0x5555564b92e0, C4<>;
L_0x5555564ba3b0 .part L_0x5555564ba190, 2, 2;
L_0x5555564ba4a0 .part L_0x5555564ba190, 0, 2;
L_0x5555564ba5e0 .functor MUXZ 2, L_0x5555564ba4a0, L_0x5555564ba3b0, L_0x5555564b9050, C4<>;
L_0x5555564ba770 .part L_0x5555564ba5e0, 1, 1;
L_0x5555564ba540 .part L_0x5555564ba5e0, 0, 1;
L_0x5555564ba910 .functor MUXZ 1, L_0x5555564ba540, L_0x5555564ba770, L_0x5555564b8ec0, C4<>;
S_0x55555630a780 .scope module, "ICESTORM_RAM" "ICESTORM_RAM" 4 3099;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "RDATA_15";
    .port_info 1 /OUTPUT 1 "RDATA_14";
    .port_info 2 /OUTPUT 1 "RDATA_13";
    .port_info 3 /OUTPUT 1 "RDATA_12";
    .port_info 4 /OUTPUT 1 "RDATA_11";
    .port_info 5 /OUTPUT 1 "RDATA_10";
    .port_info 6 /OUTPUT 1 "RDATA_9";
    .port_info 7 /OUTPUT 1 "RDATA_8";
    .port_info 8 /OUTPUT 1 "RDATA_7";
    .port_info 9 /OUTPUT 1 "RDATA_6";
    .port_info 10 /OUTPUT 1 "RDATA_5";
    .port_info 11 /OUTPUT 1 "RDATA_4";
    .port_info 12 /OUTPUT 1 "RDATA_3";
    .port_info 13 /OUTPUT 1 "RDATA_2";
    .port_info 14 /OUTPUT 1 "RDATA_1";
    .port_info 15 /OUTPUT 1 "RDATA_0";
    .port_info 16 /INPUT 1 "RCLK";
    .port_info 17 /INPUT 1 "RCLKE";
    .port_info 18 /INPUT 1 "RE";
    .port_info 19 /INPUT 1 "RADDR_10";
    .port_info 20 /INPUT 1 "RADDR_9";
    .port_info 21 /INPUT 1 "RADDR_8";
    .port_info 22 /INPUT 1 "RADDR_7";
    .port_info 23 /INPUT 1 "RADDR_6";
    .port_info 24 /INPUT 1 "RADDR_5";
    .port_info 25 /INPUT 1 "RADDR_4";
    .port_info 26 /INPUT 1 "RADDR_3";
    .port_info 27 /INPUT 1 "RADDR_2";
    .port_info 28 /INPUT 1 "RADDR_1";
    .port_info 29 /INPUT 1 "RADDR_0";
    .port_info 30 /INPUT 1 "WCLK";
    .port_info 31 /INPUT 1 "WCLKE";
    .port_info 32 /INPUT 1 "WE";
    .port_info 33 /INPUT 1 "WADDR_10";
    .port_info 34 /INPUT 1 "WADDR_9";
    .port_info 35 /INPUT 1 "WADDR_8";
    .port_info 36 /INPUT 1 "WADDR_7";
    .port_info 37 /INPUT 1 "WADDR_6";
    .port_info 38 /INPUT 1 "WADDR_5";
    .port_info 39 /INPUT 1 "WADDR_4";
    .port_info 40 /INPUT 1 "WADDR_3";
    .port_info 41 /INPUT 1 "WADDR_2";
    .port_info 42 /INPUT 1 "WADDR_1";
    .port_info 43 /INPUT 1 "WADDR_0";
    .port_info 44 /INPUT 1 "MASK_15";
    .port_info 45 /INPUT 1 "MASK_14";
    .port_info 46 /INPUT 1 "MASK_13";
    .port_info 47 /INPUT 1 "MASK_12";
    .port_info 48 /INPUT 1 "MASK_11";
    .port_info 49 /INPUT 1 "MASK_10";
    .port_info 50 /INPUT 1 "MASK_9";
    .port_info 51 /INPUT 1 "MASK_8";
    .port_info 52 /INPUT 1 "MASK_7";
    .port_info 53 /INPUT 1 "MASK_6";
    .port_info 54 /INPUT 1 "MASK_5";
    .port_info 55 /INPUT 1 "MASK_4";
    .port_info 56 /INPUT 1 "MASK_3";
    .port_info 57 /INPUT 1 "MASK_2";
    .port_info 58 /INPUT 1 "MASK_1";
    .port_info 59 /INPUT 1 "MASK_0";
    .port_info 60 /INPUT 1 "WDATA_15";
    .port_info 61 /INPUT 1 "WDATA_14";
    .port_info 62 /INPUT 1 "WDATA_13";
    .port_info 63 /INPUT 1 "WDATA_12";
    .port_info 64 /INPUT 1 "WDATA_11";
    .port_info 65 /INPUT 1 "WDATA_10";
    .port_info 66 /INPUT 1 "WDATA_9";
    .port_info 67 /INPUT 1 "WDATA_8";
    .port_info 68 /INPUT 1 "WDATA_7";
    .port_info 69 /INPUT 1 "WDATA_6";
    .port_info 70 /INPUT 1 "WDATA_5";
    .port_info 71 /INPUT 1 "WDATA_4";
    .port_info 72 /INPUT 1 "WDATA_3";
    .port_info 73 /INPUT 1 "WDATA_2";
    .port_info 74 /INPUT 1 "WDATA_1";
    .port_info 75 /INPUT 1 "WDATA_0";
P_0x5555563ac890 .param/l "INIT_0" 0 4 3114, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ac8d0 .param/l "INIT_1" 0 4 3115, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ac910 .param/l "INIT_2" 0 4 3116, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ac950 .param/l "INIT_3" 0 4 3117, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ac990 .param/l "INIT_4" 0 4 3118, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563ac9d0 .param/l "INIT_5" 0 4 3119, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563aca10 .param/l "INIT_6" 0 4 3120, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563aca50 .param/l "INIT_7" 0 4 3121, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563aca90 .param/l "INIT_8" 0 4 3122, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acad0 .param/l "INIT_9" 0 4 3123, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acb10 .param/l "INIT_A" 0 4 3124, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acb50 .param/l "INIT_B" 0 4 3125, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acb90 .param/l "INIT_C" 0 4 3126, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acbd0 .param/l "INIT_D" 0 4 3127, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acc10 .param/l "INIT_E" 0 4 3128, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acc50 .param/l "INIT_F" 0 4 3129, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555563acc90 .param/l "NEG_CLK_R" 0 4 3111, C4<0>;
P_0x5555563accd0 .param/l "NEG_CLK_W" 0 4 3112, C4<0>;
P_0x5555563acd10 .param/l "READ_MODE" 0 4 3109, +C4<00000000000000000000000000000000>;
P_0x5555563acd50 .param/l "WRITE_MODE" 0 4 3108, +C4<00000000000000000000000000000000>;
L_0x7f1be06cb330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555564cba80 .functor XOR 1, L_0x5555564cc150, L_0x7f1be06cb330, C4<0>, C4<0>;
L_0x7f1be06cb378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555564cdac0 .functor XOR 1, L_0x5555564cd910, L_0x7f1be06cb378, C4<0>, C4<0>;
o0x7f1be0777608 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555591e0f0_0 .net "MASK_0", 0 0, o0x7f1be0777608;  0 drivers
o0x7f1be0777638 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555590af50_0 .net "MASK_1", 0 0, o0x7f1be0777638;  0 drivers
o0x7f1be0777668 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555590b410_0 .net "MASK_10", 0 0, o0x7f1be0777668;  0 drivers
o0x7f1be0777698 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555590ba20_0 .net "MASK_11", 0 0, o0x7f1be0777698;  0 drivers
o0x7f1be07776c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555590aac0_0 .net "MASK_12", 0 0, o0x7f1be07776c8;  0 drivers
o0x7f1be07776f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555590b0b0_0 .net "MASK_13", 0 0, o0x7f1be07776f8;  0 drivers
o0x7f1be0777728 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555590bb80_0 .net "MASK_14", 0 0, o0x7f1be0777728;  0 drivers
o0x7f1be0777758 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555926040_0 .net "MASK_15", 0 0, o0x7f1be0777758;  0 drivers
o0x7f1be0777788 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a1efe0_0 .net "MASK_2", 0 0, o0x7f1be0777788;  0 drivers
o0x7f1be07777b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a294d0_0 .net "MASK_3", 0 0, o0x7f1be07777b8;  0 drivers
o0x7f1be07777e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a25060_0 .net "MASK_4", 0 0, o0x7f1be07777e8;  0 drivers
o0x7f1be0777818 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555931670_0 .net "MASK_5", 0 0, o0x7f1be0777818;  0 drivers
o0x7f1be0777848 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555591adb0_0 .net "MASK_6", 0 0, o0x7f1be0777848;  0 drivers
o0x7f1be0777878 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555591aef0_0 .net "MASK_7", 0 0, o0x7f1be0777878;  0 drivers
o0x7f1be07778a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555925f00_0 .net "MASK_8", 0 0, o0x7f1be07778a8;  0 drivers
o0x7f1be07778d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a22020_0 .net "MASK_9", 0 0, o0x7f1be07778d8;  0 drivers
o0x7f1be0777908 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555559a77e0_0 .net "RADDR_0", 0 0, o0x7f1be0777908;  0 drivers
o0x7f1be0777938 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555597ad10_0 .net "RADDR_1", 0 0, o0x7f1be0777938;  0 drivers
o0x7f1be0777968 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555597b030_0 .net "RADDR_10", 0 0, o0x7f1be0777968;  0 drivers
o0x7f1be0777998 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a18ed0_0 .net "RADDR_2", 0 0, o0x7f1be0777998;  0 drivers
o0x7f1be07779c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555f9e330_0 .net "RADDR_3", 0 0, o0x7f1be07779c8;  0 drivers
o0x7f1be07779f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556230de0_0 .net "RADDR_4", 0 0, o0x7f1be07779f8;  0 drivers
o0x7f1be0777a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563891e0_0 .net "RADDR_5", 0 0, o0x7f1be0777a28;  0 drivers
o0x7f1be0777a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a16f90_0 .net "RADDR_6", 0 0, o0x7f1be0777a58;  0 drivers
o0x7f1be0777a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a14360_0 .net "RADDR_7", 0 0, o0x7f1be0777a88;  0 drivers
o0x7f1be0777ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555889b00_0 .net "RADDR_8", 0 0, o0x7f1be0777ab8;  0 drivers
o0x7f1be0777ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555588e410_0 .net "RADDR_9", 0 0, o0x7f1be0777ae8;  0 drivers
o0x7f1be0777b18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555588b310_0 .net "RCLK", 0 0, o0x7f1be0777b18;  0 drivers
o0x7f1be0777b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555589cda0_0 .net "RCLKE", 0 0, o0x7f1be0777b48;  0 drivers
v0x555555899ca0_0 .net "RDATA_0", 0 0, L_0x5555564cbff0;  1 drivers
v0x55555589e5b0_0 .net "RDATA_1", 0 0, L_0x5555564cbd10;  1 drivers
v0x55555589b4b0_0 .net "RDATA_10", 0 0, L_0x5555564cb330;  1 drivers
v0x555555898640_0 .net "RDATA_11", 0 0, L_0x5555564cb260;  1 drivers
v0x55555585e0b0_0 .net "RDATA_12", 0 0, L_0x5555564cb160;  1 drivers
v0x555556261e40_0 .net "RDATA_13", 0 0, L_0x5555564cb090;  1 drivers
v0x55555624c250_0 .net "RDATA_14", 0 0, L_0x5555564caff0;  1 drivers
v0x555556277a00_0 .net "RDATA_15", 0 0, L_0x5555564caed0;  1 drivers
v0x555556119d60_0 .net "RDATA_2", 0 0, L_0x5555564cbbc0;  1 drivers
v0x555556104170_0 .net "RDATA_3", 0 0, L_0x5555564cbaf0;  1 drivers
v0x55555612f920_0 .net "RDATA_4", 0 0, L_0x5555564cb9b0;  1 drivers
v0x555555fd1d30_0 .net "RDATA_5", 0 0, L_0x5555564cb8e0;  1 drivers
v0x555555fbc140_0 .net "RDATA_6", 0 0, L_0x5555564cb7b0;  1 drivers
v0x555555fe78f0_0 .net "RDATA_7", 0 0, L_0x5555564cb6e0;  1 drivers
v0x555555e85530_0 .net "RDATA_8", 0 0, L_0x5555564cb5c0;  1 drivers
v0x555555e6f940_0 .net "RDATA_9", 0 0, L_0x5555564cb410;  1 drivers
o0x7f1be0777e78 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e9b0f0_0 .net "RE", 0 0, o0x7f1be0777e78;  0 drivers
o0x7f1be0777ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a06e20_0 .net "WADDR_0", 0 0, o0x7f1be0777ea8;  0 drivers
o0x7f1be0777ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555559f52f0_0 .net "WADDR_1", 0 0, o0x7f1be0777ed8;  0 drivers
o0x7f1be0777f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555559ebaf0_0 .net "WADDR_10", 0 0, o0x7f1be0777f08;  0 drivers
o0x7f1be0777f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555559d5260_0 .net "WADDR_2", 0 0, o0x7f1be0777f38;  0 drivers
o0x7f1be0777f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555559caf00_0 .net "WADDR_3", 0 0, o0x7f1be0777f68;  0 drivers
o0x7f1be0777f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555904280_0 .net "WADDR_4", 0 0, o0x7f1be0777f98;  0 drivers
o0x7f1be0777fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555900c00_0 .net "WADDR_5", 0 0, o0x7f1be0777fc8;  0 drivers
o0x7f1be0777ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555907f10_0 .net "WADDR_6", 0 0, o0x7f1be0777ff8;  0 drivers
o0x7f1be0778028 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555590fab0_0 .net "WADDR_7", 0 0, o0x7f1be0778028;  0 drivers
o0x7f1be0778058 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555590bce0_0 .net "WADDR_8", 0 0, o0x7f1be0778058;  0 drivers
o0x7f1be0778088 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555587f9b0_0 .net "WADDR_9", 0 0, o0x7f1be0778088;  0 drivers
o0x7f1be07780b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555638beb0_0 .net "WCLK", 0 0, o0x7f1be07780b8;  0 drivers
o0x7f1be07780e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555559af9e0_0 .net "WCLKE", 0 0, o0x7f1be07780e8;  0 drivers
o0x7f1be0778118 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555a1eb90_0 .net "WDATA_0", 0 0, o0x7f1be0778118;  0 drivers
o0x7f1be0778148 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562dada0_0 .net "WDATA_1", 0 0, o0x7f1be0778148;  0 drivers
o0x7f1be0778178 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561c5a00_0 .net "WDATA_10", 0 0, o0x7f1be0778178;  0 drivers
o0x7f1be07781a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555615ff20_0 .net "WDATA_11", 0 0, o0x7f1be07781a8;  0 drivers
o0x7f1be07781d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556192cc0_0 .net "WDATA_12", 0 0, o0x7f1be07781d8;  0 drivers
o0x7f1be0778208 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555607d9d0_0 .net "WDATA_13", 0 0, o0x7f1be0778208;  0 drivers
o0x7f1be0778238 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556017ef0_0 .net "WDATA_14", 0 0, o0x7f1be0778238;  0 drivers
o0x7f1be0778268 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555604ac90_0 .net "WDATA_15", 0 0, o0x7f1be0778268;  0 drivers
o0x7f1be0778298 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555f311d0_0 .net "WDATA_2", 0 0, o0x7f1be0778298;  0 drivers
o0x7f1be07782c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555ecb6f0_0 .net "WDATA_3", 0 0, o0x7f1be07782c8;  0 drivers
o0x7f1be07782f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555efe490_0 .net "WDATA_4", 0 0, o0x7f1be07782f8;  0 drivers
o0x7f1be0778328 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555559f7b80_0 .net "WDATA_5", 0 0, o0x7f1be0778328;  0 drivers
o0x7f1be0778358 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556214980_0 .net "WDATA_6", 0 0, o0x7f1be0778358;  0 drivers
o0x7f1be0778388 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561e2840_0 .net "WDATA_7", 0 0, o0x7f1be0778388;  0 drivers
o0x7f1be07783b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561fb8e0_0 .net "WDATA_8", 0 0, o0x7f1be07783b8;  0 drivers
o0x7f1be07783e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fbb010_0 .net "WDATA_9", 0 0, o0x7f1be07783e8;  0 drivers
o0x7f1be0778418 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560e5990_0 .net "WE", 0 0, o0x7f1be0778418;  0 drivers
v0x5555560cc950_0 .net *"_ivl_100", 0 0, L_0x5555564cfca0;  1 drivers
v0x55555609a810_0 .net *"_ivl_102", 0 0, L_0x5555564cff60;  1 drivers
v0x5555560b38b0_0 .net *"_ivl_104", 0 0, L_0x5555564d0000;  1 drivers
v0x555555e6e810_0 .net *"_ivl_106", 0 0, L_0x5555564d0270;  1 drivers
v0x555555f99190_0 .net *"_ivl_108", 0 0, L_0x5555564d0310;  1 drivers
v0x555555f80150_0 .net *"_ivl_110", 0 0, L_0x5555564d0590;  1 drivers
v0x555555f4e010_0 .net *"_ivl_112", 0 0, L_0x5555564d0630;  1 drivers
v0x555555f670b0_0 .net *"_ivl_114", 0 0, L_0x5555564d08c0;  1 drivers
v0x555555a37080_0 .net *"_ivl_116", 0 0, L_0x5555564d0960;  1 drivers
v0x55555598d0e0_0 .net *"_ivl_120", 0 0, L_0x5555564d1250;  1 drivers
v0x555555912e40_0 .net *"_ivl_122", 0 0, L_0x5555564d0a60;  1 drivers
v0x5555558e13b0_0 .net *"_ivl_124", 0 0, L_0x5555564d0b00;  1 drivers
v0x555555db21f0_0 .net *"_ivl_126", 0 0, L_0x5555564d0ba0;  1 drivers
v0x555555df25d0_0 .net *"_ivl_128", 0 0, L_0x5555564d1510;  1 drivers
v0x555555db69f0_0 .net *"_ivl_130", 0 0, L_0x5555564d17e0;  1 drivers
v0x555555db5ac0_0 .net *"_ivl_132", 0 0, L_0x5555564d1880;  1 drivers
v0x555555db4c20_0 .net *"_ivl_134", 0 0, L_0x5555564d1b60;  1 drivers
v0x555555db3e10_0 .net *"_ivl_136", 0 0, L_0x5555564d1c00;  1 drivers
v0x555555db3000_0 .net *"_ivl_138", 0 0, L_0x5555564d1ef0;  1 drivers
v0x5555562321b0_0 .net *"_ivl_140", 0 0, L_0x5555564d1f90;  1 drivers
v0x555555edeb50_0 .net *"_ivl_142", 0 0, L_0x5555564d2290;  1 drivers
v0x555555ee1970_0 .net *"_ivl_144", 0 0, L_0x5555564d2330;  1 drivers
v0x555555ee4790_0 .net *"_ivl_146", 0 0, L_0x5555564d2640;  1 drivers
v0x555555ee75b0_0 .net *"_ivl_148", 0 0, L_0x5555564d26e0;  1 drivers
v0x555555eea3d0_0 .net *"_ivl_150", 0 0, L_0x5555564d2a00;  1 drivers
v0x555555eed1f0_0 .net *"_ivl_18", 0 0, L_0x5555564cc150;  1 drivers
v0x555555ef0010_0 .net/2u *"_ivl_19", 0 0, L_0x7f1be06cb330;  1 drivers
v0x555555ef2e30_0 .net *"_ivl_28", 0 0, L_0x5555564cc4f0;  1 drivers
v0x555555ef5c50_0 .net *"_ivl_30", 0 0, L_0x5555564cc350;  1 drivers
v0x555555ef8a70_0 .net *"_ivl_32", 0 0, L_0x5555564cc700;  1 drivers
v0x555555efb890_0 .net *"_ivl_34", 0 0, L_0x5555564cc8c0;  1 drivers
v0x555555efed10_0 .net *"_ivl_36", 0 0, L_0x5555564cc9c0;  1 drivers
v0x555555ea0530_0 .net *"_ivl_38", 0 0, L_0x5555564ccb90;  1 drivers
v0x555555ea3350_0 .net *"_ivl_40", 0 0, L_0x5555564ccc90;  1 drivers
v0x555555ea6170_0 .net *"_ivl_42", 0 0, L_0x5555564cce70;  1 drivers
v0x555555ea8f90_0 .net *"_ivl_44", 0 0, L_0x5555564ccf70;  1 drivers
v0x555555eabdb0_0 .net *"_ivl_46", 0 0, L_0x5555564cd160;  1 drivers
v0x555555eaebd0_0 .net *"_ivl_48", 0 0, L_0x5555564cd260;  1 drivers
v0x555555eb19f0_0 .net *"_ivl_52", 0 0, L_0x5555564cd910;  1 drivers
v0x555555eb4810_0 .net/2u *"_ivl_53", 0 0, L_0x7f1be06cb378;  1 drivers
v0x555555eb7630_0 .net *"_ivl_62", 0 0, L_0x5555564cde30;  1 drivers
v0x555555eba450_0 .net *"_ivl_64", 0 0, L_0x5555564cded0;  1 drivers
v0x555555ebd270_0 .net *"_ivl_66", 0 0, L_0x5555564cdd10;  1 drivers
v0x555555ec0090_0 .net *"_ivl_68", 0 0, L_0x5555564ce0a0;  1 drivers
v0x555555ec2eb0_0 .net *"_ivl_70", 0 0, L_0x5555564ce2b0;  1 drivers
v0x555555ec5cd0_0 .net *"_ivl_72", 0 0, L_0x5555564ce3b0;  1 drivers
v0x555555ec8af0_0 .net *"_ivl_74", 0 0, L_0x5555564ce600;  1 drivers
v0x555555ecbf70_0 .net *"_ivl_76", 0 0, L_0x5555564ce700;  1 drivers
v0x555555f06010_0 .net *"_ivl_78", 0 0, L_0x5555564ce4b0;  1 drivers
v0x555555f08e30_0 .net *"_ivl_80", 0 0, L_0x5555564ce960;  1 drivers
v0x555555f0bc50_0 .net *"_ivl_82", 0 0, L_0x5555564ceba0;  1 drivers
v0x555555f0ea70_0 .net *"_ivl_86", 0 0, L_0x5555564cf2d0;  1 drivers
v0x555555f11890_0 .net *"_ivl_88", 0 0, L_0x5555564cf370;  1 drivers
v0x555555f146b0_0 .net *"_ivl_90", 0 0, L_0x5555564cf5a0;  1 drivers
v0x555555f174d0_0 .net *"_ivl_92", 0 0, L_0x5555564cf640;  1 drivers
v0x555555f1a2f0_0 .net *"_ivl_94", 0 0, L_0x5555564cf880;  1 drivers
v0x555555f1d110_0 .net *"_ivl_96", 0 0, L_0x5555564cf920;  1 drivers
v0x555555f1ff30_0 .net *"_ivl_98", 0 0, L_0x5555564cfba0;  1 drivers
L_0x5555564caed0 .part v0x55555590f690_0, 15, 1;
L_0x5555564caff0 .part v0x55555590f690_0, 14, 1;
L_0x5555564cb090 .part v0x55555590f690_0, 13, 1;
L_0x5555564cb160 .part v0x55555590f690_0, 12, 1;
L_0x5555564cb260 .part v0x55555590f690_0, 11, 1;
L_0x5555564cb330 .part v0x55555590f690_0, 10, 1;
L_0x5555564cb410 .part v0x55555590f690_0, 9, 1;
L_0x5555564cb5c0 .part v0x55555590f690_0, 8, 1;
L_0x5555564cb6e0 .part v0x55555590f690_0, 7, 1;
L_0x5555564cb7b0 .part v0x55555590f690_0, 6, 1;
L_0x5555564cb8e0 .part v0x55555590f690_0, 5, 1;
L_0x5555564cb9b0 .part v0x55555590f690_0, 4, 1;
L_0x5555564cbaf0 .part v0x55555590f690_0, 3, 1;
L_0x5555564cbbc0 .part v0x55555590f690_0, 2, 1;
L_0x5555564cbd10 .part v0x55555590f690_0, 1, 1;
L_0x5555564cbff0 .part v0x55555590f690_0, 0, 1;
L_0x5555564cc150 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777b18 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cc2b0 .ufunc/vec4 TD_ICESTORM_RAM.pu, 1, o0x7f1be0777b48 (v0x55555590b8c0_0) S_0x555556250470;
L_0x5555564cc3f0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777e78 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cc4f0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777968 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cc350 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777ae8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cc700 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777ab8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cc8c0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777a88 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cc9c0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777a58 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564ccb90 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777a28 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564ccc90 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07779f8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cce70 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07779c8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564ccf70 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777998 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cd160 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777938 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cd260 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777908 (v0x55555590e890_0) S_0x5555562774f0;
LS_0x5555564cd460_0_0 .concat [ 1 1 1 1], L_0x5555564cd260, L_0x5555564cd160, L_0x5555564ccf70, L_0x5555564cce70;
LS_0x5555564cd460_0_4 .concat [ 1 1 1 1], L_0x5555564ccc90, L_0x5555564ccb90, L_0x5555564cc9c0, L_0x5555564cc8c0;
LS_0x5555564cd460_0_8 .concat [ 1 1 1 0], L_0x5555564cc700, L_0x5555564cc350, L_0x5555564cc4f0;
L_0x5555564cd460 .concat [ 4 4 3 0], LS_0x5555564cd460_0_0, LS_0x5555564cd460_0_4, LS_0x5555564cd460_0_8;
L_0x5555564cd910 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07780b8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cdbd0 .ufunc/vec4 TD_ICESTORM_RAM.pu, 1, o0x7f1be07780e8 (v0x55555590b8c0_0) S_0x555556250470;
L_0x5555564cdc70 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778418 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cde30 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777f08 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cded0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778088 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cdd10 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778058 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564ce0a0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778028 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564ce2b0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777ff8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564ce3b0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777fc8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564ce600 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777f98 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564ce700 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777f68 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564ce4b0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777f38 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564ce960 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777ed8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564ceba0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777ea8 (v0x55555590e890_0) S_0x5555562774f0;
LS_0x5555564ceca0_0_0 .concat [ 1 1 1 1], L_0x5555564ceba0, L_0x5555564ce960, L_0x5555564ce4b0, L_0x5555564ce700;
LS_0x5555564ceca0_0_4 .concat [ 1 1 1 1], L_0x5555564ce600, L_0x5555564ce3b0, L_0x5555564ce2b0, L_0x5555564ce0a0;
LS_0x5555564ceca0_0_8 .concat [ 1 1 1 0], L_0x5555564cdd10, L_0x5555564cded0, L_0x5555564cde30;
L_0x5555564ceca0 .concat [ 4 4 3 0], LS_0x5555564ceca0_0_0, LS_0x5555564ceca0_0_4, LS_0x5555564ceca0_0_8;
L_0x5555564cf2d0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777758 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cf370 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777728 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cf5a0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07776f8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cf640 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07776c8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cf880 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777698 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cf920 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777668 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cfba0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07778d8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cfca0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07778a8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564cff60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777878 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d0000 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777848 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d0270 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777818 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d0310 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07777e8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d0590 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07777b8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d0630 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777788 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d08c0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777638 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d0960 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0777608 (v0x55555590e890_0) S_0x5555562774f0;
LS_0x5555564d0c60_0_0 .concat [ 1 1 1 1], L_0x5555564d0960, L_0x5555564d08c0, L_0x5555564d0630, L_0x5555564d0590;
LS_0x5555564d0c60_0_4 .concat [ 1 1 1 1], L_0x5555564d0310, L_0x5555564d0270, L_0x5555564d0000, L_0x5555564cff60;
LS_0x5555564d0c60_0_8 .concat [ 1 1 1 1], L_0x5555564cfca0, L_0x5555564cfba0, L_0x5555564cf920, L_0x5555564cf880;
LS_0x5555564d0c60_0_12 .concat [ 1 1 1 1], L_0x5555564cf640, L_0x5555564cf5a0, L_0x5555564cf370, L_0x5555564cf2d0;
L_0x5555564d0c60 .concat [ 4 4 4 4], LS_0x5555564d0c60_0_0, LS_0x5555564d0c60_0_4, LS_0x5555564d0c60_0_8, LS_0x5555564d0c60_0_12;
L_0x5555564d1250 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778268 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d0a60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778238 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d0b00 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778208 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d0ba0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07781d8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d1510 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07781a8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d17e0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778178 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d1880 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07783e8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d1b60 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07783b8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d1c00 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778388 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d1ef0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778358 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d1f90 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778328 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d2290 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07782f8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d2330 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be07782c8 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d2640 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778298 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d26e0 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778148 (v0x55555590e890_0) S_0x5555562774f0;
L_0x5555564d2a00 .ufunc/vec4 TD_ICESTORM_RAM.pd, 1, o0x7f1be0778118 (v0x55555590e890_0) S_0x5555562774f0;
LS_0x5555564d2b00_0_0 .concat [ 1 1 1 1], L_0x5555564d2a00, L_0x5555564d26e0, L_0x5555564d2640, L_0x5555564d2330;
LS_0x5555564d2b00_0_4 .concat [ 1 1 1 1], L_0x5555564d2290, L_0x5555564d1f90, L_0x5555564d1ef0, L_0x5555564d1c00;
LS_0x5555564d2b00_0_8 .concat [ 1 1 1 1], L_0x5555564d1b60, L_0x5555564d1880, L_0x5555564d17e0, L_0x5555564d1510;
LS_0x5555564d2b00_0_12 .concat [ 1 1 1 1], L_0x5555564d0ba0, L_0x5555564d0b00, L_0x5555564d0a60, L_0x5555564d1250;
L_0x5555564d2b00 .concat [ 4 4 4 4], LS_0x5555564d2b00_0_0, LS_0x5555564d2b00_0_4, LS_0x5555564d2b00_0_8, LS_0x5555564d2b00_0_12;
S_0x5555562b7ee0 .scope module, "RAM" "SB_RAM40_4K" 4 3165, 4 1419 0, S_0x55555630a780;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555555a162a0 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a162e0 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a16320 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a16360 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a163a0 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a163e0 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a16420 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a16460 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a164a0 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a164e0 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a16520 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a16560 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a165a0 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a165e0 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a16620 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a16660 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a166a0 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x555555a166e0 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x555555a16720 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x555555900110_0 .net "MASK", 15 0, L_0x5555564d0c60;  1 drivers
v0x555555900aa0_0 .net "RADDR", 10 0, L_0x5555564cd460;  1 drivers
v0x5555558ffc80_0 .net "RCLK", 0 0, L_0x5555564cba80;  1 drivers
v0x555555900270_0 .net "RCLKE", 0 0, L_0x5555564cc2b0;  1 drivers
v0x555555907db0_0 .net "RDATA", 15 0, v0x55555590f690_0;  1 drivers
v0x55555590f690_0 .var "RDATA_I", 15 0;
v0x55555590eb20_0 .net "RE", 0 0, L_0x5555564cc3f0;  1 drivers
L_0x7f1be06cb2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555590e9e0_0 .net "RMASK_I", 15 0, L_0x7f1be06cb2e8;  1 drivers
v0x5555559072c0_0 .net "WADDR", 10 0, L_0x5555564ceca0;  1 drivers
v0x555555907c50_0 .net "WCLK", 0 0, L_0x5555564cdac0;  1 drivers
v0x555555906e30_0 .net "WCLKE", 0 0, L_0x5555564cdbd0;  1 drivers
v0x555555907420_0 .net "WDATA", 15 0, L_0x5555564d2b00;  1 drivers
v0x55555590f950_0 .net "WDATA_I", 15 0, L_0x5555564cad90;  1 drivers
v0x55555590ad50_0 .net "WE", 0 0, L_0x5555564cdc70;  1 drivers
v0x55555590ac10_0 .net "WMASK_I", 15 0, L_0x5555564bad10;  1 drivers
v0x55555590ed20_0 .var/i "i", 31 0;
v0x55555590f1e0 .array "memory", 255 0, 15 0;
E_0x55555615c970 .event posedge, v0x5555558ffc80_0;
E_0x555556169f70 .event posedge, v0x555555907c50_0;
S_0x5555562bad00 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x5555562b7ee0;
 .timescale -12 -12;
L_0x5555564bad10 .functor BUFZ 16, L_0x5555564d0c60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5555562bdb20 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x5555562b7ee0;
 .timescale -12 -12;
S_0x55555625eb10 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x5555562b7ee0;
 .timescale -12 -12;
L_0x5555564cad90 .functor BUFZ 16, L_0x5555564d2b00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5555562746d0 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x5555562b7ee0;
 .timescale -12 -12;
S_0x5555562774f0 .scope function.vec4.s1, "pd" "pd" 4 3132, 4 3132 0, S_0x55555630a780;
 .timescale -12 -12;
; Variable pd is vec4 return value of scope S_0x5555562774f0
v0x55555590e890_0 .var "x", 0 0;
TD_ICESTORM_RAM.pd ;
    %load/vec4 v0x55555590e890_0;
    %cmpi/e 0, 1, 1;
    %flag_mov 8, 6;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x55555590e890_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 1;  Assign to pd (store_vec4_to_lval)
    %end;
S_0x555556250470 .scope function.vec4.s1, "pu" "pu" 4 3139, 4 3139 0, S_0x55555630a780;
 .timescale -12 -12;
; Variable pu is vec4 return value of scope S_0x555556250470
v0x55555590b8c0_0 .var "x", 0 0;
TD_ICESTORM_RAM.pu ;
    %load/vec4 v0x55555590b8c0_0;
    %cmpi/e 0, 1, 1;
    %flag_mov 8, 6;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x55555590b8c0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %ret/vec4 0, 0, 1;  Assign to pu (store_vec4_to_lval)
    %end;
S_0x55555630d5a0 .scope module, "ROM_double_sinus" "ROM_double_sinus" 5 91;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "addr";
o0x7f1be0779d68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x555555f22d50_0 .net "addr", 3 0, o0x7f1be0779d68;  0 drivers
v0x555555f25b70 .array "data", 0 15, 15 0;
v0x555555f28990_0 .var "out", 15 0;
v0x555555f25b70_0 .array/port v0x555555f25b70, 0;
v0x555555f25b70_1 .array/port v0x555555f25b70, 1;
v0x555555f25b70_2 .array/port v0x555555f25b70, 2;
E_0x555556113dd0/0 .event anyedge, v0x555555f22d50_0, v0x555555f25b70_0, v0x555555f25b70_1, v0x555555f25b70_2;
v0x555555f25b70_3 .array/port v0x555555f25b70, 3;
v0x555555f25b70_4 .array/port v0x555555f25b70, 4;
v0x555555f25b70_5 .array/port v0x555555f25b70, 5;
v0x555555f25b70_6 .array/port v0x555555f25b70, 6;
E_0x555556113dd0/1 .event anyedge, v0x555555f25b70_3, v0x555555f25b70_4, v0x555555f25b70_5, v0x555555f25b70_6;
v0x555555f25b70_7 .array/port v0x555555f25b70, 7;
v0x555555f25b70_8 .array/port v0x555555f25b70, 8;
v0x555555f25b70_9 .array/port v0x555555f25b70, 9;
v0x555555f25b70_10 .array/port v0x555555f25b70, 10;
E_0x555556113dd0/2 .event anyedge, v0x555555f25b70_7, v0x555555f25b70_8, v0x555555f25b70_9, v0x555555f25b70_10;
v0x555555f25b70_11 .array/port v0x555555f25b70, 11;
v0x555555f25b70_12 .array/port v0x555555f25b70, 12;
v0x555555f25b70_13 .array/port v0x555555f25b70, 13;
v0x555555f25b70_14 .array/port v0x555555f25b70, 14;
E_0x555556113dd0/3 .event anyedge, v0x555555f25b70_11, v0x555555f25b70_12, v0x555555f25b70_13, v0x555555f25b70_14;
v0x555555f25b70_15 .array/port v0x555555f25b70, 15;
E_0x555556113dd0/4 .event anyedge, v0x555555f25b70_15;
E_0x555556113dd0 .event/or E_0x555556113dd0/0, E_0x555556113dd0/1, E_0x555556113dd0/2, E_0x555556113dd0/3, E_0x555556113dd0/4;
S_0x555555d52d70 .scope module, "ROM_sinus" "ROM_sinus" 5 70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "addr";
o0x7f1be077a128 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x555555f2b7b0_0 .net "addr", 3 0, o0x7f1be077a128;  0 drivers
v0x555555f2e5d0 .array "data", 0 15, 15 0;
v0x555555f31a50_0 .var "out", 15 0;
v0x555555f2e5d0_0 .array/port v0x555555f2e5d0, 0;
v0x555555f2e5d0_1 .array/port v0x555555f2e5d0, 1;
v0x555555f2e5d0_2 .array/port v0x555555f2e5d0, 2;
E_0x555556116bf0/0 .event anyedge, v0x555555f2b7b0_0, v0x555555f2e5d0_0, v0x555555f2e5d0_1, v0x555555f2e5d0_2;
v0x555555f2e5d0_3 .array/port v0x555555f2e5d0, 3;
v0x555555f2e5d0_4 .array/port v0x555555f2e5d0, 4;
v0x555555f2e5d0_5 .array/port v0x555555f2e5d0, 5;
v0x555555f2e5d0_6 .array/port v0x555555f2e5d0, 6;
E_0x555556116bf0/1 .event anyedge, v0x555555f2e5d0_3, v0x555555f2e5d0_4, v0x555555f2e5d0_5, v0x555555f2e5d0_6;
v0x555555f2e5d0_7 .array/port v0x555555f2e5d0, 7;
v0x555555f2e5d0_8 .array/port v0x555555f2e5d0, 8;
v0x555555f2e5d0_9 .array/port v0x555555f2e5d0, 9;
v0x555555f2e5d0_10 .array/port v0x555555f2e5d0, 10;
E_0x555556116bf0/2 .event anyedge, v0x555555f2e5d0_7, v0x555555f2e5d0_8, v0x555555f2e5d0_9, v0x555555f2e5d0_10;
v0x555555f2e5d0_11 .array/port v0x555555f2e5d0, 11;
v0x555555f2e5d0_12 .array/port v0x555555f2e5d0, 12;
v0x555555f2e5d0_13 .array/port v0x555555f2e5d0, 13;
v0x555555f2e5d0_14 .array/port v0x555555f2e5d0, 14;
E_0x555556116bf0/3 .event anyedge, v0x555555f2e5d0_11, v0x555555f2e5d0_12, v0x555555f2e5d0_13, v0x555555f2e5d0_14;
v0x555555f2e5d0_15 .array/port v0x555555f2e5d0, 15;
E_0x555556116bf0/4 .event anyedge, v0x555555f2e5d0_15;
E_0x555556116bf0 .event/or E_0x555556116bf0/0, E_0x555556116bf0/1, E_0x555556116bf0/2, E_0x555556116bf0/3, E_0x555556116bf0/4;
S_0x555555d531b0 .scope module, "SB_CARRY" "SB_CARRY" 4 228;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "CO";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "CI";
o0x7f1be077a548 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f1be077a578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555564d3380 .functor AND 1, o0x7f1be077a548, o0x7f1be077a578, C4<1>, C4<1>;
L_0x5555564d33f0 .functor OR 1, o0x7f1be077a548, o0x7f1be077a578, C4<0>, C4<0>;
o0x7f1be077a4e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555564d3500 .functor AND 1, L_0x5555564d33f0, o0x7f1be077a4e8, C4<1>, C4<1>;
L_0x5555564d35c0 .functor OR 1, L_0x5555564d3380, L_0x5555564d3500, C4<0>, C4<0>;
v0x555555e861b0_0 .net "CI", 0 0, o0x7f1be077a4e8;  0 drivers
v0x555555e9bd70_0 .net "CO", 0 0, L_0x5555564d35c0;  1 drivers
v0x555555f354d0_0 .net "I0", 0 0, o0x7f1be077a548;  0 drivers
v0x555555f9ea90_0 .net "I1", 0 0, o0x7f1be077a578;  0 drivers
v0x555555fa0a80_0 .net *"_ivl_1", 0 0, L_0x5555564d3380;  1 drivers
v0x55555609bf60_0 .net *"_ivl_3", 0 0, L_0x5555564d33f0;  1 drivers
v0x55555609f820_0 .net *"_ivl_5", 0 0, L_0x5555564d3500;  1 drivers
S_0x555555d53e30 .scope module, "SB_DFF" "SB_DFF" 4 265;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
o0x7f1be077a6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560a2640_0 .net "C", 0 0, o0x7f1be077a6f8;  0 drivers
o0x7f1be077a728 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560a5460_0 .net "D", 0 0, o0x7f1be077a728;  0 drivers
v0x5555560a8280_0 .var "Q", 0 0;
E_0x555556119a10 .event posedge, v0x5555560a2640_0;
S_0x555555d51490 .scope module, "SB_DFFE" "SB_DFFE" 4 301;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "D";
o0x7f1be077a818 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560ab0a0_0 .net "C", 0 0, o0x7f1be077a818;  0 drivers
o0x7f1be077a848 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560adec0_0 .net "D", 0 0, o0x7f1be077a848;  0 drivers
o0x7f1be077a878 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560b0ce0_0 .net "E", 0 0, o0x7f1be077a878;  0 drivers
v0x5555560b3b00_0 .var "Q", 0 0;
E_0x555556108550 .event posedge, v0x5555560ab0a0_0;
S_0x5555563a6570 .scope module, "SB_DFFER" "SB_DFFER" 4 634;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f1be077a998 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560b4000_0 .net "C", 0 0, o0x7f1be077a998;  0 drivers
o0x7f1be077a9c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560b4270_0 .net "D", 0 0, o0x7f1be077a9c8;  0 drivers
o0x7f1be077a9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556086780_0 .net "E", 0 0, o0x7f1be077a9f8;  0 drivers
v0x5555560895a0_0 .var "Q", 0 0;
o0x7f1be077aa58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555608c3c0_0 .net "R", 0 0, o0x7f1be077aa58;  0 drivers
E_0x555556163c30 .event posedge, v0x55555608c3c0_0, v0x5555560b4000_0;
S_0x555556307960 .scope module, "SB_DFFES" "SB_DFFES" 4 765;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f1be077ab78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555608f1e0_0 .net "C", 0 0, o0x7f1be077ab78;  0 drivers
o0x7f1be077aba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556092000_0 .net "D", 0 0, o0x7f1be077aba8;  0 drivers
o0x7f1be077abd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556094e20_0 .net "E", 0 0, o0x7f1be077abd8;  0 drivers
v0x555556097c40_0 .var "Q", 0 0;
o0x7f1be077ac38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555609aa60_0 .net "S", 0 0, o0x7f1be077ac38;  0 drivers
E_0x555556164220 .event posedge, v0x55555609aa60_0, v0x55555608f1e0_0;
S_0x5555562f3680 .scope module, "SB_DFFESR" "SB_DFFESR" 4 578;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f1be077ad58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555609af60_0 .net "C", 0 0, o0x7f1be077ad58;  0 drivers
o0x7f1be077ad88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555609b1d0_0 .net "D", 0 0, o0x7f1be077ad88;  0 drivers
o0x7f1be077adb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560b5000_0 .net "E", 0 0, o0x7f1be077adb8;  0 drivers
v0x5555560b88c0_0 .var "Q", 0 0;
o0x7f1be077ae18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560bb6e0_0 .net "R", 0 0, o0x7f1be077ae18;  0 drivers
E_0x555556167150 .event posedge, v0x55555609af60_0;
S_0x5555562f64a0 .scope module, "SB_DFFESS" "SB_DFFESS" 4 709;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f1be077af38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560be500_0 .net "C", 0 0, o0x7f1be077af38;  0 drivers
o0x7f1be077af68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560c1320_0 .net "D", 0 0, o0x7f1be077af68;  0 drivers
o0x7f1be077af98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560c4140_0 .net "E", 0 0, o0x7f1be077af98;  0 drivers
v0x5555560c6f60_0 .var "Q", 0 0;
o0x7f1be077aff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560c9d80_0 .net "S", 0 0, o0x7f1be077aff8;  0 drivers
E_0x555556066550 .event posedge, v0x5555560be500_0;
S_0x5555562f92c0 .scope module, "SB_DFFN" "SB_DFFN" 4 842;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
o0x7f1be077b118 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560ccba0_0 .net "C", 0 0, o0x7f1be077b118;  0 drivers
o0x7f1be077b148 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560cd0a0_0 .net "D", 0 0, o0x7f1be077b148;  0 drivers
v0x5555560cd310_0 .var "Q", 0 0;
E_0x55555607a830 .event negedge, v0x5555560ccba0_0;
S_0x5555562fc0e0 .scope module, "SB_DFFNE" "SB_DFFNE" 4 878;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "D";
o0x7f1be077b238 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560ce040_0 .net "C", 0 0, o0x7f1be077b238;  0 drivers
o0x7f1be077b268 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560d1900_0 .net "D", 0 0, o0x7f1be077b268;  0 drivers
o0x7f1be077b298 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560d4720_0 .net "E", 0 0, o0x7f1be077b298;  0 drivers
v0x5555560d7540_0 .var "Q", 0 0;
E_0x555556055090 .event negedge, v0x5555560ce040_0;
S_0x5555562fef00 .scope module, "SB_DFFNER" "SB_DFFNER" 4 1211;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f1be077b3b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560da360_0 .net "C", 0 0, o0x7f1be077b3b8;  0 drivers
o0x7f1be077b3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560dd180_0 .net "D", 0 0, o0x7f1be077b3e8;  0 drivers
o0x7f1be077b418 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560dffa0_0 .net "E", 0 0, o0x7f1be077b418;  0 drivers
v0x5555560e2dc0_0 .var "Q", 0 0;
o0x7f1be077b478 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560e5be0_0 .net "R", 0 0, o0x7f1be077b478;  0 drivers
E_0x555556057eb0/0 .event negedge, v0x5555560da360_0;
E_0x555556057eb0/1 .event posedge, v0x5555560e5be0_0;
E_0x555556057eb0 .event/or E_0x555556057eb0/0, E_0x555556057eb0/1;
S_0x555556301d20 .scope module, "SB_DFFNES" "SB_DFFNES" 4 1342;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f1be077b598 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560e60e0_0 .net "C", 0 0, o0x7f1be077b598;  0 drivers
o0x7f1be077b5c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560e6350_0 .net "D", 0 0, o0x7f1be077b5c8;  0 drivers
o0x7f1be077b5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fa6f80_0 .net "E", 0 0, o0x7f1be077b5f8;  0 drivers
v0x555555fa9da0_0 .var "Q", 0 0;
o0x7f1be077b658 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555facbc0_0 .net "S", 0 0, o0x7f1be077b658;  0 drivers
E_0x55555605acd0/0 .event negedge, v0x5555560e60e0_0;
E_0x55555605acd0/1 .event posedge, v0x555555facbc0_0;
E_0x55555605acd0 .event/or E_0x55555605acd0/0, E_0x55555605acd0/1;
S_0x555556304b40 .scope module, "SB_DFFNESR" "SB_DFFNESR" 4 1155;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "D";
o0x7f1be077b778 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555faf9e0_0 .net "C", 0 0, o0x7f1be077b778;  0 drivers
o0x7f1be077b7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fb2800_0 .net "D", 0 0, o0x7f1be077b7a8;  0 drivers
o0x7f1be077b7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fb5620_0 .net "E", 0 0, o0x7f1be077b7d8;  0 drivers
v0x555555fb8440_0 .var "Q", 0 0;
o0x7f1be077b838 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fbb260_0 .net "R", 0 0, o0x7f1be077b838;  0 drivers
E_0x55555605daf0 .event negedge, v0x555555faf9e0_0;
S_0x5555562f0860 .scope module, "SB_DFFNESS" "SB_DFFNESS" 4 1286;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "D";
o0x7f1be077b958 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fa42b0_0 .net "C", 0 0, o0x7f1be077b958;  0 drivers
o0x7f1be077b988 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fbb760_0 .net "D", 0 0, o0x7f1be077b988;  0 drivers
o0x7f1be077b9b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fbb9d0_0 .net "E", 0 0, o0x7f1be077b9b8;  0 drivers
v0x555555fd2d90_0 .var "Q", 0 0;
o0x7f1be077ba18 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fd6680_0 .net "S", 0 0, o0x7f1be077ba18;  0 drivers
E_0x555556060910 .event negedge, v0x555555fa42b0_0;
S_0x5555562a4ca0 .scope module, "SB_DFFNR" "SB_DFFNR" 4 969;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f1be077bb38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fd94a0_0 .net "C", 0 0, o0x7f1be077bb38;  0 drivers
o0x7f1be077bb68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fdc2c0_0 .net "D", 0 0, o0x7f1be077bb68;  0 drivers
v0x555555fdf0e0_0 .var "Q", 0 0;
o0x7f1be077bbc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fe1f00_0 .net "R", 0 0, o0x7f1be077bbc8;  0 drivers
E_0x555556063730/0 .event negedge, v0x555555fd94a0_0;
E_0x555556063730/1 .event posedge, v0x555555fe1f00_0;
E_0x555556063730 .event/or E_0x555556063730/0, E_0x555556063730/1;
S_0x5555562a7ac0 .scope module, "SB_DFFNS" "SB_DFFNS" 4 1086;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f1be077bcb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fe4d20_0 .net "C", 0 0, o0x7f1be077bcb8;  0 drivers
o0x7f1be077bce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fe7b40_0 .net "D", 0 0, o0x7f1be077bce8;  0 drivers
v0x555555fe8330_0 .var "Q", 0 0;
o0x7f1be077bd48 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fc0ac0_0 .net "S", 0 0, o0x7f1be077bd48;  0 drivers
E_0x555555ffae30/0 .event negedge, v0x555555fe4d20_0;
E_0x555555ffae30/1 .event posedge, v0x555555fc0ac0_0;
E_0x555555ffae30 .event/or E_0x555555ffae30/0, E_0x555555ffae30/1;
S_0x5555562e21c0 .scope module, "SB_DFFNSR" "SB_DFFNSR" 4 921;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f1be077be38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fc38e0_0 .net "C", 0 0, o0x7f1be077be38;  0 drivers
o0x7f1be077be68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fc6700_0 .net "D", 0 0, o0x7f1be077be68;  0 drivers
v0x555555fc9520_0 .var "Q", 0 0;
o0x7f1be077bec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fcc340_0 .net "R", 0 0, o0x7f1be077bec8;  0 drivers
E_0x555556017760 .event negedge, v0x555555fc38e0_0;
S_0x5555562e4fe0 .scope module, "SB_DFFNSS" "SB_DFFNSS" 4 1038;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f1be077bfb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fcf160_0 .net "C", 0 0, o0x7f1be077bfb8;  0 drivers
o0x7f1be077bfe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fd1f80_0 .net "D", 0 0, o0x7f1be077bfe8;  0 drivers
v0x555555fd2770_0 .var "Q", 0 0;
o0x7f1be077c048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555601fad0_0 .net "S", 0 0, o0x7f1be077c048;  0 drivers
E_0x555556011f30 .event negedge, v0x555555fcf160_0;
S_0x5555562e7e00 .scope module, "SB_DFFR" "SB_DFFR" 4 392;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f1be077c138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560228f0_0 .net "C", 0 0, o0x7f1be077c138;  0 drivers
o0x7f1be077c168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556025710_0 .net "D", 0 0, o0x7f1be077c168;  0 drivers
v0x555556028530_0 .var "Q", 0 0;
o0x7f1be077c1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555602b350_0 .net "R", 0 0, o0x7f1be077c1c8;  0 drivers
E_0x555556014d50 .event posedge, v0x55555602b350_0, v0x5555560228f0_0;
S_0x5555562eac20 .scope module, "SB_DFFS" "SB_DFFS" 4 509;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f1be077c2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555602e170_0 .net "C", 0 0, o0x7f1be077c2b8;  0 drivers
o0x7f1be077c2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556030f90_0 .net "D", 0 0, o0x7f1be077c2e8;  0 drivers
v0x555556033db0_0 .var "Q", 0 0;
o0x7f1be077c348 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556036bd0_0 .net "S", 0 0, o0x7f1be077c348;  0 drivers
E_0x555555fef5b0 .event posedge, v0x555556036bd0_0, v0x55555602e170_0;
S_0x5555562eda40 .scope module, "SB_DFFSR" "SB_DFFSR" 4 344;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "D";
o0x7f1be077c438 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560399f0_0 .net "C", 0 0, o0x7f1be077c438;  0 drivers
o0x7f1be077c468 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555603c810_0 .net "D", 0 0, o0x7f1be077c468;  0 drivers
v0x55555603f630_0 .var "Q", 0 0;
o0x7f1be077c4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556042450_0 .net "R", 0 0, o0x7f1be077c4c8;  0 drivers
E_0x555555ff23d0 .event posedge, v0x5555560399f0_0;
S_0x5555562a1e80 .scope module, "SB_DFFSS" "SB_DFFSS" 4 461;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "D";
o0x7f1be077c5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556045270_0 .net "C", 0 0, o0x7f1be077c5b8;  0 drivers
o0x7f1be077c5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556048090_0 .net "D", 0 0, o0x7f1be077c5e8;  0 drivers
v0x55555604b510_0 .var "Q", 0 0;
o0x7f1be077c648 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fecd30_0 .net "S", 0 0, o0x7f1be077c648;  0 drivers
E_0x555555ff51f0 .event posedge, v0x555556045270_0;
S_0x55555628dba0 .scope module, "SB_FILTER_50NS" "SB_FILTER_50NS" 4 2788;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "FILTERIN";
    .port_info 1 /OUTPUT 1 "FILTEROUT";
o0x7f1be077c738 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fefb50_0 .net "FILTERIN", 0 0, o0x7f1be077c738;  0 drivers
o0x7f1be077c768 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555ff2970_0 .net "FILTEROUT", 0 0, o0x7f1be077c768;  0 drivers
S_0x5555562909c0 .scope module, "SB_GB" "SB_GB" 4 162;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER";
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT";
o0x7f1be077c828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555564d36d0 .functor BUFZ 1, o0x7f1be077c828, C4<0>, C4<0>, C4<0>;
v0x555555ff5790_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x5555564d36d0;  1 drivers
v0x555555ff85b0_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7f1be077c828;  0 drivers
S_0x5555562937e0 .scope module, "SB_GB_IO" "SB_GB_IO" 4 123;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT";
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 3 /INPUT 1 "CLOCK_ENABLE";
    .port_info 4 /INPUT 1 "INPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_CLK";
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 7 /INPUT 1 "D_OUT_0";
    .port_info 8 /INPUT 1 "D_OUT_1";
    .port_info 9 /OUTPUT 1 "D_IN_0";
    .port_info 10 /OUTPUT 1 "D_IN_1";
P_0x55555638c070 .param/str "IO_STANDARD" 0 4 139, "SB_LVCMOS";
P_0x55555638c0b0 .param/l "NEG_TRIGGER" 0 4 138, C4<0>;
P_0x55555638c0f0 .param/l "PIN_TYPE" 0 4 136, C4<000000>;
P_0x55555638c130 .param/l "PULLUP" 0 4 137, C4<0>;
o0x7f1be077ca68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555564d3740 .functor BUFZ 1, o0x7f1be077ca68, C4<0>, C4<0>, C4<0>;
o0x7f1be077c8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fe8570_0 .net "CLOCK_ENABLE", 0 0, o0x7f1be077c8b8;  0 drivers
v0x555556081cd0_0 .net "D_IN_0", 0 0, L_0x5555564d39b0;  1 drivers
v0x5555560e9300_0 .net "D_IN_1", 0 0, L_0x5555564d3a70;  1 drivers
o0x7f1be077c948 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560e9640_0 .net "D_OUT_0", 0 0, o0x7f1be077c948;  0 drivers
o0x7f1be077c978 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560ea560_0 .net "D_OUT_1", 0 0, o0x7f1be077c978;  0 drivers
v0x5555561e3f90_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x5555564d3740;  1 drivers
o0x7f1be077c9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561e7850_0 .net "INPUT_CLK", 0 0, o0x7f1be077c9a8;  0 drivers
o0x7f1be077c9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561ea670_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f1be077c9d8;  0 drivers
o0x7f1be077ca08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561ed490_0 .net "OUTPUT_CLK", 0 0, o0x7f1be077ca08;  0 drivers
o0x7f1be077ca38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561f02b0_0 .net "OUTPUT_ENABLE", 0 0, o0x7f1be077ca38;  0 drivers
v0x5555561f30d0_0 .net "PACKAGE_PIN", 0 0, o0x7f1be077ca68;  0 drivers
S_0x555556253290 .scope module, "IO" "SB_IO" 4 148, 4 17 0, S_0x5555562937e0;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 2 /INPUT 1 "CLOCK_ENABLE";
    .port_info 3 /INPUT 1 "INPUT_CLK";
    .port_info 4 /INPUT 1 "OUTPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 6 /INPUT 1 "D_OUT_0";
    .port_info 7 /INPUT 1 "D_OUT_1";
    .port_info 8 /OUTPUT 1 "D_IN_0";
    .port_info 9 /OUTPUT 1 "D_IN_1";
P_0x555555ffb3d0 .param/str "IO_STANDARD" 0 4 32, "SB_LVCMOS";
P_0x555555ffb410 .param/l "NEG_TRIGGER" 0 4 31, C4<0>;
P_0x555555ffb450 .param/l "PIN_TYPE" 0 4 29, C4<000000>;
P_0x555555ffb490 .param/l "PULLUP" 0 4 30, C4<0>;
L_0x5555564d38f0 .functor OR 1, o0x7f1be077c8b8, L_0x5555564d3800, C4<0>, C4<0>;
L_0x5555564d39b0 .functor BUFZ 1, v0x555556063cd0_0, C4<0>, C4<0>, C4<0>;
L_0x5555564d3a70 .functor BUFZ 1, v0x555556066af0_0, C4<0>, C4<0>, C4<0>;
v0x555556001010_0 .net "CLOCK_ENABLE", 0 0, o0x7f1be077c8b8;  alias, 0 drivers
v0x555556003e30_0 .net "D_IN_0", 0 0, L_0x5555564d39b0;  alias, 1 drivers
v0x555556006c50_0 .net "D_IN_1", 0 0, L_0x5555564d3a70;  alias, 1 drivers
v0x555556009a70_0 .net "D_OUT_0", 0 0, o0x7f1be077c948;  alias, 0 drivers
v0x55555600c890_0 .net "D_OUT_1", 0 0, o0x7f1be077c978;  alias, 0 drivers
v0x55555600f6b0_0 .net "INPUT_CLK", 0 0, o0x7f1be077c9a8;  alias, 0 drivers
v0x5555560124d0_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f1be077c9d8;  alias, 0 drivers
v0x5555560152f0_0 .net "OUTPUT_CLK", 0 0, o0x7f1be077ca08;  alias, 0 drivers
v0x555556018770_0 .net "OUTPUT_ENABLE", 0 0, o0x7f1be077ca38;  alias, 0 drivers
v0x555556052810_0 .net "PACKAGE_PIN", 0 0, o0x7f1be077ca68;  alias, 0 drivers
o0x7f1be077ca98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555556055630_0 name=_ivl_0
v0x555556058450_0 .net *"_ivl_2", 0 0, L_0x5555564d3800;  1 drivers
v0x55555605b270_0 .net "clken_pulled", 0 0, L_0x5555564d38f0;  1 drivers
v0x55555605e090_0 .var "clken_pulled_ri", 0 0;
v0x555556060eb0_0 .var "clken_pulled_ro", 0 0;
v0x555556063cd0_0 .var "din_0", 0 0;
v0x555556066af0_0 .var "din_1", 0 0;
v0x55555606c730_0 .var "din_q_0", 0 0;
v0x55555606f550_0 .var "din_q_1", 0 0;
v0x555556072370_0 .var "dout", 0 0;
v0x555556075190_0 .var "dout_q_0", 0 0;
v0x555556077fb0_0 .var "dout_q_1", 0 0;
v0x55555607add0_0 .var "outclk_delayed_1", 0 0;
v0x55555607e250_0 .var "outclk_delayed_2", 0 0;
v0x555555fd29b0_0 .var "outena_q", 0 0;
E_0x555555ff8010 .event anyedge, v0x55555607e250_0, v0x555556075190_0, v0x555556077fb0_0;
E_0x55555602adb0 .event anyedge, v0x55555607add0_0;
E_0x5555560476e0 .event anyedge, v0x5555560152f0_0;
E_0x55555604a500 .event anyedge, v0x5555560124d0_0, v0x55555606c730_0, v0x55555606f550_0;
L_0x5555564d3800 .cmp/eeq 1, o0x7f1be077c8b8, o0x7f1be077ca98;
S_0x5555562560b0 .scope generate, "genblk1" "genblk1" 4 45, 4 45 0, S_0x555556253290;
 .timescale -12 -12;
E_0x555556044cd0 .event posedge, v0x5555560152f0_0;
E_0x555556047af0 .event negedge, v0x5555560152f0_0;
E_0x555556022350 .event negedge, v0x55555600f6b0_0;
E_0x555556025170 .event posedge, v0x55555600f6b0_0;
S_0x555556296600 .scope module, "SB_HFOSC" "SB_HFOSC" 4 2596;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "TRIM0";
    .port_info 1 /INPUT 1 "TRIM1";
    .port_info 2 /INPUT 1 "TRIM2";
    .port_info 3 /INPUT 1 "TRIM3";
    .port_info 4 /INPUT 1 "TRIM4";
    .port_info 5 /INPUT 1 "TRIM5";
    .port_info 6 /INPUT 1 "TRIM6";
    .port_info 7 /INPUT 1 "TRIM7";
    .port_info 8 /INPUT 1 "TRIM8";
    .port_info 9 /INPUT 1 "TRIM9";
    .port_info 10 /INPUT 1 "CLKHFPU";
    .port_info 11 /INPUT 1 "CLKHFEN";
    .port_info 12 /OUTPUT 1 "CLKHF";
P_0x5555563a9cd0 .param/str "CLKHF_DIV" 0 4 2612, "0b00";
P_0x5555563a9d10 .param/str "TRIM_EN" 0 4 2611, "0b0";
o0x7f1be077d188 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561f5ef0_0 .net "CLKHF", 0 0, o0x7f1be077d188;  0 drivers
o0x7f1be077d1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561f8d10_0 .net "CLKHFEN", 0 0, o0x7f1be077d1b8;  0 drivers
o0x7f1be077d1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561fbb30_0 .net "CLKHFPU", 0 0, o0x7f1be077d1e8;  0 drivers
o0x7f1be077d218 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561fc030_0 .net "TRIM0", 0 0, o0x7f1be077d218;  0 drivers
o0x7f1be077d248 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561fc2a0_0 .net "TRIM1", 0 0, o0x7f1be077d248;  0 drivers
o0x7f1be077d278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561ce7b0_0 .net "TRIM2", 0 0, o0x7f1be077d278;  0 drivers
o0x7f1be077d2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561d15d0_0 .net "TRIM3", 0 0, o0x7f1be077d2a8;  0 drivers
o0x7f1be077d2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561d43f0_0 .net "TRIM4", 0 0, o0x7f1be077d2d8;  0 drivers
o0x7f1be077d308 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561d7210_0 .net "TRIM5", 0 0, o0x7f1be077d308;  0 drivers
o0x7f1be077d338 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561da030_0 .net "TRIM6", 0 0, o0x7f1be077d338;  0 drivers
o0x7f1be077d368 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561dce50_0 .net "TRIM7", 0 0, o0x7f1be077d368;  0 drivers
o0x7f1be077d398 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561dfc70_0 .net "TRIM8", 0 0, o0x7f1be077d398;  0 drivers
o0x7f1be077d3c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561e2a90_0 .net "TRIM9", 0 0, o0x7f1be077d3c8;  0 drivers
S_0x555556299420 .scope module, "SB_I2C" "SB_I2C" 4 2665;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "SBCLKI";
    .port_info 1 /INPUT 1 "SBRWI";
    .port_info 2 /INPUT 1 "SBSTBI";
    .port_info 3 /INPUT 1 "SBADRI7";
    .port_info 4 /INPUT 1 "SBADRI6";
    .port_info 5 /INPUT 1 "SBADRI5";
    .port_info 6 /INPUT 1 "SBADRI4";
    .port_info 7 /INPUT 1 "SBADRI3";
    .port_info 8 /INPUT 1 "SBADRI2";
    .port_info 9 /INPUT 1 "SBADRI1";
    .port_info 10 /INPUT 1 "SBADRI0";
    .port_info 11 /INPUT 1 "SBDATI7";
    .port_info 12 /INPUT 1 "SBDATI6";
    .port_info 13 /INPUT 1 "SBDATI5";
    .port_info 14 /INPUT 1 "SBDATI4";
    .port_info 15 /INPUT 1 "SBDATI3";
    .port_info 16 /INPUT 1 "SBDATI2";
    .port_info 17 /INPUT 1 "SBDATI1";
    .port_info 18 /INPUT 1 "SBDATI0";
    .port_info 19 /INPUT 1 "SCLI";
    .port_info 20 /INPUT 1 "SDAI";
    .port_info 21 /OUTPUT 1 "SBDATO7";
    .port_info 22 /OUTPUT 1 "SBDATO6";
    .port_info 23 /OUTPUT 1 "SBDATO5";
    .port_info 24 /OUTPUT 1 "SBDATO4";
    .port_info 25 /OUTPUT 1 "SBDATO3";
    .port_info 26 /OUTPUT 1 "SBDATO2";
    .port_info 27 /OUTPUT 1 "SBDATO1";
    .port_info 28 /OUTPUT 1 "SBDATO0";
    .port_info 29 /OUTPUT 1 "SBACKO";
    .port_info 30 /OUTPUT 1 "I2CIRQ";
    .port_info 31 /OUTPUT 1 "I2CWKUP";
    .port_info 32 /OUTPUT 1 "SCLO";
    .port_info 33 /OUTPUT 1 "SCLOE";
    .port_info 34 /OUTPUT 1 "SDAO";
    .port_info 35 /OUTPUT 1 "SDAOE";
P_0x5555563a9a40 .param/str "BUS_ADDR74" 0 4 2704, "0b0001";
P_0x5555563a9a80 .param/str "I2C_SLAVE_INIT_ADDR" 0 4 2703, "0b1111100001";
o0x7f1be077d668 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561e2f90_0 .net "I2CIRQ", 0 0, o0x7f1be077d668;  0 drivers
o0x7f1be077d698 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561e3200_0 .net "I2CWKUP", 0 0, o0x7f1be077d698;  0 drivers
o0x7f1be077d6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561fd030_0 .net "SBACKO", 0 0, o0x7f1be077d6c8;  0 drivers
o0x7f1be077d6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562008f0_0 .net "SBADRI0", 0 0, o0x7f1be077d6f8;  0 drivers
o0x7f1be077d728 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556203710_0 .net "SBADRI1", 0 0, o0x7f1be077d728;  0 drivers
o0x7f1be077d758 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556206530_0 .net "SBADRI2", 0 0, o0x7f1be077d758;  0 drivers
o0x7f1be077d788 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556209350_0 .net "SBADRI3", 0 0, o0x7f1be077d788;  0 drivers
o0x7f1be077d7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555620c170_0 .net "SBADRI4", 0 0, o0x7f1be077d7b8;  0 drivers
o0x7f1be077d7e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555620ef90_0 .net "SBADRI5", 0 0, o0x7f1be077d7e8;  0 drivers
o0x7f1be077d818 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556211db0_0 .net "SBADRI6", 0 0, o0x7f1be077d818;  0 drivers
o0x7f1be077d848 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556214bd0_0 .net "SBADRI7", 0 0, o0x7f1be077d848;  0 drivers
o0x7f1be077d878 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562150d0_0 .net "SBCLKI", 0 0, o0x7f1be077d878;  0 drivers
o0x7f1be077d8a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556215340_0 .net "SBDATI0", 0 0, o0x7f1be077d8a8;  0 drivers
o0x7f1be077d8d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556216070_0 .net "SBDATI1", 0 0, o0x7f1be077d8d8;  0 drivers
o0x7f1be077d908 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556219930_0 .net "SBDATI2", 0 0, o0x7f1be077d908;  0 drivers
o0x7f1be077d938 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555621c750_0 .net "SBDATI3", 0 0, o0x7f1be077d938;  0 drivers
o0x7f1be077d968 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555621f570_0 .net "SBDATI4", 0 0, o0x7f1be077d968;  0 drivers
o0x7f1be077d998 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562251b0_0 .net "SBDATI5", 0 0, o0x7f1be077d998;  0 drivers
o0x7f1be077d9c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556227fd0_0 .net "SBDATI6", 0 0, o0x7f1be077d9c8;  0 drivers
o0x7f1be077d9f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555622adf0_0 .net "SBDATI7", 0 0, o0x7f1be077d9f8;  0 drivers
o0x7f1be077da28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555622dc10_0 .net "SBDATO0", 0 0, o0x7f1be077da28;  0 drivers
o0x7f1be077da58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555622e110_0 .net "SBDATO1", 0 0, o0x7f1be077da58;  0 drivers
o0x7f1be077da88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555622e380_0 .net "SBDATO2", 0 0, o0x7f1be077da88;  0 drivers
o0x7f1be077dab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560ef0d0_0 .net "SBDATO3", 0 0, o0x7f1be077dab8;  0 drivers
o0x7f1be077dae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560f1ef0_0 .net "SBDATO4", 0 0, o0x7f1be077dae8;  0 drivers
o0x7f1be077db18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560f4d10_0 .net "SBDATO5", 0 0, o0x7f1be077db18;  0 drivers
o0x7f1be077db48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560f7b30_0 .net "SBDATO6", 0 0, o0x7f1be077db48;  0 drivers
o0x7f1be077db78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560fa950_0 .net "SBDATO7", 0 0, o0x7f1be077db78;  0 drivers
o0x7f1be077dba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560fd770_0 .net "SBRWI", 0 0, o0x7f1be077dba8;  0 drivers
o0x7f1be077dbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556100590_0 .net "SBSTBI", 0 0, o0x7f1be077dbd8;  0 drivers
o0x7f1be077dc08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561033b0_0 .net "SCLI", 0 0, o0x7f1be077dc08;  0 drivers
o0x7f1be077dc38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560ec3c0_0 .net "SCLO", 0 0, o0x7f1be077dc38;  0 drivers
o0x7f1be077dc68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561038b0_0 .net "SCLOE", 0 0, o0x7f1be077dc68;  0 drivers
o0x7f1be077dc98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556103b20_0 .net "SDAI", 0 0, o0x7f1be077dc98;  0 drivers
o0x7f1be077dcc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555611adc0_0 .net "SDAO", 0 0, o0x7f1be077dcc8;  0 drivers
o0x7f1be077dcf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555611e6b0_0 .net "SDAOE", 0 0, o0x7f1be077dcf8;  0 drivers
S_0x55555629c240 .scope module, "SB_IO_I3C" "SB_IO_I3C" 4 2794;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGE_PIN";
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE";
    .port_info 2 /INPUT 1 "CLOCK_ENABLE";
    .port_info 3 /INPUT 1 "INPUT_CLK";
    .port_info 4 /INPUT 1 "OUTPUT_CLK";
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE";
    .port_info 6 /INPUT 1 "D_OUT_0";
    .port_info 7 /INPUT 1 "D_OUT_1";
    .port_info 8 /OUTPUT 1 "D_IN_0";
    .port_info 9 /OUTPUT 1 "D_IN_1";
    .port_info 10 /INPUT 1 "PU_ENB";
    .port_info 11 /INPUT 1 "WEAK_PU_ENB";
P_0x5555563a3d70 .param/str "IO_STANDARD" 0 4 2812, "SB_LVCMOS";
P_0x5555563a3db0 .param/l "NEG_TRIGGER" 0 4 2811, C4<0>;
P_0x5555563a3df0 .param/l "PIN_TYPE" 0 4 2808, C4<000000>;
P_0x5555563a3e30 .param/l "PULLUP" 0 4 2809, C4<0>;
P_0x5555563a3e70 .param/l "WEAK_PULLUP" 0 4 2810, C4<0>;
L_0x5555564d3b30 .functor BUFZ 1, v0x555556117190_0, C4<0>, C4<0>, C4<0>;
L_0x5555564d3ba0 .functor BUFZ 1, v0x555556119fb0_0, C4<0>, C4<0>, C4<0>;
o0x7f1be077e3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561214d0_0 .net "CLOCK_ENABLE", 0 0, o0x7f1be077e3e8;  0 drivers
v0x5555561242f0_0 .net "D_IN_0", 0 0, L_0x5555564d3b30;  1 drivers
v0x555556127110_0 .net "D_IN_1", 0 0, L_0x5555564d3ba0;  1 drivers
o0x7f1be077e478 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556129f30_0 .net "D_OUT_0", 0 0, o0x7f1be077e478;  0 drivers
o0x7f1be077e4a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555612cd50_0 .net "D_OUT_1", 0 0, o0x7f1be077e4a8;  0 drivers
o0x7f1be077e4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555612fb70_0 .net "INPUT_CLK", 0 0, o0x7f1be077e4d8;  0 drivers
o0x7f1be077e508 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556130360_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f1be077e508;  0 drivers
o0x7f1be077e538 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556108af0_0 .net "OUTPUT_CLK", 0 0, o0x7f1be077e538;  0 drivers
o0x7f1be077e568 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555610b910_0 .net "OUTPUT_ENABLE", 0 0, o0x7f1be077e568;  0 drivers
o0x7f1be077e598 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555610e730_0 .net "PACKAGE_PIN", 0 0, o0x7f1be077e598;  0 drivers
o0x7f1be077e5c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556111550_0 .net "PU_ENB", 0 0, o0x7f1be077e5c8;  0 drivers
o0x7f1be077e5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556114370_0 .net "WEAK_PU_ENB", 0 0, o0x7f1be077e5f8;  0 drivers
v0x555556117190_0 .var "din_0", 0 0;
v0x555556119fb0_0 .var "din_1", 0 0;
v0x55555611a7a0_0 .var "din_q_0", 0 0;
v0x555556167b00_0 .var "din_q_1", 0 0;
v0x55555616a920_0 .var "dout", 0 0;
v0x555556170560_0 .var "dout_q_0", 0 0;
v0x555556173380_0 .var "dout_q_1", 0 0;
v0x5555561761a0_0 .var "outclk_delayed_1", 0 0;
v0x555556178fc0_0 .var "outclk_delayed_2", 0 0;
v0x55555617bde0_0 .var "outena_q", 0 0;
E_0x555556027f90 .event anyedge, v0x555556178fc0_0, v0x555556170560_0, v0x555556173380_0;
E_0x555555fde730 .event anyedge, v0x5555561761a0_0;
E_0x555555fb7ea0 .event anyedge, v0x555556108af0_0;
E_0x555555fbacc0 .event anyedge, v0x555556130360_0, v0x55555611a7a0_0, v0x555556167b00_0;
S_0x555556258ed0 .scope generate, "genblk1" "genblk1" 4 2820, 4 2820 0, S_0x55555629c240;
 .timescale -12 -12;
E_0x555555fa69e0 .event posedge, v0x555556108af0_0;
E_0x555555fd3020 .event negedge, v0x555556108af0_0;
E_0x555555fd5cd0 .event negedge, v0x55555612fb70_0;
E_0x555555fd8af0 .event posedge, v0x55555612fb70_0;
S_0x55555629f060 .scope module, "SB_IO_OD" "SB_IO_OD" 4 2863;
 .timescale -12 -12;
    .port_info 0 /INOUT 1 "PACKAGEPIN";
    .port_info 1 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 2 /INPUT 1 "CLOCKENABLE";
    .port_info 3 /INPUT 1 "INPUTCLK";
    .port_info 4 /INPUT 1 "OUTPUTCLK";
    .port_info 5 /INPUT 1 "OUTPUTENABLE";
    .port_info 6 /INPUT 1 "DOUT1";
    .port_info 7 /INPUT 1 "DOUT0";
    .port_info 8 /OUTPUT 1 "DIN1";
    .port_info 9 /OUTPUT 1 "DIN0";
P_0x5555563abca0 .param/l "NEG_TRIGGER" 0 4 2876, C4<0>;
P_0x5555563abce0 .param/l "PIN_TYPE" 0 4 2875, C4<000000>;
L_0x5555564d3c10 .functor BUFZ 1, v0x55555613a9a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555564d3c80 .functor BUFZ 1, v0x55555613d7c0_0, C4<0>, C4<0>, C4<0>;
o0x7f1be077ea48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555617ec00_0 .net "CLOCKENABLE", 0 0, o0x7f1be077ea48;  0 drivers
v0x555556181a20_0 .net "DIN0", 0 0, L_0x5555564d3c10;  1 drivers
v0x555556184840_0 .net "DIN1", 0 0, L_0x5555564d3c80;  1 drivers
o0x7f1be077ead8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556187660_0 .net "DOUT0", 0 0, o0x7f1be077ead8;  0 drivers
o0x7f1be077eb08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555618a480_0 .net "DOUT1", 0 0, o0x7f1be077eb08;  0 drivers
o0x7f1be077eb38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555618d2a0_0 .net "INPUTCLK", 0 0, o0x7f1be077eb38;  0 drivers
o0x7f1be077eb68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561900c0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1be077eb68;  0 drivers
o0x7f1be077eb98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556193540_0 .net "OUTPUTCLK", 0 0, o0x7f1be077eb98;  0 drivers
o0x7f1be077ebc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556134d60_0 .net "OUTPUTENABLE", 0 0, o0x7f1be077ebc8;  0 drivers
o0x7f1be077ebf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556137b80_0 .net "PACKAGEPIN", 0 0, o0x7f1be077ebf8;  0 drivers
v0x55555613a9a0_0 .var "din_0", 0 0;
v0x55555613d7c0_0 .var "din_1", 0 0;
v0x5555561405e0_0 .var "din_q_0", 0 0;
v0x555556143400_0 .var "din_q_1", 0 0;
v0x555556146220_0 .var "dout", 0 0;
v0x555556149040_0 .var "dout_q_0", 0 0;
v0x55555614be60_0 .var "dout_q_1", 0 0;
v0x555556151aa0_0 .var "outclk_delayed_1", 0 0;
v0x5555561548c0_0 .var "outclk_delayed_2", 0 0;
v0x5555561576e0_0 .var "outena_q", 0 0;
E_0x555555fdb910 .event anyedge, v0x5555561548c0_0, v0x555556149040_0, v0x55555614be60_0;
E_0x555555fa65d0 .event anyedge, v0x555556151aa0_0;
E_0x5555560dcbe0 .event anyedge, v0x555556193540_0;
E_0x5555560dfa00 .event anyedge, v0x5555561900c0_0, v0x5555561405e0_0, v0x555556143400_0;
S_0x55555625bcf0 .scope generate, "genblk1" "genblk1" 4 2884, 4 2884 0, S_0x55555629f060;
 .timescale -12 -12;
E_0x5555560e2820 .event posedge, v0x555556193540_0;
E_0x5555560e5640 .event negedge, v0x555556193540_0;
E_0x5555560d1360 .event negedge, v0x55555618d2a0_0;
E_0x555555fa3110 .event posedge, v0x55555618d2a0_0;
S_0x55555628ad80 .scope module, "SB_LEDDA_IP" "SB_LEDDA_IP" 4 2762;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "LEDDCS";
    .port_info 1 /INPUT 1 "LEDDCLK";
    .port_info 2 /INPUT 1 "LEDDDAT7";
    .port_info 3 /INPUT 1 "LEDDDAT6";
    .port_info 4 /INPUT 1 "LEDDDAT5";
    .port_info 5 /INPUT 1 "LEDDDAT4";
    .port_info 6 /INPUT 1 "LEDDDAT3";
    .port_info 7 /INPUT 1 "LEDDDAT2";
    .port_info 8 /INPUT 1 "LEDDDAT1";
    .port_info 9 /INPUT 1 "LEDDDAT0";
    .port_info 10 /INPUT 1 "LEDDADDR3";
    .port_info 11 /INPUT 1 "LEDDADDR2";
    .port_info 12 /INPUT 1 "LEDDADDR1";
    .port_info 13 /INPUT 1 "LEDDADDR0";
    .port_info 14 /INPUT 1 "LEDDDEN";
    .port_info 15 /INPUT 1 "LEDDEXE";
    .port_info 16 /INPUT 1 "LEDDRST";
    .port_info 17 /OUTPUT 1 "PWMOUT0";
    .port_info 18 /OUTPUT 1 "PWMOUT1";
    .port_info 19 /OUTPUT 1 "PWMOUT2";
    .port_info 20 /OUTPUT 1 "LEDDON";
o0x7f1be077efe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555615a500_0 .net "LEDDADDR0", 0 0, o0x7f1be077efe8;  0 drivers
o0x7f1be077f018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555615d320_0 .net "LEDDADDR1", 0 0, o0x7f1be077f018;  0 drivers
o0x7f1be077f048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561607a0_0 .net "LEDDADDR2", 0 0, o0x7f1be077f048;  0 drivers
o0x7f1be077f078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555619a840_0 .net "LEDDADDR3", 0 0, o0x7f1be077f078;  0 drivers
o0x7f1be077f0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555619d660_0 .net "LEDDCLK", 0 0, o0x7f1be077f0a8;  0 drivers
o0x7f1be077f0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561a0480_0 .net "LEDDCS", 0 0, o0x7f1be077f0d8;  0 drivers
o0x7f1be077f108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561a32a0_0 .net "LEDDDAT0", 0 0, o0x7f1be077f108;  0 drivers
o0x7f1be077f138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561a60c0_0 .net "LEDDDAT1", 0 0, o0x7f1be077f138;  0 drivers
o0x7f1be077f168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561a8ee0_0 .net "LEDDDAT2", 0 0, o0x7f1be077f168;  0 drivers
o0x7f1be077f198 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561abd00_0 .net "LEDDDAT3", 0 0, o0x7f1be077f198;  0 drivers
o0x7f1be077f1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561aeb20_0 .net "LEDDDAT4", 0 0, o0x7f1be077f1c8;  0 drivers
o0x7f1be077f1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561b1940_0 .net "LEDDDAT5", 0 0, o0x7f1be077f1f8;  0 drivers
o0x7f1be077f228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561b4760_0 .net "LEDDDAT6", 0 0, o0x7f1be077f228;  0 drivers
o0x7f1be077f258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561b7580_0 .net "LEDDDAT7", 0 0, o0x7f1be077f258;  0 drivers
o0x7f1be077f288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561ba3a0_0 .net "LEDDDEN", 0 0, o0x7f1be077f288;  0 drivers
o0x7f1be077f2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561bd1c0_0 .net "LEDDEXE", 0 0, o0x7f1be077f2b8;  0 drivers
o0x7f1be077f2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561bffe0_0 .net "LEDDON", 0 0, o0x7f1be077f2e8;  0 drivers
o0x7f1be077f318 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561c6280_0 .net "LEDDRST", 0 0, o0x7f1be077f318;  0 drivers
o0x7f1be077f348 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555611a9e0_0 .net "PWMOUT0", 0 0, o0x7f1be077f348;  0 drivers
o0x7f1be077f378 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561305a0_0 .net "PWMOUT1", 0 0, o0x7f1be077f378;  0 drivers
o0x7f1be077f3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561c9d00_0 .net "PWMOUT2", 0 0, o0x7f1be077f3a8;  0 drivers
S_0x5555562da860 .scope module, "SB_LED_DRV_CUR" "SB_LED_DRV_CUR" 4 2641;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "EN";
    .port_info 1 /OUTPUT 1 "LEDPU";
o0x7f1be077f7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555632c070_0 .net "EN", 0 0, o0x7f1be077f7c8;  0 drivers
o0x7f1be077f7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555632f930_0 .net "LEDPU", 0 0, o0x7f1be077f7f8;  0 drivers
S_0x555556279310 .scope module, "SB_LFOSC" "SB_LFOSC" 4 2616;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKLFPU";
    .port_info 1 /INPUT 1 "CLKLFEN";
    .port_info 2 /OUTPUT 1 "CLKLF";
o0x7f1be077f888 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556332750_0 .net "CLKLF", 0 0, o0x7f1be077f888;  0 drivers
o0x7f1be077f8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556335570_0 .net "CLKLFEN", 0 0, o0x7f1be077f8b8;  0 drivers
o0x7f1be077f8e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556338390_0 .net "CLKLFPU", 0 0, o0x7f1be077f8e8;  0 drivers
S_0x55555627c6e0 .scope module, "SB_LUT4" "SB_LUT4" 4 177;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "I2";
    .port_info 4 /INPUT 1 "I3";
P_0x5555561f9040 .param/l "LUT_INIT" 0 4 184, C4<0000000000000000>;
o0x7f1be077f9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555633b1b0_0 .net "I0", 0 0, o0x7f1be077f9a8;  0 drivers
o0x7f1be077f9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555633dfd0_0 .net "I1", 0 0, o0x7f1be077f9d8;  0 drivers
o0x7f1be077fa08 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556340df0_0 .net "I2", 0 0, o0x7f1be077fa08;  0 drivers
o0x7f1be077fa38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556343c10_0 .net "I3", 0 0, o0x7f1be077fa38;  0 drivers
v0x555556344110_0 .net "O", 0 0, L_0x5555564d46a0;  1 drivers
L_0x7f1be06cb3c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556344380_0 .net/2u *"_ivl_0", 7 0, L_0x7f1be06cb3c0;  1 drivers
v0x555556316890_0 .net *"_ivl_13", 1 0, L_0x5555564d41f0;  1 drivers
v0x5555563196b0_0 .net *"_ivl_15", 1 0, L_0x5555564d42e0;  1 drivers
v0x55555631c4d0_0 .net *"_ivl_19", 0 0, L_0x5555564d44c0;  1 drivers
L_0x7f1be06cb408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555631f2f0_0 .net/2u *"_ivl_2", 7 0, L_0x7f1be06cb408;  1 drivers
v0x555556322110_0 .net *"_ivl_21", 0 0, L_0x5555564d4600;  1 drivers
v0x555556324f30_0 .net *"_ivl_7", 3 0, L_0x5555564d3ec0;  1 drivers
v0x555556327d50_0 .net *"_ivl_9", 3 0, L_0x5555564d3fb0;  1 drivers
v0x55555632ab70_0 .net "s1", 1 0, L_0x5555564d4380;  1 drivers
v0x55555632b070_0 .net "s2", 3 0, L_0x5555564d4050;  1 drivers
v0x55555632b2e0_0 .net "s3", 7 0, L_0x5555564d3d20;  1 drivers
L_0x5555564d3d20 .functor MUXZ 8, L_0x7f1be06cb408, L_0x7f1be06cb3c0, o0x7f1be077fa38, C4<>;
L_0x5555564d3ec0 .part L_0x5555564d3d20, 4, 4;
L_0x5555564d3fb0 .part L_0x5555564d3d20, 0, 4;
L_0x5555564d4050 .functor MUXZ 4, L_0x5555564d3fb0, L_0x5555564d3ec0, o0x7f1be077fa08, C4<>;
L_0x5555564d41f0 .part L_0x5555564d4050, 2, 2;
L_0x5555564d42e0 .part L_0x5555564d4050, 0, 2;
L_0x5555564d4380 .functor MUXZ 2, L_0x5555564d42e0, L_0x5555564d41f0, o0x7f1be077f9d8, C4<>;
L_0x5555564d44c0 .part L_0x5555564d4380, 1, 1;
L_0x5555564d4600 .part L_0x5555564d4380, 0, 1;
L_0x5555564d46a0 .functor MUXZ 1, L_0x5555564d4600, L_0x5555564d44c0, o0x7f1be077f9a8, C4<>;
S_0x55555627f500 .scope module, "SB_MAC16" "SB_MAC16" 4 2928;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 16 "C";
    .port_info 3 /INPUT 16 "A";
    .port_info 4 /INPUT 16 "B";
    .port_info 5 /INPUT 16 "D";
    .port_info 6 /INPUT 1 "AHOLD";
    .port_info 7 /INPUT 1 "BHOLD";
    .port_info 8 /INPUT 1 "CHOLD";
    .port_info 9 /INPUT 1 "DHOLD";
    .port_info 10 /INPUT 1 "IRSTTOP";
    .port_info 11 /INPUT 1 "IRSTBOT";
    .port_info 12 /INPUT 1 "ORSTTOP";
    .port_info 13 /INPUT 1 "ORSTBOT";
    .port_info 14 /INPUT 1 "OLOADTOP";
    .port_info 15 /INPUT 1 "OLOADBOT";
    .port_info 16 /INPUT 1 "ADDSUBTOP";
    .port_info 17 /INPUT 1 "ADDSUBBOT";
    .port_info 18 /INPUT 1 "OHOLDTOP";
    .port_info 19 /INPUT 1 "OHOLDBOT";
    .port_info 20 /INPUT 1 "CI";
    .port_info 21 /INPUT 1 "ACCUMCI";
    .port_info 22 /INPUT 1 "SIGNEXTIN";
    .port_info 23 /OUTPUT 32 "O";
    .port_info 24 /OUTPUT 1 "CO";
    .port_info 25 /OUTPUT 1 "ACCUMCO";
    .port_info 26 /OUTPUT 1 "SIGNEXTOUT";
P_0x5555563ad4d0 .param/l "A_REG" 0 4 2943, C4<0>;
P_0x5555563ad510 .param/l "A_SIGNED" 0 4 2959, C4<0>;
P_0x5555563ad550 .param/l "BOTADDSUB_CARRYSELECT" 0 4 2957, C4<00>;
P_0x5555563ad590 .param/l "BOTADDSUB_LOWERINPUT" 0 4 2955, C4<00>;
P_0x5555563ad5d0 .param/l "BOTADDSUB_UPPERINPUT" 0 4 2956, C4<0>;
P_0x5555563ad610 .param/l "BOTOUTPUT_SELECT" 0 4 2954, C4<00>;
P_0x5555563ad650 .param/l "BOT_8x8_MULT_REG" 0 4 2947, C4<0>;
P_0x5555563ad690 .param/l "B_REG" 0 4 2944, C4<0>;
P_0x5555563ad6d0 .param/l "B_SIGNED" 0 4 2960, C4<0>;
P_0x5555563ad710 .param/l "C_REG" 0 4 2942, C4<0>;
P_0x5555563ad750 .param/l "D_REG" 0 4 2945, C4<0>;
P_0x5555563ad790 .param/l "MODE_8x8" 0 4 2958, C4<0>;
P_0x5555563ad7d0 .param/l "NEG_TRIGGER" 0 4 2941, C4<0>;
P_0x5555563ad810 .param/l "PIPELINE_16x16_MULT_REG1" 0 4 2948, C4<0>;
P_0x5555563ad850 .param/l "PIPELINE_16x16_MULT_REG2" 0 4 2949, C4<0>;
P_0x5555563ad890 .param/l "TOPADDSUB_CARRYSELECT" 0 4 2953, C4<00>;
P_0x5555563ad8d0 .param/l "TOPADDSUB_LOWERINPUT" 0 4 2951, C4<00>;
P_0x5555563ad910 .param/l "TOPADDSUB_UPPERINPUT" 0 4 2952, C4<0>;
P_0x5555563ad950 .param/l "TOPOUTPUT_SELECT" 0 4 2950, C4<00>;
P_0x5555563ad990 .param/l "TOP_8x8_MULT_REG" 0 4 2946, C4<0>;
o0x7f1be0780098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f1be06cb450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555564d4820 .functor XOR 1, o0x7f1be0780098, L_0x7f1be06cb450, C4<0>, C4<0>;
o0x7f1be077ffd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x5555564d4910 .functor BUFZ 16, o0x7f1be077ffd8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f1be077fd98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x5555564d49b0 .functor BUFZ 16, o0x7f1be077fd98, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f1be077ff18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x5555564d4a80 .functor BUFZ 16, o0x7f1be077ff18, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f1be07800f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x5555564d4b80 .functor BUFZ 16, o0x7f1be07800f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564d59f0 .functor BUFZ 16, L_0x5555564d5580, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564d5f80 .functor BUFZ 16, L_0x5555564d5900, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564d6040 .functor BUFZ 16, L_0x5555564d5d10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564d6150 .functor BUFZ 16, L_0x5555564d5e00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564d6b50 .functor BUFZ 32, L_0x5555564d7820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555564d79b0 .functor BUFZ 16, v0x555556379b30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564d7a20 .functor BUFZ 16, L_0x5555564d49b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564d87a0 .functor XOR 17, L_0x5555564d7f60, L_0x5555564d7df0, C4<00000000000000000>, C4<00000000000000000>;
o0x7f1be077fe58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555564d8950 .functor XOR 1, L_0x5555564d7b00, o0x7f1be077fe58, C4<0>, C4<0>;
L_0x5555564d7a90 .functor XOR 16, L_0x5555564d7cb0, L_0x5555564d8d60, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564d9140 .functor BUFZ 16, L_0x5555564d8b00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564d8e00 .functor BUFZ 16, v0x555556305720_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564d9400 .functor BUFZ 16, L_0x5555564d4a80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564da0a0 .functor XOR 17, L_0x5555564d9920, L_0x5555564d9e20, C4<00000000000000000>, C4<00000000000000000>;
L_0x5555564da260 .functor XOR 16, L_0x5555564d9570, L_0x5555564da600, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555564da1b0 .functor BUFZ 16, L_0x5555564dab00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555556345110_0 .net "A", 15 0, o0x7f1be077fd98;  0 drivers
o0x7f1be077fdc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563489d0_0 .net "ACCUMCI", 0 0, o0x7f1be077fdc8;  0 drivers
v0x55555634b7f0_0 .net "ACCUMCO", 0 0, L_0x5555564d7b00;  1 drivers
o0x7f1be077fe28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555634e610_0 .net "ADDSUBBOT", 0 0, o0x7f1be077fe28;  0 drivers
v0x555556351430_0 .net "ADDSUBTOP", 0 0, o0x7f1be077fe58;  0 drivers
o0x7f1be077fe88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556354250_0 .net "AHOLD", 0 0, o0x7f1be077fe88;  0 drivers
v0x555556357070_0 .net "Ah", 15 0, L_0x5555564d4da0;  1 drivers
v0x555556359e90_0 .net "Al", 15 0, L_0x5555564d4f80;  1 drivers
v0x55555635ccb0_0 .net "B", 15 0, o0x7f1be077ff18;  0 drivers
o0x7f1be077ff48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555635d1b0_0 .net "BHOLD", 0 0, o0x7f1be077ff48;  0 drivers
v0x55555635d420_0 .net "Bh", 15 0, L_0x5555564d5210;  1 drivers
v0x55555635e150_0 .net "Bl", 15 0, L_0x5555564d53f0;  1 drivers
v0x555556361a10_0 .net "C", 15 0, o0x7f1be077ffd8;  0 drivers
o0x7f1be0780008 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556364830_0 .net "CE", 0 0, o0x7f1be0780008;  0 drivers
o0x7f1be0780038 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556367650_0 .net "CHOLD", 0 0, o0x7f1be0780038;  0 drivers
o0x7f1be0780068 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555636a470_0 .net "CI", 0 0, o0x7f1be0780068;  0 drivers
v0x55555636d290_0 .net "CLK", 0 0, o0x7f1be0780098;  0 drivers
v0x555556372ed0_0 .net "CO", 0 0, L_0x5555564d8950;  1 drivers
v0x555556375cf0_0 .net "D", 15 0, o0x7f1be07800f8;  0 drivers
o0x7f1be0780128 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563761f0_0 .net "DHOLD", 0 0, o0x7f1be0780128;  0 drivers
L_0x7f1be06cb9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556376460_0 .net "HCI", 0 0, L_0x7f1be06cb9a8;  1 drivers
o0x7f1be0780188 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556237090_0 .net "IRSTBOT", 0 0, o0x7f1be0780188;  0 drivers
o0x7f1be07801b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556239eb0_0 .net "IRSTTOP", 0 0, o0x7f1be07801b8;  0 drivers
L_0x7f1be06cbac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555623ccd0_0 .net "LCI", 0 0, L_0x7f1be06cbac8;  1 drivers
v0x55555623faf0_0 .net "LCO", 0 0, L_0x5555564d9470;  1 drivers
v0x555556242910_0 .net "O", 31 0, L_0x5555564dafc0;  1 drivers
o0x7f1be0780278 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556245730_0 .net "OHOLDBOT", 0 0, o0x7f1be0780278;  0 drivers
o0x7f1be07802a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556248550_0 .net "OHOLDTOP", 0 0, o0x7f1be07802a8;  0 drivers
o0x7f1be07802d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555624b370_0 .net "OLOADBOT", 0 0, o0x7f1be07802d8;  0 drivers
o0x7f1be0780308 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556234380_0 .net "OLOADTOP", 0 0, o0x7f1be0780308;  0 drivers
o0x7f1be0780338 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555624b870_0 .net "ORSTBOT", 0 0, o0x7f1be0780338;  0 drivers
o0x7f1be0780368 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555624bae0_0 .net "ORSTTOP", 0 0, o0x7f1be0780368;  0 drivers
v0x555556262ea0_0 .net "Oh", 15 0, L_0x5555564d9140;  1 drivers
v0x555556266790_0 .net "Ol", 15 0, L_0x5555564da1b0;  1 drivers
o0x7f1be07803f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562695b0_0 .net "SIGNEXTIN", 0 0, o0x7f1be07803f8;  0 drivers
v0x55555626c3d0_0 .net "SIGNEXTOUT", 0 0, L_0x5555564d9200;  1 drivers
v0x55555626f1f0_0 .net "XW", 15 0, L_0x5555564d7cb0;  1 drivers
v0x555556272010_0 .net "YZ", 15 0, L_0x5555564d9570;  1 drivers
v0x555556274e30_0 .net/2u *"_ivl_0", 0 0, L_0x7f1be06cb450;  1 drivers
v0x555556277c50_0 .net *"_ivl_100", 31 0, L_0x5555564d72c0;  1 drivers
L_0x7f1be06cb840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556278440_0 .net *"_ivl_103", 15 0, L_0x7f1be06cb840;  1 drivers
v0x555556250bd0_0 .net *"_ivl_104", 31 0, L_0x5555564d75e0;  1 drivers
v0x5555562539f0_0 .net *"_ivl_106", 15 0, L_0x5555564d74f0;  1 drivers
L_0x7f1be06cb888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556256810_0 .net *"_ivl_108", 15 0, L_0x7f1be06cb888;  1 drivers
L_0x7f1be06cb498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556259630_0 .net/2u *"_ivl_12", 7 0, L_0x7f1be06cb498;  1 drivers
v0x55555625c450_0 .net *"_ivl_121", 16 0, L_0x5555564d7d50;  1 drivers
L_0x7f1be06cb8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555625f270_0 .net *"_ivl_124", 0 0, L_0x7f1be06cb8d0;  1 drivers
v0x555556262090_0 .net *"_ivl_125", 16 0, L_0x5555564d7f60;  1 drivers
L_0x7f1be06cb918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556262880_0 .net *"_ivl_128", 0 0, L_0x7f1be06cb918;  1 drivers
v0x5555562afbe0_0 .net *"_ivl_129", 15 0, L_0x5555564d82b0;  1 drivers
v0x5555562b2a00_0 .net *"_ivl_131", 16 0, L_0x5555564d7df0;  1 drivers
L_0x7f1be06cb960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555562b5820_0 .net *"_ivl_134", 0 0, L_0x7f1be06cb960;  1 drivers
v0x5555562b8640_0 .net *"_ivl_135", 16 0, L_0x5555564d87a0;  1 drivers
v0x5555562bb460_0 .net *"_ivl_137", 16 0, L_0x5555564d88b0;  1 drivers
L_0x7f1be06cc3c8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555562be280_0 .net *"_ivl_139", 16 0, L_0x7f1be06cc3c8;  1 drivers
v0x5555562c10a0_0 .net *"_ivl_143", 16 0, L_0x5555564d8ba0;  1 drivers
v0x5555562c3ec0_0 .net *"_ivl_147", 15 0, L_0x5555564d8d60;  1 drivers
v0x5555562c6ce0_0 .net *"_ivl_149", 15 0, L_0x5555564d7a90;  1 drivers
v0x5555562c9b00_0 .net *"_ivl_15", 7 0, L_0x5555564d4c80;  1 drivers
v0x5555562cc920_0 .net *"_ivl_168", 16 0, L_0x5555564d97b0;  1 drivers
L_0x7f1be06cb9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555562cf740_0 .net *"_ivl_171", 0 0, L_0x7f1be06cb9f0;  1 drivers
v0x5555562d2560_0 .net *"_ivl_172", 16 0, L_0x5555564d9920;  1 drivers
L_0x7f1be06cba38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555562d5380_0 .net *"_ivl_175", 0 0, L_0x7f1be06cba38;  1 drivers
v0x5555562d81a0_0 .net *"_ivl_176", 15 0, L_0x5555564d9be0;  1 drivers
v0x5555562db620_0 .net *"_ivl_178", 16 0, L_0x5555564d9e20;  1 drivers
L_0x7f1be06cb4e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555627ce40_0 .net/2u *"_ivl_18", 7 0, L_0x7f1be06cb4e0;  1 drivers
L_0x7f1be06cba80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555627fc60_0 .net *"_ivl_181", 0 0, L_0x7f1be06cba80;  1 drivers
v0x555556282a80_0 .net *"_ivl_182", 16 0, L_0x5555564da0a0;  1 drivers
v0x5555562858a0_0 .net *"_ivl_184", 16 0, L_0x5555564d8e70;  1 drivers
L_0x7f1be06cc410 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555562886c0_0 .net *"_ivl_186", 16 0, L_0x7f1be06cc410;  1 drivers
v0x55555628b4e0_0 .net *"_ivl_190", 16 0, L_0x5555564da370;  1 drivers
v0x55555628e300_0 .net *"_ivl_192", 15 0, L_0x5555564da600;  1 drivers
v0x555556291120_0 .net *"_ivl_194", 15 0, L_0x5555564da260;  1 drivers
v0x555556293f40_0 .net *"_ivl_21", 7 0, L_0x5555564d4ee0;  1 drivers
L_0x7f1be06cb528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556296d60_0 .net/2u *"_ivl_24", 7 0, L_0x7f1be06cb528;  1 drivers
v0x555556299b80_0 .net *"_ivl_27", 7 0, L_0x5555564d5120;  1 drivers
L_0x7f1be06cb570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555629c9a0_0 .net/2u *"_ivl_30", 7 0, L_0x7f1be06cb570;  1 drivers
v0x55555629f7c0_0 .net *"_ivl_33", 7 0, L_0x5555564d5350;  1 drivers
L_0x7f1be06cb5b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555562a25e0_0 .net/2u *"_ivl_38", 7 0, L_0x7f1be06cb5b8;  1 drivers
v0x5555562a5400_0 .net *"_ivl_41", 7 0, L_0x5555564d56c0;  1 drivers
v0x5555562a8880_0 .net *"_ivl_42", 15 0, L_0x5555564d5810;  1 drivers
L_0x7f1be06cb600 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555562e2920_0 .net/2u *"_ivl_46", 7 0, L_0x7f1be06cb600;  1 drivers
v0x5555562e5740_0 .net *"_ivl_49", 7 0, L_0x5555564d5a60;  1 drivers
v0x5555562e8560_0 .net *"_ivl_50", 15 0, L_0x5555564d5b50;  1 drivers
L_0x7f1be06cb648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555562eb380_0 .net/2u *"_ivl_64", 7 0, L_0x7f1be06cb648;  1 drivers
L_0x7f1be06cb690 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555562ee1a0_0 .net/2u *"_ivl_68", 7 0, L_0x7f1be06cb690;  1 drivers
v0x5555562f0fc0_0 .net *"_ivl_72", 31 0, L_0x5555564d6530;  1 drivers
L_0x7f1be06cb6d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555562f3de0_0 .net *"_ivl_75", 15 0, L_0x7f1be06cb6d8;  1 drivers
v0x5555562f6c00_0 .net *"_ivl_76", 31 0, L_0x5555564d6670;  1 drivers
L_0x7f1be06cb720 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555562f9a20_0 .net *"_ivl_79", 7 0, L_0x7f1be06cb720;  1 drivers
v0x5555562fc840_0 .net *"_ivl_80", 31 0, L_0x5555564d68b0;  1 drivers
v0x5555562ff660_0 .net *"_ivl_82", 23 0, L_0x5555564d6490;  1 drivers
L_0x7f1be06cb768 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556302480_0 .net *"_ivl_84", 7 0, L_0x7f1be06cb768;  1 drivers
v0x5555563052a0_0 .net *"_ivl_86", 31 0, L_0x5555564d6ab0;  1 drivers
v0x5555563080c0_0 .net *"_ivl_88", 31 0, L_0x5555564d6c60;  1 drivers
L_0x7f1be06cb7b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555630aee0_0 .net *"_ivl_91", 7 0, L_0x7f1be06cb7b0;  1 drivers
v0x55555630e360_0 .net *"_ivl_92", 31 0, L_0x5555564d6f60;  1 drivers
v0x555556262ac0_0 .net *"_ivl_94", 23 0, L_0x5555564d6e70;  1 drivers
L_0x7f1be06cb7f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555556278680_0 .net *"_ivl_96", 7 0, L_0x7f1be06cb7f8;  1 drivers
v0x555556311de0_0 .net *"_ivl_98", 31 0, L_0x5555564d7180;  1 drivers
v0x55555637a520_0 .net "clock", 0 0, L_0x5555564d4820;  1 drivers
v0x555555fa33c0_0 .net "iA", 15 0, L_0x5555564d49b0;  1 drivers
v0x555556232a60_0 .net "iB", 15 0, L_0x5555564d4a80;  1 drivers
v0x555556232d70_0 .net "iC", 15 0, L_0x5555564d4910;  1 drivers
v0x555556233820_0 .net "iD", 15 0, L_0x5555564d4b80;  1 drivers
v0x55555637aaa0_0 .net "iF", 15 0, L_0x5555564d59f0;  1 drivers
v0x555556381190_0 .net "iG", 15 0, L_0x5555564d6150;  1 drivers
v0x5555563814f0_0 .net "iH", 31 0, L_0x5555564d6b50;  1 drivers
v0x555556391900_0 .net "iJ", 15 0, L_0x5555564d5f80;  1 drivers
v0x555556392c90_0 .net "iJ_e", 23 0, L_0x5555564d6350;  1 drivers
v0x555556398700_0 .net "iK", 15 0, L_0x5555564d6040;  1 drivers
v0x555556398e20_0 .net "iK_e", 23 0, L_0x5555564d6210;  1 drivers
v0x555556399300_0 .net "iL", 31 0, L_0x5555564d7820;  1 drivers
v0x5555563997e0_0 .net "iP", 15 0, L_0x5555564d8b00;  1 drivers
v0x555556399c60_0 .net "iQ", 15 0, v0x555556379b30_0;  1 drivers
v0x55555639a1c0_0 .net "iR", 15 0, L_0x5555564dab00;  1 drivers
v0x55555639a6b0_0 .net "iS", 15 0, v0x555556305720_0;  1 drivers
v0x55555639aba0_0 .net "iW", 15 0, L_0x5555564d79b0;  1 drivers
v0x55555639b460_0 .net "iX", 15 0, L_0x5555564d7a20;  1 drivers
v0x55555639b9b0_0 .net "iY", 15 0, L_0x5555564d8e00;  1 drivers
v0x55555639bea0_0 .net "iZ", 15 0, L_0x5555564d9400;  1 drivers
v0x555556397a00_0 .net "p_Ah_Bh", 15 0, L_0x5555564d5580;  1 drivers
v0x55555639db60_0 .net "p_Ah_Bl", 15 0, L_0x5555564d5d10;  1 drivers
v0x5555563a81c0_0 .net "p_Al_Bh", 15 0, L_0x5555564d5900;  1 drivers
v0x5555563aae90_0 .net "p_Al_Bl", 15 0, L_0x5555564d5e00;  1 drivers
v0x555555e16500_0 .var "rA", 15 0;
v0x555555e10770_0 .var "rB", 15 0;
v0x55555638b920_0 .var "rC", 15 0;
v0x555555e89e80_0 .var "rD", 15 0;
v0x555555edbd30_0 .var "rF", 15 0;
v0x555556222390_0 .var "rG", 15 0;
v0x5555563700b0_0 .var "rH", 31 0;
v0x555555fa2140_0 .var "rJ", 15 0;
v0x55555637a040_0 .var "rK", 15 0;
v0x555556379b30_0 .var "rQ", 15 0;
v0x555556305720_0 .var "rS", 15 0;
E_0x555555fa2730 .event posedge, v0x55555624b870_0, v0x55555637a520_0;
E_0x5555560b5290 .event posedge, v0x55555624bae0_0, v0x55555637a520_0;
E_0x55555608ec40 .event posedge, v0x555556237090_0, v0x55555637a520_0;
E_0x555556091a60 .event posedge, v0x555556239eb0_0, v0x55555637a520_0;
L_0x5555564d4c80 .part L_0x5555564d49b0, 8, 8;
L_0x5555564d4da0 .concat [ 8 8 0 0], L_0x5555564d4c80, L_0x7f1be06cb498;
L_0x5555564d4ee0 .part L_0x5555564d49b0, 0, 8;
L_0x5555564d4f80 .concat [ 8 8 0 0], L_0x5555564d4ee0, L_0x7f1be06cb4e0;
L_0x5555564d5120 .part L_0x5555564d4a80, 8, 8;
L_0x5555564d5210 .concat [ 8 8 0 0], L_0x5555564d5120, L_0x7f1be06cb528;
L_0x5555564d5350 .part L_0x5555564d4a80, 0, 8;
L_0x5555564d53f0 .concat [ 8 8 0 0], L_0x5555564d5350, L_0x7f1be06cb570;
L_0x5555564d5580 .arith/mult 16, L_0x5555564d4da0, L_0x5555564d5210;
L_0x5555564d56c0 .part L_0x5555564d4f80, 0, 8;
L_0x5555564d5810 .concat [ 8 8 0 0], L_0x5555564d56c0, L_0x7f1be06cb5b8;
L_0x5555564d5900 .arith/mult 16, L_0x5555564d5810, L_0x5555564d5210;
L_0x5555564d5a60 .part L_0x5555564d53f0, 0, 8;
L_0x5555564d5b50 .concat [ 8 8 0 0], L_0x5555564d5a60, L_0x7f1be06cb600;
L_0x5555564d5d10 .arith/mult 16, L_0x5555564d4da0, L_0x5555564d5b50;
L_0x5555564d5e00 .arith/mult 16, L_0x5555564d4f80, L_0x5555564d53f0;
L_0x5555564d6210 .concat [ 16 8 0 0], L_0x5555564d6040, L_0x7f1be06cb648;
L_0x5555564d6350 .concat [ 16 8 0 0], L_0x5555564d5f80, L_0x7f1be06cb690;
L_0x5555564d6530 .concat [ 16 16 0 0], L_0x5555564d6150, L_0x7f1be06cb6d8;
L_0x5555564d6670 .concat [ 24 8 0 0], L_0x5555564d6210, L_0x7f1be06cb720;
L_0x5555564d6490 .part L_0x5555564d6670, 0, 24;
L_0x5555564d68b0 .concat [ 8 24 0 0], L_0x7f1be06cb768, L_0x5555564d6490;
L_0x5555564d6ab0 .arith/sum 32, L_0x5555564d6530, L_0x5555564d68b0;
L_0x5555564d6c60 .concat [ 24 8 0 0], L_0x5555564d6350, L_0x7f1be06cb7b0;
L_0x5555564d6e70 .part L_0x5555564d6c60, 0, 24;
L_0x5555564d6f60 .concat [ 8 24 0 0], L_0x7f1be06cb7f8, L_0x5555564d6e70;
L_0x5555564d7180 .arith/sum 32, L_0x5555564d6ab0, L_0x5555564d6f60;
L_0x5555564d72c0 .concat [ 16 16 0 0], L_0x5555564d59f0, L_0x7f1be06cb840;
L_0x5555564d74f0 .part L_0x5555564d72c0, 0, 16;
L_0x5555564d75e0 .concat [ 16 16 0 0], L_0x7f1be06cb888, L_0x5555564d74f0;
L_0x5555564d7820 .arith/sum 32, L_0x5555564d7180, L_0x5555564d75e0;
L_0x5555564d7b00 .part L_0x5555564d8ba0, 16, 1;
L_0x5555564d7cb0 .part L_0x5555564d8ba0, 0, 16;
L_0x5555564d7d50 .concat [ 16 1 0 0], L_0x5555564d7a20, L_0x7f1be06cb8d0;
L_0x5555564d7f60 .concat [ 16 1 0 0], L_0x5555564d79b0, L_0x7f1be06cb918;
LS_0x5555564d82b0_0_0 .concat [ 1 1 1 1], o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58;
LS_0x5555564d82b0_0_4 .concat [ 1 1 1 1], o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58;
LS_0x5555564d82b0_0_8 .concat [ 1 1 1 1], o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58;
LS_0x5555564d82b0_0_12 .concat [ 1 1 1 1], o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58;
L_0x5555564d82b0 .concat [ 4 4 4 4], LS_0x5555564d82b0_0_0, LS_0x5555564d82b0_0_4, LS_0x5555564d82b0_0_8, LS_0x5555564d82b0_0_12;
L_0x5555564d7df0 .concat [ 16 1 0 0], L_0x5555564d82b0, L_0x7f1be06cb960;
L_0x5555564d88b0 .arith/sum 17, L_0x5555564d7d50, L_0x5555564d87a0;
L_0x5555564d8ba0 .arith/sum 17, L_0x5555564d88b0, L_0x7f1be06cc3c8;
LS_0x5555564d8d60_0_0 .concat [ 1 1 1 1], o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58;
LS_0x5555564d8d60_0_4 .concat [ 1 1 1 1], o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58;
LS_0x5555564d8d60_0_8 .concat [ 1 1 1 1], o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58;
LS_0x5555564d8d60_0_12 .concat [ 1 1 1 1], o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58, o0x7f1be077fe58;
L_0x5555564d8d60 .concat [ 4 4 4 4], LS_0x5555564d8d60_0_0, LS_0x5555564d8d60_0_4, LS_0x5555564d8d60_0_8, LS_0x5555564d8d60_0_12;
L_0x5555564d8b00 .functor MUXZ 16, L_0x5555564d7a90, L_0x5555564d4910, o0x7f1be0780308, C4<>;
L_0x5555564d9200 .part L_0x5555564d7a20, 15, 1;
L_0x5555564d9470 .part L_0x5555564da370, 16, 1;
L_0x5555564d9570 .part L_0x5555564da370, 0, 16;
L_0x5555564d97b0 .concat [ 16 1 0 0], L_0x5555564d9400, L_0x7f1be06cb9f0;
L_0x5555564d9920 .concat [ 16 1 0 0], L_0x5555564d8e00, L_0x7f1be06cba38;
LS_0x5555564d9be0_0_0 .concat [ 1 1 1 1], o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28;
LS_0x5555564d9be0_0_4 .concat [ 1 1 1 1], o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28;
LS_0x5555564d9be0_0_8 .concat [ 1 1 1 1], o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28;
LS_0x5555564d9be0_0_12 .concat [ 1 1 1 1], o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28;
L_0x5555564d9be0 .concat [ 4 4 4 4], LS_0x5555564d9be0_0_0, LS_0x5555564d9be0_0_4, LS_0x5555564d9be0_0_8, LS_0x5555564d9be0_0_12;
L_0x5555564d9e20 .concat [ 16 1 0 0], L_0x5555564d9be0, L_0x7f1be06cba80;
L_0x5555564d8e70 .arith/sum 17, L_0x5555564d97b0, L_0x5555564da0a0;
L_0x5555564da370 .arith/sum 17, L_0x5555564d8e70, L_0x7f1be06cc410;
LS_0x5555564da600_0_0 .concat [ 1 1 1 1], o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28;
LS_0x5555564da600_0_4 .concat [ 1 1 1 1], o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28;
LS_0x5555564da600_0_8 .concat [ 1 1 1 1], o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28;
LS_0x5555564da600_0_12 .concat [ 1 1 1 1], o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28, o0x7f1be077fe28;
L_0x5555564da600 .concat [ 4 4 4 4], LS_0x5555564da600_0_0, LS_0x5555564da600_0_4, LS_0x5555564da600_0_8, LS_0x5555564da600_0_12;
L_0x5555564dab00 .functor MUXZ 16, L_0x5555564da260, L_0x5555564d4b80, o0x7f1be07802d8, C4<>;
L_0x5555564dafc0 .concat [ 16 16 0 0], L_0x5555564da1b0, L_0x5555564d9140;
S_0x555556282320 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 4 2453;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x555555fa1740 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2470, "FIXED";
P_0x555555fa1780 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2471, "FIXED";
P_0x555555fa17c0 .param/l "DIVF" 0 4 2478, C4<0000000>;
P_0x555555fa1800 .param/l "DIVQ" 0 4 2479, C4<000>;
P_0x555555fa1840 .param/l "DIVR" 0 4 2477, C4<0000>;
P_0x555555fa1880 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2481, C4<0>;
P_0x555555fa18c0 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2482, C4<0>;
P_0x555555fa1900 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2484, +C4<00000000000000000000000000000001>;
P_0x555555fa1940 .param/l "FDA_FEEDBACK" 0 4 2473, C4<0000>;
P_0x555555fa1980 .param/l "FDA_RELATIVE" 0 4 2474, C4<0000>;
P_0x555555fa19c0 .param/str "FEEDBACK_PATH" 0 4 2469, "SIMPLE";
P_0x555555fa1a00 .param/l "FILTER_RANGE" 0 4 2480, C4<000>;
P_0x555555fa1a40 .param/str "PLLOUT_SELECT_PORTA" 0 4 2475, "GENCLK";
P_0x555555fa1a80 .param/str "PLLOUT_SELECT_PORTB" 0 4 2476, "GENCLK";
P_0x555555fa1ac0 .param/l "SHIFTREG_DIV_MODE" 0 4 2472, C4<0>;
P_0x555555fa1b00 .param/l "TEST_MODE" 0 4 2483, C4<0>;
o0x7f1be0781c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556302900_0 .net "BYPASS", 0 0, o0x7f1be0781c28;  0 drivers
o0x7f1be0781c58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555562ffae0_0 .net "DYNAMICDELAY", 7 0, o0x7f1be0781c58;  0 drivers
o0x7f1be0781c88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562f9ea0_0 .net "EXTFEEDBACK", 0 0, o0x7f1be0781c88;  0 drivers
o0x7f1be0781cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562f9f40_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1be0781cb8;  0 drivers
o0x7f1be0781ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562f7080_0 .net "LOCK", 0 0, o0x7f1be0781ce8;  0 drivers
o0x7f1be0781d18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562f7120_0 .net "PLLOUTCOREA", 0 0, o0x7f1be0781d18;  0 drivers
o0x7f1be0781d48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562ee620_0 .net "PLLOUTCOREB", 0 0, o0x7f1be0781d48;  0 drivers
o0x7f1be0781d78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562ee6c0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f1be0781d78;  0 drivers
o0x7f1be0781da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562eb800_0 .net "PLLOUTGLOBALB", 0 0, o0x7f1be0781da8;  0 drivers
o0x7f1be0781dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562eb8a0_0 .net "REFERENCECLK", 0 0, o0x7f1be0781dd8;  0 drivers
o0x7f1be0781e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562e89e0_0 .net "RESETB", 0 0, o0x7f1be0781e08;  0 drivers
o0x7f1be0781e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562e8a80_0 .net "SCLK", 0 0, o0x7f1be0781e38;  0 drivers
o0x7f1be0781e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562e5bc0_0 .net "SDI", 0 0, o0x7f1be0781e68;  0 drivers
o0x7f1be0781e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562e5c60_0 .net "SDO", 0 0, o0x7f1be0781e98;  0 drivers
S_0x555556285140 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 4 2488;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x5555559af5d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2505, "FIXED";
P_0x5555559af610 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2506, "FIXED";
P_0x5555559af650 .param/l "DIVF" 0 4 2513, C4<0000000>;
P_0x5555559af690 .param/l "DIVQ" 0 4 2514, C4<000>;
P_0x5555559af6d0 .param/l "DIVR" 0 4 2512, C4<0000>;
P_0x5555559af710 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2516, C4<0>;
P_0x5555559af750 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2517, C4<0>;
P_0x5555559af790 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2519, +C4<00000000000000000000000000000001>;
P_0x5555559af7d0 .param/l "FDA_FEEDBACK" 0 4 2508, C4<0000>;
P_0x5555559af810 .param/l "FDA_RELATIVE" 0 4 2509, C4<0000>;
P_0x5555559af850 .param/str "FEEDBACK_PATH" 0 4 2504, "SIMPLE";
P_0x5555559af890 .param/l "FILTER_RANGE" 0 4 2515, C4<000>;
P_0x5555559af8d0 .param/str "PLLOUT_SELECT_PORTA" 0 4 2510, "GENCLK";
P_0x5555559af910 .param/str "PLLOUT_SELECT_PORTB" 0 4 2511, "GENCLK";
P_0x5555559af950 .param/l "SHIFTREG_DIV_MODE" 0 4 2507, C4<00>;
P_0x5555559af990 .param/l "TEST_MODE" 0 4 2518, C4<0>;
o0x7f1be0782168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562e2da0_0 .net "BYPASS", 0 0, o0x7f1be0782168;  0 drivers
o0x7f1be0782198 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55555630b360_0 .net "DYNAMICDELAY", 7 0, o0x7f1be0782198;  0 drivers
o0x7f1be07821c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556308540_0 .net "EXTFEEDBACK", 0 0, o0x7f1be07821c8;  0 drivers
o0x7f1be07821f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555563085e0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1be07821f8;  0 drivers
o0x7f1be0782228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555629fc40_0 .net "LOCK", 0 0, o0x7f1be0782228;  0 drivers
o0x7f1be0782258 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555629fce0_0 .net "PACKAGEPIN", 0 0, o0x7f1be0782258;  0 drivers
o0x7f1be0782288 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555629ce20_0 .net "PLLOUTCOREA", 0 0, o0x7f1be0782288;  0 drivers
o0x7f1be07822b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555629cec0_0 .net "PLLOUTCOREB", 0 0, o0x7f1be07822b8;  0 drivers
o0x7f1be07822e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555629a000_0 .net "PLLOUTGLOBALA", 0 0, o0x7f1be07822e8;  0 drivers
o0x7f1be0782318 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555629a0a0_0 .net "PLLOUTGLOBALB", 0 0, o0x7f1be0782318;  0 drivers
o0x7f1be0782348 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562943c0_0 .net "RESETB", 0 0, o0x7f1be0782348;  0 drivers
o0x7f1be0782378 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556294460_0 .net "SCLK", 0 0, o0x7f1be0782378;  0 drivers
o0x7f1be07823a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562915a0_0 .net "SDI", 0 0, o0x7f1be07823a8;  0 drivers
o0x7f1be07823d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556291640_0 .net "SDO", 0 0, o0x7f1be07823d8;  0 drivers
S_0x555556287f60 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 4 2419;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA";
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB";
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB";
    .port_info 5 /INPUT 1 "EXTFEEDBACK";
    .port_info 6 /INPUT 8 "DYNAMICDELAY";
    .port_info 7 /OUTPUT 1 "LOCK";
    .port_info 8 /INPUT 1 "BYPASS";
    .port_info 9 /INPUT 1 "RESETB";
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 11 /OUTPUT 1 "SDO";
    .port_info 12 /INPUT 1 "SDI";
    .port_info 13 /INPUT 1 "SCLK";
P_0x555555a18630 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2436, "FIXED";
P_0x555555a18670 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2437, "FIXED";
P_0x555555a186b0 .param/l "DIVF" 0 4 2443, C4<0000000>;
P_0x555555a186f0 .param/l "DIVQ" 0 4 2444, C4<000>;
P_0x555555a18730 .param/l "DIVR" 0 4 2442, C4<0000>;
P_0x555555a18770 .param/l "ENABLE_ICEGATE_PORTA" 0 4 2446, C4<0>;
P_0x555555a187b0 .param/l "ENABLE_ICEGATE_PORTB" 0 4 2447, C4<0>;
P_0x555555a187f0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2449, +C4<00000000000000000000000000000001>;
P_0x555555a18830 .param/l "FDA_FEEDBACK" 0 4 2439, C4<0000>;
P_0x555555a18870 .param/l "FDA_RELATIVE" 0 4 2440, C4<0000>;
P_0x555555a188b0 .param/str "FEEDBACK_PATH" 0 4 2435, "SIMPLE";
P_0x555555a188f0 .param/l "FILTER_RANGE" 0 4 2445, C4<000>;
P_0x555555a18930 .param/str "PLLOUT_SELECT_PORTB" 0 4 2441, "GENCLK";
P_0x555555a18970 .param/l "SHIFTREG_DIV_MODE" 0 4 2438, C4<0>;
P_0x555555a189b0 .param/l "TEST_MODE" 0 4 2448, C4<0>;
o0x7f1be07826a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556288b40_0 .net "BYPASS", 0 0, o0x7f1be07826a8;  0 drivers
o0x7f1be07826d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555556285d20_0 .net "DYNAMICDELAY", 7 0, o0x7f1be07826d8;  0 drivers
o0x7f1be0782708 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556282f00_0 .net "EXTFEEDBACK", 0 0, o0x7f1be0782708;  0 drivers
o0x7f1be0782738 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556282fa0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1be0782738;  0 drivers
o0x7f1be0782768 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562800e0_0 .net "LOCK", 0 0, o0x7f1be0782768;  0 drivers
o0x7f1be0782798 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556280180_0 .net "PACKAGEPIN", 0 0, o0x7f1be0782798;  0 drivers
o0x7f1be07827c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555627d2c0_0 .net "PLLOUTCOREA", 0 0, o0x7f1be07827c8;  0 drivers
o0x7f1be07827f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555627d360_0 .net "PLLOUTCOREB", 0 0, o0x7f1be07827f8;  0 drivers
o0x7f1be0782828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562a5880_0 .net "PLLOUTGLOBALA", 0 0, o0x7f1be0782828;  0 drivers
o0x7f1be0782858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562a5920_0 .net "PLLOUTGLOBALB", 0 0, o0x7f1be0782858;  0 drivers
o0x7f1be0782888 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562a2a60_0 .net "RESETB", 0 0, o0x7f1be0782888;  0 drivers
o0x7f1be07828b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562a2b00_0 .net "SCLK", 0 0, o0x7f1be07828b8;  0 drivers
o0x7f1be07828e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562d29e0_0 .net "SDI", 0 0, o0x7f1be07828e8;  0 drivers
o0x7f1be0782918 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562d2a80_0 .net "SDO", 0 0, o0x7f1be0782918;  0 drivers
S_0x5555562d7a40 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 4 2357;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 8 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /OUTPUT 1 "SDO";
    .port_info 10 /INPUT 1 "SDI";
    .port_info 11 /INPUT 1 "SCLK";
P_0x55555596f580 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2372, "FIXED";
P_0x55555596f5c0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2373, "FIXED";
P_0x55555596f600 .param/l "DIVF" 0 4 2379, C4<0000000>;
P_0x55555596f640 .param/l "DIVQ" 0 4 2380, C4<000>;
P_0x55555596f680 .param/l "DIVR" 0 4 2378, C4<0000>;
P_0x55555596f6c0 .param/l "ENABLE_ICEGATE" 0 4 2382, C4<0>;
P_0x55555596f700 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2384, +C4<00000000000000000000000000000001>;
P_0x55555596f740 .param/l "FDA_FEEDBACK" 0 4 2375, C4<0000>;
P_0x55555596f780 .param/l "FDA_RELATIVE" 0 4 2376, C4<0000>;
P_0x55555596f7c0 .param/str "FEEDBACK_PATH" 0 4 2371, "SIMPLE";
P_0x55555596f800 .param/l "FILTER_RANGE" 0 4 2381, C4<000>;
P_0x55555596f840 .param/str "PLLOUT_SELECT" 0 4 2377, "GENCLK";
P_0x55555596f880 .param/l "SHIFTREG_DIV_MODE" 0 4 2374, C4<0>;
P_0x55555596f8c0 .param/l "TEST_MODE" 0 4 2383, C4<0>;
o0x7f1be0782be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562cfbc0_0 .net "BYPASS", 0 0, o0x7f1be0782be8;  0 drivers
o0x7f1be0782c18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555562ccda0_0 .net "DYNAMICDELAY", 7 0, o0x7f1be0782c18;  0 drivers
o0x7f1be0782c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562c7160_0 .net "EXTFEEDBACK", 0 0, o0x7f1be0782c48;  0 drivers
o0x7f1be0782c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562c7200_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1be0782c78;  0 drivers
o0x7f1be0782ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562c4340_0 .net "LOCK", 0 0, o0x7f1be0782ca8;  0 drivers
o0x7f1be0782cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562c43e0_0 .net "PLLOUTCORE", 0 0, o0x7f1be0782cd8;  0 drivers
o0x7f1be0782d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562bb8e0_0 .net "PLLOUTGLOBAL", 0 0, o0x7f1be0782d08;  0 drivers
o0x7f1be0782d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562bb980_0 .net "REFERENCECLK", 0 0, o0x7f1be0782d38;  0 drivers
o0x7f1be0782d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562b8ac0_0 .net "RESETB", 0 0, o0x7f1be0782d68;  0 drivers
o0x7f1be0782d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562b8b60_0 .net "SCLK", 0 0, o0x7f1be0782d98;  0 drivers
o0x7f1be0782dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562b5ca0_0 .net "SDI", 0 0, o0x7f1be0782dc8;  0 drivers
o0x7f1be0782df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562b5d40_0 .net "SDO", 0 0, o0x7f1be0782df8;  0 drivers
S_0x5555562c3760 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 4 2388;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PACKAGEPIN";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 8 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /OUTPUT 1 "SDO";
    .port_info 10 /INPUT 1 "SDI";
    .port_info 11 /INPUT 1 "SCLK";
P_0x555555a217c0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 4 2403, "FIXED";
P_0x555555a21800 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 4 2404, "FIXED";
P_0x555555a21840 .param/l "DIVF" 0 4 2410, C4<0000000>;
P_0x555555a21880 .param/l "DIVQ" 0 4 2411, C4<000>;
P_0x555555a218c0 .param/l "DIVR" 0 4 2409, C4<0000>;
P_0x555555a21900 .param/l "ENABLE_ICEGATE" 0 4 2413, C4<0>;
P_0x555555a21940 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 4 2415, +C4<00000000000000000000000000000001>;
P_0x555555a21980 .param/l "FDA_FEEDBACK" 0 4 2406, C4<0000>;
P_0x555555a219c0 .param/l "FDA_RELATIVE" 0 4 2407, C4<0000>;
P_0x555555a21a00 .param/str "FEEDBACK_PATH" 0 4 2402, "SIMPLE";
P_0x555555a21a40 .param/l "FILTER_RANGE" 0 4 2412, C4<000>;
P_0x555555a21a80 .param/str "PLLOUT_SELECT" 0 4 2408, "GENCLK";
P_0x555555a21ac0 .param/l "SHIFTREG_DIV_MODE" 0 4 2405, C4<0>;
P_0x555555a21b00 .param/l "TEST_MODE" 0 4 2414, C4<0>;
o0x7f1be0783068 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562b2e80_0 .net "BYPASS", 0 0, o0x7f1be0783068;  0 drivers
o0x7f1be0783098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555562b0060_0 .net "DYNAMICDELAY", 7 0, o0x7f1be0783098;  0 drivers
o0x7f1be07830c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562d8620_0 .net "EXTFEEDBACK", 0 0, o0x7f1be07830c8;  0 drivers
o0x7f1be07830f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562d86c0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f1be07830f8;  0 drivers
o0x7f1be0783128 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562d5800_0 .net "LOCK", 0 0, o0x7f1be0783128;  0 drivers
o0x7f1be0783158 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555562d58a0_0 .net "PACKAGEPIN", 0 0, o0x7f1be0783158;  0 drivers
o0x7f1be0783188 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555625f6f0_0 .net "PLLOUTCORE", 0 0, o0x7f1be0783188;  0 drivers
o0x7f1be07831b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555625f790_0 .net "PLLOUTGLOBAL", 0 0, o0x7f1be07831b8;  0 drivers
o0x7f1be07831e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556259ab0_0 .net "RESETB", 0 0, o0x7f1be07831e8;  0 drivers
o0x7f1be0783218 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556259b50_0 .net "SCLK", 0 0, o0x7f1be0783218;  0 drivers
o0x7f1be0783248 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556253e70_0 .net "SDI", 0 0, o0x7f1be0783248;  0 drivers
o0x7f1be0783278 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556253f10_0 .net "SDO", 0 0, o0x7f1be0783278;  0 drivers
S_0x5555562c6580 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 4 1658;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLKN";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555555a34690 .param/l "INIT_0" 0 4 1674, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a346d0 .param/l "INIT_1" 0 4 1675, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34710 .param/l "INIT_2" 0 4 1676, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34750 .param/l "INIT_3" 0 4 1677, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34790 .param/l "INIT_4" 0 4 1678, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a347d0 .param/l "INIT_5" 0 4 1679, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34810 .param/l "INIT_6" 0 4 1680, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34850 .param/l "INIT_7" 0 4 1681, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34890 .param/l "INIT_8" 0 4 1682, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a348d0 .param/l "INIT_9" 0 4 1683, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34910 .param/l "INIT_A" 0 4 1684, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34950 .param/l "INIT_B" 0 4 1685, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34990 .param/l "INIT_C" 0 4 1686, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a349d0 .param/l "INIT_D" 0 4 1687, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34a10 .param/l "INIT_E" 0 4 1688, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34a50 .param/l "INIT_F" 0 4 1689, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a34a90 .param/str "INIT_FILE" 0 4 1691, "\000";
P_0x555555a34ad0 .param/l "READ_MODE" 0 4 1672, +C4<00000000000000000000000000000000>;
P_0x555555a34b10 .param/l "WRITE_MODE" 0 4 1671, +C4<00000000000000000000000000000000>;
o0x7f1be07839f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555564db340 .functor NOT 1, o0x7f1be07839f8, C4<0>, C4<0>, C4<0>;
o0x7f1be07834e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556341310_0 .net "MASK", 15 0, o0x7f1be07834e8;  0 drivers
o0x7f1be0783518 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x55555633b630_0 .net "RADDR", 10 0, o0x7f1be0783518;  0 drivers
o0x7f1be0783578 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555633b6d0_0 .net "RCLKE", 0 0, o0x7f1be0783578;  0 drivers
v0x555556338810_0 .net "RCLKN", 0 0, o0x7f1be07839f8;  0 drivers
v0x5555563388b0_0 .net "RDATA", 15 0, L_0x5555564db280;  1 drivers
o0x7f1be0783608 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556332bd0_0 .net "RE", 0 0, o0x7f1be0783608;  0 drivers
o0x7f1be0783668 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556332c70_0 .net "WADDR", 10 0, o0x7f1be0783668;  0 drivers
o0x7f1be0783698 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555632fdb0_0 .net "WCLK", 0 0, o0x7f1be0783698;  0 drivers
o0x7f1be07836c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555632fe50_0 .net "WCLKE", 0 0, o0x7f1be07836c8;  0 drivers
o0x7f1be07836f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555561bd640_0 .net "WDATA", 15 0, o0x7f1be07836f8;  0 drivers
o0x7f1be0783758 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561bd6e0_0 .net "WE", 0 0, o0x7f1be0783758;  0 drivers
S_0x5555562718b0 .scope module, "RAM" "SB_RAM40_4K" 4 1713, 4 1419 0, S_0x5555562c6580;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555555a12840 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12880 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a128c0 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12900 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12940 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12980 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a129c0 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12a00 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12a40 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12a80 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12ac0 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12b00 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12b40 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12b80 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12bc0 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12c00 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a12c40 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x555555a12c80 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x555555a12cc0 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x555556364cb0_0 .net "MASK", 15 0, o0x7f1be07834e8;  alias, 0 drivers
v0x555556361e90_0 .net "RADDR", 10 0, o0x7f1be0783518;  alias, 0 drivers
v0x55555635a310_0 .net "RCLK", 0 0, L_0x5555564db340;  1 drivers
v0x55555635a3b0_0 .net "RCLKE", 0 0, o0x7f1be0783578;  alias, 0 drivers
v0x5555563574f0_0 .net "RDATA", 15 0, L_0x5555564db280;  alias, 1 drivers
v0x5555563546d0_0 .var "RDATA_I", 15 0;
v0x5555563518b0_0 .net "RE", 0 0, o0x7f1be0783608;  alias, 0 drivers
L_0x7f1be06cbb10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555634bc70_0 .net "RMASK_I", 15 0, L_0x7f1be06cbb10;  1 drivers
v0x555556348e50_0 .net "WADDR", 10 0, o0x7f1be0783668;  alias, 0 drivers
v0x5555563281d0_0 .net "WCLK", 0 0, o0x7f1be0783698;  alias, 0 drivers
v0x5555563253b0_0 .net "WCLKE", 0 0, o0x7f1be07836c8;  alias, 0 drivers
v0x555556322590_0 .net "WDATA", 15 0, o0x7f1be07836f8;  alias, 0 drivers
v0x55555631f770_0 .net "WDATA_I", 15 0, L_0x5555564db1c0;  1 drivers
v0x555556319b30_0 .net "WE", 0 0, o0x7f1be0783758;  alias, 0 drivers
v0x555556316d10_0 .net "WMASK_I", 15 0, L_0x5555564db100;  1 drivers
v0x555556312b30_0 .var/i "i", 31 0;
v0x555556341270 .array "memory", 255 0, 15 0;
E_0x555556094880 .event posedge, v0x55555635a310_0;
E_0x5555560976a0 .event posedge, v0x5555563281d0_0;
S_0x555556244fd0 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x5555562718b0;
 .timescale -12 -12;
L_0x5555564db100 .functor BUFZ 16, o0x7f1be07834e8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556247df0 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x5555562718b0;
 .timescale -12 -12;
S_0x55555624ac10 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x5555562718b0;
 .timescale -12 -12;
L_0x5555564db1c0 .functor BUFZ 16, o0x7f1be07836f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556266030 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x5555562718b0;
 .timescale -12 -12;
L_0x5555564db280 .functor BUFZ 16, v0x5555563546d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5555562c93a0 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 4 1930;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLKN";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLKN";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555555a2d1b0 .param/l "INIT_0" 0 4 1946, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d1f0 .param/l "INIT_1" 0 4 1947, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d230 .param/l "INIT_2" 0 4 1948, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d270 .param/l "INIT_3" 0 4 1949, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d2b0 .param/l "INIT_4" 0 4 1950, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d2f0 .param/l "INIT_5" 0 4 1951, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d330 .param/l "INIT_6" 0 4 1952, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d370 .param/l "INIT_7" 0 4 1953, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d3b0 .param/l "INIT_8" 0 4 1954, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d3f0 .param/l "INIT_9" 0 4 1955, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d430 .param/l "INIT_A" 0 4 1956, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d470 .param/l "INIT_B" 0 4 1957, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d4b0 .param/l "INIT_C" 0 4 1958, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d4f0 .param/l "INIT_D" 0 4 1959, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d530 .param/l "INIT_E" 0 4 1960, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d570 .param/l "INIT_F" 0 4 1961, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a2d5b0 .param/str "INIT_FILE" 0 4 1963, "\000";
P_0x555555a2d5f0 .param/l "READ_MODE" 0 4 1944, +C4<00000000000000000000000000000000>;
P_0x555555a2d630 .param/l "WRITE_MODE" 0 4 1943, +C4<00000000000000000000000000000000>;
o0x7f1be0784148 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555564db5f0 .functor NOT 1, o0x7f1be0784148, C4<0>, C4<0>, C4<0>;
o0x7f1be0784178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555564db660 .functor NOT 1, o0x7f1be0784178, C4<0>, C4<0>, C4<0>;
o0x7f1be0783c38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556168020_0 .net "MASK", 15 0, o0x7f1be0783c38;  0 drivers
o0x7f1be0783c68 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x55555618d720_0 .net "RADDR", 10 0, o0x7f1be0783c68;  0 drivers
o0x7f1be0783cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555618d7c0_0 .net "RCLKE", 0 0, o0x7f1be0783cc8;  0 drivers
v0x555556117610_0 .net "RCLKN", 0 0, o0x7f1be0784148;  0 drivers
v0x5555561176b0_0 .net "RDATA", 15 0, L_0x5555564db530;  1 drivers
o0x7f1be0783d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561119d0_0 .net "RE", 0 0, o0x7f1be0783d58;  0 drivers
o0x7f1be0783db8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555556111a70_0 .net "WADDR", 10 0, o0x7f1be0783db8;  0 drivers
o0x7f1be0783e18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555610bd90_0 .net "WCLKE", 0 0, o0x7f1be0783e18;  0 drivers
v0x55555610be30_0 .net "WCLKN", 0 0, o0x7f1be0784178;  0 drivers
o0x7f1be0783e48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556108f70_0 .net "WDATA", 15 0, o0x7f1be0783e48;  0 drivers
o0x7f1be0783ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556109010_0 .net "WE", 0 0, o0x7f1be0783ea8;  0 drivers
S_0x555556268e50 .scope module, "RAM" "SB_RAM40_4K" 4 1985, 4 1419 0, S_0x5555562c93a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x5555559b69c0 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6a00 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6a40 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6a80 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6ac0 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6b00 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6b40 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6b80 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6bc0 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6c00 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6c40 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6c80 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6cc0 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6d00 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6d40 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6d80 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555559b6dc0 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x5555559b6e00 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x5555559b6e40 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x55555613dc40_0 .net "MASK", 15 0, o0x7f1be0783c38;  alias, 0 drivers
v0x55555613ae20_0 .net "RADDR", 10 0, o0x7f1be0783c68;  alias, 0 drivers
v0x555556138000_0 .net "RCLK", 0 0, L_0x5555564db5f0;  1 drivers
v0x5555561380a0_0 .net "RCLKE", 0 0, o0x7f1be0783cc8;  alias, 0 drivers
v0x5555561351e0_0 .net "RDATA", 15 0, L_0x5555564db530;  alias, 1 drivers
v0x55555615d7a0_0 .var "RDATA_I", 15 0;
v0x55555615a980_0 .net "RE", 0 0, o0x7f1be0783d58;  alias, 0 drivers
L_0x7f1be06cbb58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555618a900_0 .net "RMASK_I", 15 0, L_0x7f1be06cbb58;  1 drivers
v0x555556187ae0_0 .net "WADDR", 10 0, o0x7f1be0783db8;  alias, 0 drivers
v0x555556184cc0_0 .net "WCLK", 0 0, L_0x5555564db660;  1 drivers
v0x55555617f080_0 .net "WCLKE", 0 0, o0x7f1be0783e18;  alias, 0 drivers
v0x55555617c260_0 .net "WDATA", 15 0, o0x7f1be0783e48;  alias, 0 drivers
v0x555556173800_0 .net "WDATA_I", 15 0, L_0x5555564db470;  1 drivers
v0x5555561709e0_0 .net "WE", 0 0, o0x7f1be0783ea8;  alias, 0 drivers
v0x55555616dbc0_0 .net "WMASK_I", 15 0, L_0x5555564db3b0;  1 drivers
v0x55555616ada0_0 .var/i "i", 31 0;
v0x555556167f80 .array "memory", 255 0, 15 0;
E_0x55555609a4c0 .event posedge, v0x555556138000_0;
E_0x5555560861e0 .event posedge, v0x555556184cc0_0;
S_0x55555626bc70 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x555556268e50;
 .timescale -12 -12;
L_0x5555564db3b0 .functor BUFZ 16, o0x7f1be0783c38, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x55555626ea90 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x555556268e50;
 .timescale -12 -12;
S_0x5555562421b0 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x555556268e50;
 .timescale -12 -12;
L_0x5555564db470 .functor BUFZ 16, o0x7f1be0783e48, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x55555636f950 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x555556268e50;
 .timescale -12 -12;
L_0x5555564db530 .functor BUFZ 16, v0x55555615d7a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5555562cc1c0 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 4 1794;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLKN";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555555a1b740 .param/l "INIT_0" 0 4 1810, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1b780 .param/l "INIT_1" 0 4 1811, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1b7c0 .param/l "INIT_2" 0 4 1812, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1b800 .param/l "INIT_3" 0 4 1813, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1b840 .param/l "INIT_4" 0 4 1814, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1b880 .param/l "INIT_5" 0 4 1815, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1b8c0 .param/l "INIT_6" 0 4 1816, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1b900 .param/l "INIT_7" 0 4 1817, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1b940 .param/l "INIT_8" 0 4 1818, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1b980 .param/l "INIT_9" 0 4 1819, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1b9c0 .param/l "INIT_A" 0 4 1820, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1ba00 .param/l "INIT_B" 0 4 1821, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1ba40 .param/l "INIT_C" 0 4 1822, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1ba80 .param/l "INIT_D" 0 4 1823, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1bac0 .param/l "INIT_E" 0 4 1824, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1bb00 .param/l "INIT_F" 0 4 1825, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a1bb40 .param/str "INIT_FILE" 0 4 1827, "\000";
P_0x555555a1bb80 .param/l "READ_MODE" 0 4 1808, +C4<00000000000000000000000000000000>;
P_0x555555a1bbc0 .param/l "WRITE_MODE" 0 4 1807, +C4<00000000000000000000000000000000>;
o0x7f1be07848c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555564db910 .functor NOT 1, o0x7f1be07848c8, C4<0>, C4<0>, C4<0>;
o0x7f1be07843b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555561f6410_0 .net "MASK", 15 0, o0x7f1be07843b8;  0 drivers
o0x7f1be07843e8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x5555561f0730_0 .net "RADDR", 10 0, o0x7f1be07843e8;  0 drivers
o0x7f1be0784418 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561f07d0_0 .net "RCLK", 0 0, o0x7f1be0784418;  0 drivers
o0x7f1be0784448 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561eaaf0_0 .net "RCLKE", 0 0, o0x7f1be0784448;  0 drivers
v0x5555561eab90_0 .net "RDATA", 15 0, L_0x5555564db850;  1 drivers
o0x7f1be07844d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555561e7cd0_0 .net "RE", 0 0, o0x7f1be07844d8;  0 drivers
o0x7f1be0784538 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x5555561e7d70_0 .net "WADDR", 10 0, o0x7f1be0784538;  0 drivers
o0x7f1be0784598 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556075610_0 .net "WCLKE", 0 0, o0x7f1be0784598;  0 drivers
v0x5555560756b0_0 .net "WCLKN", 0 0, o0x7f1be07848c8;  0 drivers
o0x7f1be07845c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555560727f0_0 .net "WDATA", 15 0, o0x7f1be07845c8;  0 drivers
o0x7f1be0784628 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556072890_0 .net "WE", 0 0, o0x7f1be0784628;  0 drivers
S_0x555556372770 .scope module, "RAM" "SB_RAM40_4K" 4 1849, 4 1419 0, S_0x5555562cc1c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RCLK";
    .port_info 2 /INPUT 1 "RCLKE";
    .port_info 3 /INPUT 1 "RE";
    .port_info 4 /INPUT 11 "RADDR";
    .port_info 5 /INPUT 1 "WCLK";
    .port_info 6 /INPUT 1 "WCLKE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 11 "WADDR";
    .port_info 9 /INPUT 16 "MASK";
    .port_info 10 /INPUT 16 "WDATA";
P_0x555555a0fab0 .param/l "INIT_0" 0 4 1439, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0faf0 .param/l "INIT_1" 0 4 1440, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fb30 .param/l "INIT_2" 0 4 1441, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fb70 .param/l "INIT_3" 0 4 1442, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fbb0 .param/l "INIT_4" 0 4 1443, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fbf0 .param/l "INIT_5" 0 4 1444, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fc30 .param/l "INIT_6" 0 4 1445, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fc70 .param/l "INIT_7" 0 4 1446, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fcb0 .param/l "INIT_8" 0 4 1447, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fcf0 .param/l "INIT_9" 0 4 1448, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fd30 .param/l "INIT_A" 0 4 1449, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fd70 .param/l "INIT_B" 0 4 1450, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fdb0 .param/l "INIT_C" 0 4 1451, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fdf0 .param/l "INIT_D" 0 4 1452, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fe30 .param/l "INIT_E" 0 4 1453, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0fe70 .param/l "INIT_F" 0 4 1454, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x555555a0feb0 .param/str "INIT_FILE" 0 4 1456, "\000";
P_0x555555a0fef0 .param/l "READ_MODE" 0 4 1437, +C4<00000000000000000000000000000000>;
P_0x555555a0ff30 .param/l "WRITE_MODE" 0 4 1436, +C4<00000000000000000000000000000000>;
v0x55555593f2f0_0 .net "MASK", 15 0, o0x7f1be07843b8;  alias, 0 drivers
v0x555556212230_0 .net "RADDR", 10 0, o0x7f1be07843e8;  alias, 0 drivers
v0x55555620f410_0 .net "RCLK", 0 0, o0x7f1be0784418;  alias, 0 drivers
v0x55555620f4b0_0 .net "RCLKE", 0 0, o0x7f1be0784448;  alias, 0 drivers
v0x55555620c5f0_0 .net "RDATA", 15 0, L_0x5555564db850;  alias, 1 drivers
v0x5555562097d0_0 .var "RDATA_I", 15 0;
v0x555556203b90_0 .net "RE", 0 0, o0x7f1be07844d8;  alias, 0 drivers
L_0x7f1be06cbba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556200d70_0 .net "RMASK_I", 15 0, L_0x7f1be06cbba0;  1 drivers
v0x5555561e00f0_0 .net "WADDR", 10 0, o0x7f1be0784538;  alias, 0 drivers
v0x5555561dd2d0_0 .net "WCLK", 0 0, L_0x5555564db910;  1 drivers
v0x5555561da4b0_0 .net "WCLKE", 0 0, o0x7f1be0784598;  alias, 0 drivers
v0x5555561d7690_0 .net "WDATA", 15 0, o0x7f1be07845c8;  alias, 0 drivers
v0x5555561d1a50_0 .net "WDATA_I", 15 0, L_0x5555564db790;  1 drivers
v0x5555561cec30_0 .net "WE", 0 0, o0x7f1be0784628;  alias, 0 drivers
v0x5555561caa50_0 .net "WMASK_I", 15 0, L_0x5555564db6d0;  1 drivers
v0x5555561f9190_0 .var/i "i", 31 0;
v0x5555561f6370 .array "memory", 255 0, 15 0;
E_0x5555560b4b30 .event posedge, v0x55555620f410_0;
E_0x555555eab400 .event posedge, v0x5555561dd2d0_0;
S_0x555556375590 .scope generate, "genblk1" "genblk1" 4 1466, 4 1466 0, S_0x555556372770;
 .timescale -12 -12;
L_0x5555564db6d0 .functor BUFZ 16, o0x7f1be07843b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x555556236930 .scope generate, "genblk2" "genblk2" 4 1487, 4 1487 0, S_0x555556372770;
 .timescale -12 -12;
S_0x555556239750 .scope generate, "genblk3" "genblk3" 4 1508, 4 1508 0, S_0x555556372770;
 .timescale -12 -12;
L_0x5555564db790 .functor BUFZ 16, o0x7f1be07845c8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x55555623c570 .scope generate, "genblk4" "genblk4" 4 1527, 4 1527 0, S_0x555556372770;
 .timescale -12 -12;
L_0x5555564db850 .functor BUFZ 16, v0x5555562097d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5555562cefe0 .scope module, "SB_RGBA_DRV" "SB_RGBA_DRV" 4 2624;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CURREN";
    .port_info 1 /INPUT 1 "RGBLEDEN";
    .port_info 2 /INPUT 1 "RGB0PWM";
    .port_info 3 /INPUT 1 "RGB1PWM";
    .port_info 4 /INPUT 1 "RGB2PWM";
    .port_info 5 /OUTPUT 1 "RGB0";
    .port_info 6 /OUTPUT 1 "RGB1";
    .port_info 7 /OUTPUT 1 "RGB2";
P_0x555555e6ef60 .param/str "CURRENT_MODE" 0 4 2634, "0b0";
P_0x555555e6efa0 .param/str "RGB0_CURRENT" 0 4 2635, "0b000000";
P_0x555555e6efe0 .param/str "RGB1_CURRENT" 0 4 2636, "0b000000";
P_0x555555e6f020 .param/str "RGB2_CURRENT" 0 4 2637, "0b000000";
o0x7f1be0784b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555606f9d0_0 .net "CURREN", 0 0, o0x7f1be0784b08;  0 drivers
o0x7f1be0784b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556069d90_0 .net "RGB0", 0 0, o0x7f1be0784b38;  0 drivers
o0x7f1be0784b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556066f70_0 .net "RGB0PWM", 0 0, o0x7f1be0784b68;  0 drivers
o0x7f1be0784b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556067010_0 .net "RGB1", 0 0, o0x7f1be0784b98;  0 drivers
o0x7f1be0784bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555605e510_0 .net "RGB1PWM", 0 0, o0x7f1be0784bc8;  0 drivers
o0x7f1be0784bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555605e5b0_0 .net "RGB2", 0 0, o0x7f1be0784bf8;  0 drivers
o0x7f1be0784c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555605b6f0_0 .net "RGB2PWM", 0 0, o0x7f1be0784c28;  0 drivers
o0x7f1be0784c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555605b790_0 .net "RGBLEDEN", 0 0, o0x7f1be0784c58;  0 drivers
S_0x5555562d1e00 .scope module, "SB_RGB_DRV" "SB_RGB_DRV" 4 2648;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "RGBLEDEN";
    .port_info 1 /INPUT 1 "RGB0PWM";
    .port_info 2 /INPUT 1 "RGB1PWM";
    .port_info 3 /INPUT 1 "RGB2PWM";
    .port_info 4 /INPUT 1 "RGBPU";
    .port_info 5 /OUTPUT 1 "RGB0";
    .port_info 6 /OUTPUT 1 "RGB1";
    .port_info 7 /OUTPUT 1 "RGB2";
P_0x555555e6f1d0 .param/str "CURRENT_MODE" 0 4 2658, "0b0";
P_0x555555e6f210 .param/str "RGB0_CURRENT" 0 4 2659, "0b000000";
P_0x555555e6f250 .param/str "RGB1_CURRENT" 0 4 2660, "0b000000";
P_0x555555e6f290 .param/str "RGB2_CURRENT" 0 4 2661, "0b000000";
o0x7f1be0784e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560588d0_0 .net "RGB0", 0 0, o0x7f1be0784e08;  0 drivers
o0x7f1be0784e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556055ab0_0 .net "RGB0PWM", 0 0, o0x7f1be0784e38;  0 drivers
o0x7f1be0784e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556052c90_0 .net "RGB1", 0 0, o0x7f1be0784e68;  0 drivers
o0x7f1be0784e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556052d30_0 .net "RGB1PWM", 0 0, o0x7f1be0784e98;  0 drivers
o0x7f1be0784ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555607b250_0 .net "RGB2", 0 0, o0x7f1be0784ec8;  0 drivers
o0x7f1be0784ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555607b2f0_0 .net "RGB2PWM", 0 0, o0x7f1be0784ef8;  0 drivers
o0x7f1be0784f28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556078430_0 .net "RGBLEDEN", 0 0, o0x7f1be0784f28;  0 drivers
o0x7f1be0784f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560784d0_0 .net "RGBPU", 0 0, o0x7f1be0784f58;  0 drivers
S_0x5555562d4c20 .scope module, "SB_SPI" "SB_SPI" 4 2708;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "SBCLKI";
    .port_info 1 /INPUT 1 "SBRWI";
    .port_info 2 /INPUT 1 "SBSTBI";
    .port_info 3 /INPUT 1 "SBADRI7";
    .port_info 4 /INPUT 1 "SBADRI6";
    .port_info 5 /INPUT 1 "SBADRI5";
    .port_info 6 /INPUT 1 "SBADRI4";
    .port_info 7 /INPUT 1 "SBADRI3";
    .port_info 8 /INPUT 1 "SBADRI2";
    .port_info 9 /INPUT 1 "SBADRI1";
    .port_info 10 /INPUT 1 "SBADRI0";
    .port_info 11 /INPUT 1 "SBDATI7";
    .port_info 12 /INPUT 1 "SBDATI6";
    .port_info 13 /INPUT 1 "SBDATI5";
    .port_info 14 /INPUT 1 "SBDATI4";
    .port_info 15 /INPUT 1 "SBDATI3";
    .port_info 16 /INPUT 1 "SBDATI2";
    .port_info 17 /INPUT 1 "SBDATI1";
    .port_info 18 /INPUT 1 "SBDATI0";
    .port_info 19 /INPUT 1 "MI";
    .port_info 20 /INPUT 1 "SI";
    .port_info 21 /INPUT 1 "SCKI";
    .port_info 22 /INPUT 1 "SCSNI";
    .port_info 23 /OUTPUT 1 "SBDATO7";
    .port_info 24 /OUTPUT 1 "SBDATO6";
    .port_info 25 /OUTPUT 1 "SBDATO5";
    .port_info 26 /OUTPUT 1 "SBDATO4";
    .port_info 27 /OUTPUT 1 "SBDATO3";
    .port_info 28 /OUTPUT 1 "SBDATO2";
    .port_info 29 /OUTPUT 1 "SBDATO1";
    .port_info 30 /OUTPUT 1 "SBDATO0";
    .port_info 31 /OUTPUT 1 "SBACKO";
    .port_info 32 /OUTPUT 1 "SPIIRQ";
    .port_info 33 /OUTPUT 1 "SPIWKUP";
    .port_info 34 /OUTPUT 1 "SO";
    .port_info 35 /OUTPUT 1 "SOE";
    .port_info 36 /OUTPUT 1 "MO";
    .port_info 37 /OUTPUT 1 "MOE";
    .port_info 38 /OUTPUT 1 "SCKO";
    .port_info 39 /OUTPUT 1 "SCKOE";
    .port_info 40 /OUTPUT 1 "MCSNO3";
    .port_info 41 /OUTPUT 1 "MCSNO2";
    .port_info 42 /OUTPUT 1 "MCSNO1";
    .port_info 43 /OUTPUT 1 "MCSNO0";
    .port_info 44 /OUTPUT 1 "MCSNOE3";
    .port_info 45 /OUTPUT 1 "MCSNOE2";
    .port_info 46 /OUTPUT 1 "MCSNOE1";
    .port_info 47 /OUTPUT 1 "MCSNOE0";
P_0x555555fa2d90 .param/str "BUS_ADDR74" 0 4 2758, "0b0000";
o0x7f1be0785108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555600fb30_0 .net "MCSNO0", 0 0, o0x7f1be0785108;  0 drivers
o0x7f1be0785138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555600cd10_0 .net "MCSNO1", 0 0, o0x7f1be0785138;  0 drivers
o0x7f1be0785168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556009ef0_0 .net "MCSNO2", 0 0, o0x7f1be0785168;  0 drivers
o0x7f1be0785198 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556009f90_0 .net "MCSNO3", 0 0, o0x7f1be0785198;  0 drivers
o0x7f1be07851c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560042b0_0 .net "MCSNOE0", 0 0, o0x7f1be07851c8;  0 drivers
o0x7f1be07851f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556004350_0 .net "MCSNOE1", 0 0, o0x7f1be07851f8;  0 drivers
o0x7f1be0785228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556001490_0 .net "MCSNOE2", 0 0, o0x7f1be0785228;  0 drivers
o0x7f1be0785258 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556001530_0 .net "MCSNOE3", 0 0, o0x7f1be0785258;  0 drivers
o0x7f1be0785288 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555ff8a30_0 .net "MI", 0 0, o0x7f1be0785288;  0 drivers
o0x7f1be07852b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555ff8ad0_0 .net "MO", 0 0, o0x7f1be07852b8;  0 drivers
o0x7f1be07852e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555ff5c10_0 .net "MOE", 0 0, o0x7f1be07852e8;  0 drivers
o0x7f1be0785318 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555ff5cb0_0 .net "SBACKO", 0 0, o0x7f1be0785318;  0 drivers
o0x7f1be0785348 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555ff2df0_0 .net "SBADRI0", 0 0, o0x7f1be0785348;  0 drivers
o0x7f1be0785378 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555ff2e90_0 .net "SBADRI1", 0 0, o0x7f1be0785378;  0 drivers
o0x7f1be07853a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555feffd0_0 .net "SBADRI2", 0 0, o0x7f1be07853a8;  0 drivers
o0x7f1be07853d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555ff0070_0 .net "SBADRI3", 0 0, o0x7f1be07853d8;  0 drivers
o0x7f1be0785408 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fed1b0_0 .net "SBADRI4", 0 0, o0x7f1be0785408;  0 drivers
o0x7f1be0785438 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fed250_0 .net "SBADRI5", 0 0, o0x7f1be0785438;  0 drivers
o0x7f1be0785468 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556012950_0 .net "SBADRI6", 0 0, o0x7f1be0785468;  0 drivers
o0x7f1be0785498 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560428d0_0 .net "SBADRI7", 0 0, o0x7f1be0785498;  0 drivers
o0x7f1be07854c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555603fab0_0 .net "SBCLKI", 0 0, o0x7f1be07854c8;  0 drivers
o0x7f1be07854f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555603cc90_0 .net "SBDATI0", 0 0, o0x7f1be07854f8;  0 drivers
o0x7f1be0785528 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556037050_0 .net "SBDATI1", 0 0, o0x7f1be0785528;  0 drivers
o0x7f1be0785558 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556034230_0 .net "SBDATI2", 0 0, o0x7f1be0785558;  0 drivers
o0x7f1be0785588 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555602b7d0_0 .net "SBDATI3", 0 0, o0x7f1be0785588;  0 drivers
o0x7f1be07855b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560289b0_0 .net "SBDATI4", 0 0, o0x7f1be07855b8;  0 drivers
o0x7f1be07855e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556025b90_0 .net "SBDATI5", 0 0, o0x7f1be07855e8;  0 drivers
o0x7f1be0785618 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556022d70_0 .net "SBDATI6", 0 0, o0x7f1be0785618;  0 drivers
o0x7f1be0785648 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555601ff50_0 .net "SBDATI7", 0 0, o0x7f1be0785648;  0 drivers
o0x7f1be0785678 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556048510_0 .net "SBDATO0", 0 0, o0x7f1be0785678;  0 drivers
o0x7f1be07856a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560456f0_0 .net "SBDATO1", 0 0, o0x7f1be07856a8;  0 drivers
o0x7f1be07856d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fcf5e0_0 .net "SBDATO2", 0 0, o0x7f1be07856d8;  0 drivers
o0x7f1be0785708 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fc99a0_0 .net "SBDATO3", 0 0, o0x7f1be0785708;  0 drivers
o0x7f1be0785738 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fc3d60_0 .net "SBDATO4", 0 0, o0x7f1be0785738;  0 drivers
o0x7f1be0785768 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fc0f40_0 .net "SBDATO5", 0 0, o0x7f1be0785768;  0 drivers
o0x7f1be0785798 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fe51a0_0 .net "SBDATO6", 0 0, o0x7f1be0785798;  0 drivers
o0x7f1be07857c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fe2380_0 .net "SBDATO7", 0 0, o0x7f1be07857c8;  0 drivers
o0x7f1be07857f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fdf560_0 .net "SBRWI", 0 0, o0x7f1be07857f8;  0 drivers
o0x7f1be0785828 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fd9920_0 .net "SBSTBI", 0 0, o0x7f1be0785828;  0 drivers
o0x7f1be0785858 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fd6b00_0 .net "SCKI", 0 0, o0x7f1be0785858;  0 drivers
o0x7f1be0785888 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fb88c0_0 .net "SCKO", 0 0, o0x7f1be0785888;  0 drivers
o0x7f1be07858b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fb5aa0_0 .net "SCKOE", 0 0, o0x7f1be07858b8;  0 drivers
o0x7f1be07858e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fb2c80_0 .net "SCSNI", 0 0, o0x7f1be07858e8;  0 drivers
o0x7f1be0785918 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fafe60_0 .net "SI", 0 0, o0x7f1be0785918;  0 drivers
o0x7f1be0785948 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555faa220_0 .net "SO", 0 0, o0x7f1be0785948;  0 drivers
o0x7f1be0785978 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555fa7400_0 .net "SOE", 0 0, o0x7f1be0785978;  0 drivers
o0x7f1be07859a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560e3240_0 .net "SPIIRQ", 0 0, o0x7f1be07859a8;  0 drivers
o0x7f1be07859d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560e0420_0 .net "SPIWKUP", 0 0, o0x7f1be07859d8;  0 drivers
S_0x555556261930 .scope module, "SB_SPRAM256KA" "SB_SPRAM256KA" 4 2532;
 .timescale -12 -12;
    .port_info 0 /INPUT 14 "ADDRESS";
    .port_info 1 /INPUT 16 "DATAIN";
    .port_info 2 /INPUT 4 "MASKWREN";
    .port_info 3 /INPUT 1 "WREN";
    .port_info 4 /INPUT 1 "CHIPSELECT";
    .port_info 5 /INPUT 1 "CLOCK";
    .port_info 6 /INPUT 1 "STANDBY";
    .port_info 7 /INPUT 1 "SLEEP";
    .port_info 8 /INPUT 1 "POWEROFF";
    .port_info 9 /OUTPUT 16 "DATAOUT";
o0x7f1be0786458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555564dba20 .functor OR 1, o0x7f1be0786458, L_0x5555564db980, C4<0>, C4<0>;
o0x7f1be0786308 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x5555560dd600_0 .net "ADDRESS", 13 0, o0x7f1be0786308;  0 drivers
o0x7f1be0786338 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560da7e0_0 .net "CHIPSELECT", 0 0, o0x7f1be0786338;  0 drivers
o0x7f1be0786368 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560d4ba0_0 .net "CLOCK", 0 0, o0x7f1be0786368;  0 drivers
o0x7f1be0786398 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555560d4c40_0 .net "DATAIN", 15 0, o0x7f1be0786398;  0 drivers
v0x5555560d1d80_0 .var "DATAOUT", 15 0;
o0x7f1be07863f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5555560ca200_0 .net "MASKWREN", 3 0, o0x7f1be07863f8;  0 drivers
o0x7f1be0786428 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560c73e0_0 .net "POWEROFF", 0 0, o0x7f1be0786428;  0 drivers
v0x5555560c45c0_0 .net "SLEEP", 0 0, o0x7f1be0786458;  0 drivers
o0x7f1be0786488 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560c17a0_0 .net "STANDBY", 0 0, o0x7f1be0786488;  0 drivers
o0x7f1be07864b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555560bbb60_0 .net "WREN", 0 0, o0x7f1be07864b8;  0 drivers
v0x5555560b8d40_0 .net *"_ivl_1", 0 0, L_0x5555564db980;  1 drivers
v0x5555560980c0_0 .var/i "i", 31 0;
v0x5555560952a0 .array "mem", 16383 0, 15 0;
v0x555556092480_0 .net "off", 0 0, L_0x5555564dba20;  1 drivers
E_0x555555ef56b0 .event posedge, v0x555556092480_0, v0x5555560d4ba0_0;
E_0x555555e9cc20 .event negedge, v0x5555560c73e0_0;
L_0x5555564db980 .reduce/nor o0x7f1be0786428;
S_0x5555562af480 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 4 2525;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "BOOT";
    .port_info 1 /INPUT 1 "S1";
    .port_info 2 /INPUT 1 "S0";
o0x7f1be0786758 .functor BUFZ 1, C4<z>; HiZ drive
v0x55555608f660_0 .net "BOOT", 0 0, o0x7f1be0786758;  0 drivers
o0x7f1be0786788 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556089a20_0 .net "S0", 0 0, o0x7f1be0786788;  0 drivers
o0x7f1be07867b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556086c00_0 .net "S1", 0 0, o0x7f1be07867b8;  0 drivers
S_0x5555562b22a0 .scope module, "top" "top" 6 2;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "PIN_9";
    .port_info 2 /OUTPUT 1 "PIN_2";
    .port_info 3 /OUTPUT 1 "PIN_7";
    .port_info 4 /OUTPUT 1 "PIN_1";
    .port_info 5 /OUTPUT 1 "PIN_14";
    .port_info 6 /OUTPUT 1 "PIN_15";
    .port_info 7 /OUTPUT 1 "PIN_16";
    .port_info 8 /OUTPUT 1 "PIN_21";
P_0x5555563abe50 .param/l "MSB" 0 6 2, +C4<00000000000000000000000000010000>;
P_0x5555563abe90 .param/l "N" 0 6 2, +C4<00000000000000000000000000001000>;
L_0x5555565f12e0 .functor BUFZ 1, v0x5555564af4a0_0, C4<0>, C4<0>, C4<0>;
o0x7f1be0786f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555564b7ec0_0 .net "CLK", 0 0, o0x7f1be0786f98;  0 drivers
o0x7f1be071c448 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555564b7f80_0 .net "PIN_1", 0 0, o0x7f1be071c448;  0 drivers
v0x5555564b8040_0 .net "PIN_14", 0 0, v0x5555564b4a10_0;  1 drivers
v0x5555564b80e0_0 .net "PIN_15", 0 0, v0x5555564b4ad0_0;  1 drivers
v0x5555564b8180_0 .net "PIN_16", 0 0, L_0x5555565f0270;  1 drivers
o0x7f1be071c478 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555564b82c0_0 .net "PIN_2", 0 0, o0x7f1be071c478;  0 drivers
v0x5555564b8360_0 .net "PIN_21", 0 0, L_0x5555565f12e0;  1 drivers
o0x7f1be071c4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555564b8420_0 .net "PIN_7", 0 0, o0x7f1be071c4d8;  0 drivers
o0x7f1be071c508 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555564b84e0_0 .net "PIN_9", 0 0, o0x7f1be071c508;  0 drivers
v0x5555564b8630_0 .var "addr_count", 2 0;
v0x5555564b8710_0 .var "count", 20 0;
v0x5555564b87f0_0 .var "insert_data", 0 0;
v0x5555564b8890_0 .net "w_addr_count", 2 0, v0x5555564b8630_0;  1 drivers
v0x5555564b89a0_0 .net "w_data_sinus", 15 0, v0x5555564b0420_0;  1 drivers
v0x5555564b8ab0_0 .net "w_fft_out", 127 0, L_0x5555565ef940;  1 drivers
v0x5555564b8bc0_0 .net "w_start_spi", 0 0, v0x5555564af4a0_0;  1 drivers
S_0x5555562c0940 .scope module, "fft_block" "fft" 6 19, 7 1 0, S_0x5555562b22a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 3 "addr";
    .port_info 3 /INPUT 1 "insert_data";
    .port_info 4 /OUTPUT 128 "data_out";
    .port_info 5 /OUTPUT 1 "fft_finish";
P_0x55555636cb30 .param/l "CALC_FFT" 1 7 62, C4<10>;
P_0x55555636cb70 .param/l "DATA_IN" 1 7 61, C4<01>;
P_0x55555636cbb0 .param/l "DATA_OUT" 1 7 63, C4<11>;
P_0x55555636cbf0 .param/l "IDLE" 1 7 60, C4<00>;
P_0x55555636cc30 .param/l "MSB" 0 7 2, +C4<00000000000000000000000000010000>;
P_0x55555636cc70 .param/l "N" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5555565ef940 .functor BUFZ 128, L_0x5555565ee330, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x5555564af070_0 .net "addr", 2 0, v0x5555564b8630_0;  alias, 1 drivers
v0x5555564af170_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555564af230_0 .var "counter_N", 2 0;
v0x5555564af2d0_0 .net "data_in", 15 0, v0x5555564b0420_0;  alias, 1 drivers
v0x5555564af370_0 .net "data_out", 127 0, L_0x5555565ef940;  alias, 1 drivers
v0x5555564af4a0_0 .var "fft_finish", 0 0;
v0x5555564af560_0 .var "fill_regs", 0 0;
v0x5555564af650_0 .net "insert_data", 0 0, v0x5555564b87f0_0;  1 drivers
v0x5555564af6f0_0 .var "sel_in", 0 0;
v0x5555564af790_0 .var "stage", 1 0;
v0x5555564af830_0 .var "start_calc", 0 0;
v0x5555564af8d0_0 .var "state", 1 0;
v0x5555564af990_0 .net "w_addr", 2 0, v0x5555560ae340_0;  1 drivers
v0x5555564afa50_0 .net "w_calc_finish", 0 0, L_0x5555565ee240;  1 drivers
v0x5555564afaf0_0 .net "w_fft_in", 15 0, v0x55555609fca0_0;  1 drivers
v0x5555564afbb0_0 .net "w_fft_out", 127 0, L_0x5555565ee330;  1 drivers
v0x5555564afc70_0 .net "w_mux_out", 15 0, v0x555555f231d0_0;  1 drivers
L_0x5555565ef760 .concat [ 16 16 0 0], v0x5555564b0420_0, v0x555555f231d0_0;
L_0x5555565ef850 .concat [ 3 3 0 0], v0x5555564af230_0, v0x5555564b8630_0;
S_0x555556356910 .scope module, "mux_addr_sel" "mux" 7 52, 8 1 0, S_0x5555562c0940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 6 "data_bus";
    .port_info 2 /OUTPUT 3 "data_out";
P_0x5555561e4670 .param/l "MSB" 0 8 1, +C4<00000000000000000000000000000011>;
P_0x5555561e46b0 .param/l "N" 0 8 2, +C4<00000000000000000000000000000010>;
v0x5555560b1160_0 .net "data_bus", 5 0, L_0x5555565ef850;  1 drivers
v0x5555560ae340_0 .var "data_out", 2 0;
v0x5555560ab520_0 .var/i "i", 31 0;
v0x5555560a8700_0 .net "sel", 0 0, v0x5555564b87f0_0;  alias, 1 drivers
E_0x555555e9fb80 .event anyedge, v0x5555560a8700_0, v0x5555560b1160_0;
S_0x555556359730 .scope module, "mux_data_in" "mux" 7 45, 8 1 0, S_0x5555562c0940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "data_bus";
    .port_info 2 /OUTPUT 16 "data_out";
P_0x5555561fd710 .param/l "MSB" 0 8 1, +C4<00000000000000000000000000010000>;
P_0x5555561fd750 .param/l "N" 0 8 2, +C4<00000000000000000000000000000010>;
v0x5555560a2ac0_0 .net "data_bus", 31 0, L_0x5555565ef760;  1 drivers
v0x55555609fca0_0 .var "data_out", 15 0;
v0x555555fa0760_0 .var/i "i", 31 0;
v0x555555f28e10_0 .net "sel", 0 0, v0x5555564af6f0_0;  1 drivers
E_0x555555ea29a0 .event anyedge, v0x555555f28e10_0, v0x5555560a2ac0_0;
S_0x55555635c550 .scope module, "mux_fft_out" "mux" 7 36, 8 1 0, S_0x5555562c0940;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 128 "data_bus";
    .port_info 2 /OUTPUT 16 "data_out";
P_0x555555e16420 .param/l "MSB" 0 8 1, +C4<00000000000000000000000000010000>;
P_0x555555e16460 .param/l "N" 0 8 2, +C4<00000000000000000000000000001000>;
v0x555555f25ff0_0 .net "data_bus", 127 0, L_0x5555565ee330;  alias, 1 drivers
v0x555555f231d0_0 .var "data_out", 15 0;
v0x555555f1d590_0 .var/i "i", 31 0;
v0x555555f1a770_0 .net "sel", 2 0, v0x5555564af230_0;  1 drivers
E_0x555555ea57c0 .event anyedge, v0x555555f1a770_0, v0x555555f25ff0_0;
S_0x5555563612b0 .scope module, "reg_stage" "fft_reg_stage" 7 24, 9 1 0, S_0x5555562c0940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "fill_regs";
    .port_info 2 /INPUT 1 "start_calc";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 3 "addr_counter";
    .port_info 5 /INPUT 2 "stage";
    .port_info 6 /OUTPUT 128 "fft_data_out";
    .port_info 7 /OUTPUT 1 "calc_finish";
P_0x55555639d830 .param/l "MSB" 0 9 2, +C4<00000000000000000000000000010000>;
P_0x55555639d870 .param/l "N" 0 9 1, +C4<00000000000000000000000000001000>;
v0x5555564adc50_0 .net "addr_counter", 2 0, v0x5555560ae340_0;  alias, 1 drivers
v0x5555564add80_0 .net "calc_finish", 0 0, L_0x5555565ee240;  alias, 1 drivers
v0x5555564ade40_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555564adf10_0 .net "data_in", 15 0, v0x55555609fca0_0;  alias, 1 drivers
v0x5555564ae000_0 .net "fft_data_out", 127 0, L_0x5555565ee330;  alias, 1 drivers
v0x5555564ae140_0 .net "fill_regs", 0 0, v0x5555564af560_0;  1 drivers
v0x5555564ae1e0_0 .net "stage", 1 0, v0x5555564af790_0;  1 drivers
v0x5555564ae2d0_0 .net "start_calc", 0 0, v0x5555564af830_0;  1 drivers
v0x5555564ae370_0 .net "w_c_in", 15 0, v0x555555efbd10_0;  1 drivers
v0x5555564ae4a0_0 .net "w_c_map_addr", 1 0, v0x555555e692a0_0;  1 drivers
v0x5555564ae5b0_0 .net "w_c_reg", 31 0, L_0x5555565ee970;  1 drivers
v0x5555564ae6c0_0 .net "w_cms_in", 15 0, v0x555555e7d1a0_0;  1 drivers
v0x5555564ae7d0_0 .net "w_cms_reg", 35 0, L_0x5555565f1580;  1 drivers
v0x5555564ae8e0_0 .net "w_cps_in", 15 0, v0x555555e989a0_0;  1 drivers
v0x5555564ae9f0_0 .net "w_cps_reg", 35 0, L_0x5555565f13a0;  1 drivers
v0x5555564aeb00_0 .net "w_dv_mapper", 0 0, v0x555555e63660_0;  1 drivers
v0x5555564aeba0_0 .net "w_index_out", 2 0, L_0x5555565ef6f0;  1 drivers
v0x5555564aeda0_0 .net "w_input_regs", 127 0, L_0x5555565ef310;  1 drivers
v0x5555564aeeb0_0 .net "w_we_c_map", 0 0, v0x555555f90e00_0;  1 drivers
L_0x5555565eeb00 .part v0x555555efbd10_0, 0, 8;
L_0x5555565eeba0 .part v0x555555e989a0_0, 0, 9;
L_0x5555565eec40 .part v0x555555e7d1a0_0, 0, 9;
S_0x5555563640d0 .scope module, "c_data" "c_rom_bank" 9 39, 10 1 0, S_0x5555563612b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "c_in";
    .port_info 3 /INPUT 9 "cps_in";
    .port_info 4 /INPUT 9 "cms_in";
    .port_info 5 /INPUT 2 "addr";
    .port_info 6 /OUTPUT 32 "c_out";
    .port_info 7 /OUTPUT 36 "cps_out";
    .port_info 8 /OUTPUT 36 "cms_out";
P_0x555555f4fe40 .param/l "MSB" 0 10 2, +C4<00000000000000000000000000001000>;
P_0x555555f4fe80 .param/l "N" 0 10 1, +C4<00000000000000000000000000001000>;
L_0x7f1be06cc068 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x555555ebd6f0_0 .net/2u *"_ivl_21", 7 0, L_0x7f1be06cc068;  1 drivers
L_0x7f1be06cc0b0 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x555555eb7ab0_0 .net/2u *"_ivl_25", 7 0, L_0x7f1be06cc0b0;  1 drivers
L_0x7f1be06cc0f8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x555555eb4c90_0 .net/2u *"_ivl_29", 7 0, L_0x7f1be06cc0f8;  1 drivers
o0x7f1be0786ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555555eac230_0 name=_ivl_35
o0x7f1be0786ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555555ea9410_0 name=_ivl_38
v0x555555ea65f0_0 .net "addr", 1 0, v0x555555e692a0_0;  alias, 1 drivers
v0x555555ea37d0_0 .net "c_in", 7 0, L_0x5555565eeb00;  1 drivers
v0x555555ea09b0_0 .net "c_out", 31 0, L_0x5555565ee970;  alias, 1 drivers
v0x555555ec8f70_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x555555ec6150_0 .net "cms_in", 8 0, L_0x5555565eec40;  1 drivers
v0x555555ef60d0_0 .net "cms_out", 35 0, L_0x5555565f1580;  alias, 1 drivers
v0x555555ef32b0 .array "cos_minus_sin", 0 3, 8 0;
v0x555555ef0490 .array "cos_plus_sin", 0 3, 8 0;
v0x555555eea850 .array "cosinus", 0 3, 7 0;
v0x555555ee7a30_0 .net "cps_in", 8 0, L_0x5555565eeba0;  1 drivers
v0x555555edefd0_0 .net "cps_out", 35 0, L_0x5555565f13a0;  alias, 1 drivers
v0x555555edc1b0_0 .net "we", 0 0, v0x555555f90e00_0;  alias, 1 drivers
E_0x555555ea85e0 .event negedge, v0x555555ec8f70_0;
v0x555555eea850_1 .array/port v0x555555eea850, 1;
v0x555555eea850_2 .array/port v0x555555eea850, 2;
v0x555555eea850_3 .array/port v0x555555eea850, 3;
L_0x5555565ee970 .concat8 [ 8 8 8 8], L_0x7f1be06cc068, v0x555555eea850_1, v0x555555eea850_2, v0x555555eea850_3;
v0x555555ef0490_1 .array/port v0x555555ef0490, 1;
v0x555555ef0490_2 .array/port v0x555555ef0490, 2;
LS_0x5555565f13a0_0_0 .concat [ 8 1 9 9], L_0x7f1be06cc0b0, o0x7f1be0786ea8, v0x555555ef0490_1, v0x555555ef0490_2;
v0x555555ef0490_3 .array/port v0x555555ef0490, 3;
LS_0x5555565f13a0_0_4 .concat [ 9 0 0 0], v0x555555ef0490_3;
L_0x5555565f13a0 .concat [ 27 9 0 0], LS_0x5555565f13a0_0_0, LS_0x5555565f13a0_0_4;
v0x555555ef32b0_1 .array/port v0x555555ef32b0, 1;
v0x555555ef32b0_2 .array/port v0x555555ef32b0, 2;
LS_0x5555565f1580_0_0 .concat [ 8 1 9 9], L_0x7f1be06cc0f8, o0x7f1be0786ed8, v0x555555ef32b0_1, v0x555555ef32b0_2;
v0x555555ef32b0_3 .array/port v0x555555ef32b0, 3;
LS_0x5555565f1580_0_4 .concat [ 9 0 0 0], v0x555555ef32b0_3;
L_0x5555565f1580 .concat [ 27 9 0 0], LS_0x5555565f1580_0_0, LS_0x5555565f1580_0_4;
S_0x555556366ef0 .scope generate, "genblk1[1]" "genblk1[1]" 10 32, 10 32 0, S_0x5555563640d0;
 .timescale -12 -12;
P_0x5555560dfd50 .param/l "i" 0 10 32, +C4<01>;
v0x555555f11d10_0 .net *"_ivl_2", 7 0, v0x555555eea850_1;  1 drivers
v0x555555f0eef0_0 .net *"_ivl_5", 8 0, v0x555555ef0490_1;  1 drivers
v0x555555f0c0d0_0 .net *"_ivl_8", 8 0, v0x555555ef32b0_1;  1 drivers
S_0x555556369d10 .scope generate, "genblk1[2]" "genblk1[2]" 10 32, 10 32 0, S_0x5555563640d0;
 .timescale -12 -12;
P_0x5555560da110 .param/l "i" 0 10 32, +C4<010>;
v0x555555f092b0_0 .net *"_ivl_2", 7 0, v0x555555eea850_2;  1 drivers
v0x555555f06490_0 .net *"_ivl_5", 8 0, v0x555555ef0490_2;  1 drivers
v0x555555f2ea50_0 .net *"_ivl_8", 8 0, v0x555555ef32b0_2;  1 drivers
S_0x555556353af0 .scope generate, "genblk1[3]" "genblk1[3]" 10 32, 10 32 0, S_0x5555563640d0;
 .timescale -12 -12;
P_0x5555560d44d0 .param/l "i" 0 10 32, +C4<011>;
v0x555555f2bc30_0 .net *"_ivl_2", 7 0, v0x555555eea850_3;  1 drivers
v0x555555ec3330_0 .net *"_ivl_5", 8 0, v0x555555ef0490_3;  1 drivers
v0x555555ec0510_0 .net *"_ivl_8", 8 0, v0x555555ef32b0_3;  1 drivers
S_0x5555563247d0 .scope module, "c_map" "c_mapper" 9 53, 11 1 0, S_0x5555563612b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 2 "stage";
    .port_info 3 /OUTPUT 1 "data_valid";
    .port_info 4 /OUTPUT 1 "we";
    .port_info 5 /OUTPUT 16 "c_out";
    .port_info 6 /OUTPUT 16 "cps_out";
    .port_info 7 /OUTPUT 16 "cms_out";
    .port_info 8 /OUTPUT 2 "count_data";
P_0x555555ed9390 .param/l "DATA_OUT" 1 11 16, C4<1>;
P_0x555555ed93d0 .param/l "IDLE" 1 11 15, C4<0>;
P_0x555555ed9410 .param/l "MSB" 0 11 2, +C4<00000000000000000000000000010000>;
P_0x555555ed9450 .param/l "N" 0 11 1, +C4<00000000000000000000000000001000>;
L_0x7f1be06cc140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e95b80_0 .net/2u *"_ivl_0", 0 0, L_0x7f1be06cc140;  1 drivers
L_0x7f1be06cc188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e92d60_0 .net/2u *"_ivl_4", 0 0, L_0x7f1be06cc188;  1 drivers
L_0x7f1be06cc1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e8d120_0 .net/2u *"_ivl_8", 0 0, L_0x7f1be06cc1d0;  1 drivers
v0x555555e8a300_0 .net "c_out", 15 0, v0x555555efbd10_0;  alias, 1 drivers
v0x555555e6c0c0_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x555555e6c160_0 .net "cms_out", 15 0, v0x555555e7d1a0_0;  alias, 1 drivers
v0x555555e692a0_0 .var "count_data", 1 0;
v0x555555e66480_0 .net "cps_out", 15 0, v0x555555e989a0_0;  alias, 1 drivers
v0x555555e63660_0 .var "data_valid", 0 0;
v0x555555e63700_0 .var/i "i", 31 0;
v0x555555e5da20_0 .net "stage", 1 0, v0x5555564af790_0;  alias, 1 drivers
v0x555555e5ac00_0 .var "stage_data", 1 0;
v0x555555f96a40_0 .net "start", 0 0, v0x5555564af560_0;  alias, 1 drivers
v0x555555f93c20_0 .var "state", 1 0;
v0x555555f90e00_0 .var "we", 0 0;
E_0x555555f6e940 .event posedge, v0x555555ec8f70_0;
L_0x5555565eece0 .concat [ 1 2 0 0], L_0x7f1be06cc140, v0x555555e5ac00_0;
L_0x5555565eedd0 .concat [ 1 2 0 0], L_0x7f1be06cc188, v0x555555e5ac00_0;
L_0x5555565eef10 .concat [ 1 2 0 0], L_0x7f1be06cc1d0, v0x555555e5ac00_0;
S_0x5555563275f0 .scope module, "c_rom" "ROM_c" 11 66, 5 1 0, S_0x5555563247d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555555ed6570_0 .net "addr", 2 0, L_0x5555565eece0;  1 drivers
v0x555555ed3750 .array "data", 0 7, 15 0;
v0x555555efbd10_0 .var "out", 15 0;
v0x555555ed3750_0 .array/port v0x555555ed3750, 0;
v0x555555ed3750_1 .array/port v0x555555ed3750, 1;
v0x555555ed3750_2 .array/port v0x555555ed3750, 2;
E_0x555555f71350/0 .event anyedge, v0x555555ed6570_0, v0x555555ed3750_0, v0x555555ed3750_1, v0x555555ed3750_2;
v0x555555ed3750_3 .array/port v0x555555ed3750, 3;
v0x555555ed3750_4 .array/port v0x555555ed3750, 4;
v0x555555ed3750_5 .array/port v0x555555ed3750, 5;
v0x555555ed3750_6 .array/port v0x555555ed3750, 6;
E_0x555555f71350/1 .event anyedge, v0x555555ed3750_3, v0x555555ed3750_4, v0x555555ed3750_5, v0x555555ed3750_6;
v0x555555ed3750_7 .array/port v0x555555ed3750, 7;
E_0x555555f71350/2 .event anyedge, v0x555555ed3750_7;
E_0x555555f71350 .event/or E_0x555555f71350/0, E_0x555555f71350/1, E_0x555555f71350/2;
S_0x55555632a410 .scope module, "cms_rom" "ROM_cms" 11 78, 5 53 0, S_0x5555563247d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555555ef8ef0_0 .net "addr", 2 0, L_0x5555565eef10;  1 drivers
v0x555555e82de0 .array "data", 0 7, 15 0;
v0x555555e7d1a0_0 .var "out", 15 0;
v0x555555e82de0_0 .array/port v0x555555e82de0, 0;
v0x555555e82de0_1 .array/port v0x555555e82de0, 1;
v0x555555e82de0_2 .array/port v0x555555e82de0, 2;
E_0x555555f76f90/0 .event anyedge, v0x555555ef8ef0_0, v0x555555e82de0_0, v0x555555e82de0_1, v0x555555e82de0_2;
v0x555555e82de0_3 .array/port v0x555555e82de0, 3;
v0x555555e82de0_4 .array/port v0x555555e82de0, 4;
v0x555555e82de0_5 .array/port v0x555555e82de0, 5;
v0x555555e82de0_6 .array/port v0x555555e82de0, 6;
E_0x555555f76f90/1 .event anyedge, v0x555555e82de0_3, v0x555555e82de0_4, v0x555555e82de0_5, v0x555555e82de0_6;
v0x555555e82de0_7 .array/port v0x555555e82de0, 7;
E_0x555555f76f90/2 .event anyedge, v0x555555e82de0_7;
E_0x555555f76f90 .event/or E_0x555555f76f90/0, E_0x555555f76f90/1, E_0x555555f76f90/2;
S_0x555556348270 .scope module, "cps_rom" "ROM_cps" 11 72, 5 36 0, S_0x5555563247d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x555555e77560_0 .net "addr", 2 0, L_0x5555565eedd0;  1 drivers
v0x555555e74740 .array "data", 0 7, 15 0;
v0x555555e989a0_0 .var "out", 15 0;
v0x555555e74740_0 .array/port v0x555555e74740, 0;
v0x555555e74740_1 .array/port v0x555555e74740, 1;
v0x555555e74740_2 .array/port v0x555555e74740, 2;
E_0x555555f7cbd0/0 .event anyedge, v0x555555e77560_0, v0x555555e74740_0, v0x555555e74740_1, v0x555555e74740_2;
v0x555555e74740_3 .array/port v0x555555e74740, 3;
v0x555555e74740_4 .array/port v0x555555e74740, 4;
v0x555555e74740_5 .array/port v0x555555e74740, 5;
v0x555555e74740_6 .array/port v0x555555e74740, 6;
E_0x555555f7cbd0/1 .event anyedge, v0x555555e74740_3, v0x555555e74740_4, v0x555555e74740_5, v0x555555e74740_6;
v0x555555e74740_7 .array/port v0x555555e74740, 7;
E_0x555555f7cbd0/2 .event anyedge, v0x555555e74740_7;
E_0x555555f7cbd0 .event/or E_0x555555f7cbd0/0, E_0x555555f7cbd0/1, E_0x555555f7cbd0/2;
S_0x55555634b090 .scope module, "idx_map" "index_mapper" 9 78, 12 1 0, S_0x5555563612b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "index_in";
    .port_info 1 /INPUT 2 "stage";
    .port_info 2 /OUTPUT 3 "index_out";
P_0x555555f81f20 .param/l "MSB" 0 12 1, +C4<00000000000000000000000000000011>;
P_0x555555f81f60 .param/l "N" 0 12 1, +C4<00000000000000000000000000001000>;
L_0x5555565ef6f0 .functor BUFZ 3, v0x555555f77dc0_0, C4<000>, C4<000>, C4<000>;
v0x555555f8dfe0_0 .var/i "i", 31 0;
v0x555555f883a0_0 .net "index_in", 2 0, v0x5555560ae340_0;  alias, 1 drivers
v0x555555f85580_0 .net "index_out", 2 0, L_0x5555565ef6f0;  alias, 1 drivers
v0x555555f7da00_0 .net "stage", 1 0, v0x5555564af790_0;  alias, 1 drivers
v0x555555f7abe0_0 .var "stage_plus", 1 0;
v0x555555f77dc0_0 .var "tmp", 2 0;
E_0x555555f7f9f0 .event anyedge, v0x555555e5da20_0, v0x555555f7abe0_0, v0x5555560ae340_0;
S_0x55555634deb0 .scope module, "input_regs" "reg_array" 9 68, 13 1 0, S_0x5555563612b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "addr";
    .port_info 2 /INPUT 16 "data";
    .port_info 3 /OUTPUT 128 "data_out";
P_0x555555e86c90 .param/l "MSB" 0 13 1, +C4<00000000000000000000000000010000>;
P_0x555555e86cd0 .param/l "N" 0 13 1, +C4<00000000000000000000000000001000>;
v0x555555f3a400_0 .net "addr", 2 0, L_0x5555565ef6f0;  alias, 1 drivers
v0x555555f36220_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x555555f64960_0 .net "data", 15 0, v0x55555609fca0_0;  alias, 1 drivers
v0x555555f64a00_0 .net "data_out", 127 0, L_0x5555565ef310;  alias, 1 drivers
v0x555555f61b40 .array "regs", 0 7, 15 0;
v0x555555f61b40_0 .array/port v0x555555f61b40, 0;
v0x555555f61b40_1 .array/port v0x555555f61b40, 1;
v0x555555f61b40_2 .array/port v0x555555f61b40, 2;
v0x555555f61b40_3 .array/port v0x555555f61b40, 3;
LS_0x5555565ef310_0_0 .concat8 [ 16 16 16 16], v0x555555f61b40_0, v0x555555f61b40_1, v0x555555f61b40_2, v0x555555f61b40_3;
v0x555555f61b40_4 .array/port v0x555555f61b40, 4;
v0x555555f61b40_5 .array/port v0x555555f61b40, 5;
v0x555555f61b40_6 .array/port v0x555555f61b40, 6;
v0x555555f61b40_7 .array/port v0x555555f61b40, 7;
LS_0x5555565ef310_0_4 .concat8 [ 16 16 16 16], v0x555555f61b40_4, v0x555555f61b40_5, v0x555555f61b40_6, v0x555555f61b40_7;
L_0x5555565ef310 .concat8 [ 64 64 0 0], LS_0x5555565ef310_0_0, LS_0x5555565ef310_0_4;
S_0x555556350cd0 .scope generate, "genblk1[0]" "genblk1[0]" 13 19, 13 19 0, S_0x55555634deb0;
 .timescale -12 -12;
P_0x5555560b0a90 .param/l "i" 0 13 19, +C4<00>;
v0x555555f74fa0_0 .net *"_ivl_2", 15 0, v0x555555f61b40_0;  1 drivers
S_0x5555563219b0 .scope generate, "genblk1[1]" "genblk1[1]" 13 19, 13 19 0, S_0x55555634deb0;
 .timescale -12 -12;
P_0x5555560a8030 .param/l "i" 0 13 19, +C4<01>;
v0x555555f6f360_0 .net *"_ivl_2", 15 0, v0x555555f61b40_1;  1 drivers
S_0x55555633d870 .scope generate, "genblk1[2]" "genblk1[2]" 13 19, 13 19 0, S_0x55555634deb0;
 .timescale -12 -12;
P_0x5555560a23f0 .param/l "i" 0 13 19, +C4<010>;
v0x555555f6c540_0 .net *"_ivl_2", 15 0, v0x555555f61b40_2;  1 drivers
S_0x555556340690 .scope generate, "genblk1[3]" "genblk1[3]" 13 19, 13 19 0, S_0x55555634deb0;
 .timescale -12 -12;
P_0x555555f2e380 .param/l "i" 0 13 19, +C4<011>;
v0x555555f4b8c0_0 .net *"_ivl_2", 15 0, v0x555555f61b40_3;  1 drivers
S_0x5555563434b0 .scope generate, "genblk1[4]" "genblk1[4]" 13 19, 13 19 0, S_0x55555634deb0;
 .timescale -12 -12;
P_0x555555f22b00 .param/l "i" 0 13 19, +C4<0100>;
v0x555555f48aa0_0 .net *"_ivl_2", 15 0, v0x555555f61b40_4;  1 drivers
S_0x555556316130 .scope generate, "genblk1[5]" "genblk1[5]" 13 19, 13 19 0, S_0x55555634deb0;
 .timescale -12 -12;
P_0x555555f1cec0 .param/l "i" 0 13 19, +C4<0101>;
v0x555555f45c80_0 .net *"_ivl_2", 15 0, v0x555555f61b40_5;  1 drivers
S_0x555556318f50 .scope generate, "genblk1[6]" "genblk1[6]" 13 19, 13 19 0, S_0x55555634deb0;
 .timescale -12 -12;
P_0x555555f14460 .param/l "i" 0 13 19, +C4<0110>;
v0x555555f42e60_0 .net *"_ivl_2", 15 0, v0x555555f61b40_6;  1 drivers
S_0x55555631bd70 .scope generate, "genblk1[7]" "genblk1[7]" 13 19, 13 19 0, S_0x55555634deb0;
 .timescale -12 -12;
P_0x555555f0e820 .param/l "i" 0 13 19, +C4<0111>;
v0x555555f3d220_0 .net *"_ivl_2", 15 0, v0x555555f61b40_7;  1 drivers
S_0x55555631eb90 .scope module, "test_fft_stage" "fft_stage" 9 26, 14 1 0, S_0x5555563612b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start_calc";
    .port_info 2 /INPUT 128 "input_regs";
    .port_info 3 /INPUT 32 "c_regs";
    .port_info 4 /INPUT 36 "cps_regs";
    .port_info 5 /INPUT 36 "cms_regs";
    .port_info 6 /OUTPUT 128 "output_data";
    .port_info 7 /OUTPUT 1 "data_valid";
P_0x555555df15f0 .param/l "MSB" 0 14 3, +C4<00000000000000000000000000001000>;
P_0x555555df1630 .param/l "MSB_IN" 0 14 2, +C4<00000000000000000000000000010000>;
P_0x555555df1670 .param/l "N" 0 14 1, +C4<00000000000000000000000000001000>;
v0x5555564ad410_0 .net "c_regs", 31 0, L_0x5555565ee970;  alias, 1 drivers
v0x5555564ad520_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555564ad5c0_0 .net "cms_regs", 35 0, L_0x5555565f1580;  alias, 1 drivers
v0x5555564ad6c0_0 .net "cps_regs", 35 0, L_0x5555565f13a0;  alias, 1 drivers
v0x5555564ad790_0 .net "data_valid", 0 0, L_0x5555565ee240;  alias, 1 drivers
v0x5555564ad880_0 .net "input_regs", 127 0, L_0x5555565ef310;  alias, 1 drivers
v0x5555564ad920_0 .net "output_data", 127 0, L_0x5555565ee330;  alias, 1 drivers
v0x5555564ad9f0_0 .net "start_calc", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x5555564ada90_0 .net "w_dv", 3 0, L_0x5555565ee0c0;  1 drivers
L_0x5555565214b0 .part L_0x5555565ef310, 0, 8;
L_0x555556521550 .part L_0x5555565ef310, 8, 8;
L_0x555556521680 .part L_0x5555565ef310, 64, 8;
L_0x555556521720 .part L_0x5555565ef310, 72, 8;
L_0x5555565217c0 .part L_0x5555565ee970, 0, 8;
L_0x555556521860 .part L_0x5555565f13a0, 0, 9;
L_0x555556521900 .part L_0x5555565f1580, 0, 9;
L_0x555556566390 .part L_0x5555565ef310, 16, 8;
L_0x555556566480 .part L_0x5555565ef310, 24, 8;
L_0x555556566630 .part L_0x5555565ef310, 80, 8;
L_0x555556566730 .part L_0x5555565ef310, 88, 8;
L_0x5555565667d0 .part L_0x5555565ee970, 8, 8;
L_0x5555565668e0 .part L_0x5555565f13a0, 9, 9;
L_0x555556566a10 .part L_0x5555565f1580, 9, 9;
L_0x5555565a9fe0 .part L_0x5555565ef310, 32, 8;
L_0x5555565aa080 .part L_0x5555565ef310, 40, 8;
L_0x5555565aa1b0 .part L_0x5555565ef310, 96, 8;
L_0x5555565aa250 .part L_0x5555565ef310, 104, 8;
L_0x5555565aa390 .part L_0x5555565ee970, 16, 8;
L_0x5555565aa430 .part L_0x5555565f13a0, 18, 9;
L_0x5555565aa2f0 .part L_0x5555565f1580, 18, 9;
L_0x5555565edb40 .part L_0x5555565ef310, 48, 8;
L_0x5555565aa4d0 .part L_0x5555565ef310, 56, 8;
L_0x5555565edeb0 .part L_0x5555565ef310, 112, 8;
L_0x5555565edbe0 .part L_0x5555565ef310, 120, 8;
L_0x5555565ee020 .part L_0x5555565ee970, 24, 8;
L_0x5555565edf50 .part L_0x5555565f13a0, 27, 9;
L_0x5555565ee1a0 .part L_0x5555565f1580, 27, 9;
L_0x5555565ee0c0 .concat8 [ 1 1 1 1], L_0x55555650b980, L_0x555556550570, L_0x5555565943a0, L_0x5555565d7e10;
LS_0x5555565ee330_0_0 .concat8 [ 8 8 8 8], v0x555555e8cdf0_0, v0x555555e87270_0, v0x555555eff160_0, v0x555555eff080_0;
LS_0x5555565ee330_0_4 .concat8 [ 8 8 8 8], v0x55555640cf50_0, v0x55555640ce70_0, v0x5555564ac070_0, v0x5555564abf90_0;
LS_0x5555565ee330_0_8 .concat8 [ 8 8 8 8], L_0x55555650ba90, L_0x55555650bb50, L_0x555556550680, L_0x555556550740;
LS_0x5555565ee330_0_12 .concat8 [ 8 8 8 8], L_0x5555565944b0, L_0x555556594570, L_0x5555565d7f20, L_0x5555565584e0;
L_0x5555565ee330 .concat8 [ 32 32 32 32], LS_0x5555565ee330_0_0, LS_0x5555565ee330_0_4, LS_0x5555565ee330_0_8, LS_0x5555565ee330_0_12;
L_0x5555565ee240 .part L_0x5555565ee0c0, 0, 1;
S_0x55555633aa50 .scope generate, "bfs[0]" "bfs[0]" 14 20, 14 20 0, S_0x55555631eb90;
 .timescale -12 -12;
P_0x555555eba200 .param/l "i" 0 14 20, +C4<00>;
S_0x555555d00cc0 .scope module, "butterfly" "bfprocessor" 14 22, 15 1 0, S_0x55555633aa50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x555555e77230_0 .net "A_im", 7 0, L_0x555556521550;  1 drivers
v0x555555e74410_0 .net "A_re", 7 0, L_0x5555565214b0;  1 drivers
v0x555555e98670_0 .net "B_im", 7 0, L_0x555556521720;  1 drivers
v0x555555e95850_0 .net "B_re", 7 0, L_0x555556521680;  1 drivers
v0x555555e92a30_0 .net "C_minus_S", 8 0, L_0x555556521900;  1 drivers
v0x555555e8fc10_0 .net "C_plus_S", 8 0, L_0x555556521860;  1 drivers
v0x555555e87270_0 .var "D_im", 7 0;
v0x555555e8cdf0_0 .var "D_re", 7 0;
v0x555555e89fd0_0 .net "E_im", 7 0, L_0x55555650bb50;  1 drivers
v0x555555e8a090_0 .net "E_re", 7 0, L_0x55555650ba90;  1 drivers
v0x555555e6bd90_0 .net *"_ivl_13", 0 0, L_0x555556515ed0;  1 drivers
v0x555555e6be50_0 .net *"_ivl_17", 0 0, L_0x555556516100;  1 drivers
v0x555555e68f70_0 .net *"_ivl_21", 0 0, L_0x55555651b550;  1 drivers
v0x555555e66150_0 .net *"_ivl_25", 0 0, L_0x55555651b700;  1 drivers
v0x555555e63330_0 .net *"_ivl_29", 0 0, L_0x555556520c20;  1 drivers
v0x555555e60510_0 .net *"_ivl_33", 0 0, L_0x555556520df0;  1 drivers
v0x555555e57a30_0 .net *"_ivl_5", 0 0, L_0x555556510ea0;  1 drivers
v0x555555e57ad0_0 .net *"_ivl_9", 0 0, L_0x555556511080;  1 drivers
v0x555555e5a8d0_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x555555e5a970_0 .net "data_valid", 0 0, L_0x55555650b980;  1 drivers
v0x555555f96710_0 .net "i_C", 7 0, L_0x5555565217c0;  1 drivers
v0x555555f967b0_0 .net "start_calc", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x555555f938f0_0 .net "w_d_im", 8 0, L_0x5555565154d0;  1 drivers
v0x555555f93990_0 .net "w_d_re", 8 0, L_0x5555565104a0;  1 drivers
v0x555555f90ad0_0 .net "w_e_im", 8 0, L_0x55555651aa90;  1 drivers
v0x555555f8dcb0_0 .net "w_e_re", 8 0, L_0x555556520160;  1 drivers
v0x555555f8ae90_0 .net "w_neg_b_im", 7 0, L_0x555556521310;  1 drivers
v0x555555f82590_0 .net "w_neg_b_re", 7 0, L_0x5555565210e0;  1 drivers
L_0x55555650bc10 .part L_0x555556520160, 1, 8;
L_0x55555650bd40 .part L_0x55555651aa90, 1, 8;
L_0x555556510ea0 .part L_0x5555565214b0, 7, 1;
L_0x555556510f40 .concat [ 8 1 0 0], L_0x5555565214b0, L_0x555556510ea0;
L_0x555556511080 .part L_0x555556521680, 7, 1;
L_0x555556511170 .concat [ 8 1 0 0], L_0x555556521680, L_0x555556511080;
L_0x555556515ed0 .part L_0x555556521550, 7, 1;
L_0x555556515f70 .concat [ 8 1 0 0], L_0x555556521550, L_0x555556515ed0;
L_0x555556516100 .part L_0x555556521720, 7, 1;
L_0x5555565161f0 .concat [ 8 1 0 0], L_0x555556521720, L_0x555556516100;
L_0x55555651b550 .part L_0x555556521550, 7, 1;
L_0x55555651b5f0 .concat [ 8 1 0 0], L_0x555556521550, L_0x55555651b550;
L_0x55555651b700 .part L_0x555556521310, 7, 1;
L_0x55555651b7f0 .concat [ 8 1 0 0], L_0x555556521310, L_0x55555651b700;
L_0x555556520c20 .part L_0x5555565214b0, 7, 1;
L_0x555556520cc0 .concat [ 8 1 0 0], L_0x5555565214b0, L_0x555556520c20;
L_0x555556520df0 .part L_0x5555565210e0, 7, 1;
L_0x555556520ee0 .concat [ 8 1 0 0], L_0x5555565210e0, L_0x555556520df0;
S_0x555555d01940 .scope module, "adder_D_im" "N_bit_adder" 15 51, 16 1 0, S_0x555555d00cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555555eae980 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x5555562be700_0 .net "answer", 8 0, L_0x5555565154d0;  alias, 1 drivers
v0x5555562dabe0_0 .net "carry", 8 0, L_0x555556515a70;  1 drivers
v0x5555562d7dc0_0 .net "carry_out", 0 0, L_0x555556515760;  1 drivers
v0x5555562d4fa0_0 .net "input1", 8 0, L_0x555556515f70;  1 drivers
v0x5555562d2180_0 .net "input2", 8 0, L_0x5555565161f0;  1 drivers
L_0x5555565113e0 .part L_0x555556515f70, 0, 1;
L_0x555556511480 .part L_0x5555565161f0, 0, 1;
L_0x555556511ab0 .part L_0x555556515f70, 1, 1;
L_0x555556511b50 .part L_0x5555565161f0, 1, 1;
L_0x555556511c80 .part L_0x555556515a70, 0, 1;
L_0x555556512080 .part L_0x555556515f70, 2, 1;
L_0x5555565121b0 .part L_0x5555565161f0, 2, 1;
L_0x5555565122e0 .part L_0x555556515a70, 1, 1;
L_0x555556512900 .part L_0x555556515f70, 3, 1;
L_0x555556512ac0 .part L_0x5555565161f0, 3, 1;
L_0x555556512c80 .part L_0x555556515a70, 2, 1;
L_0x5555565131b0 .part L_0x555556515f70, 4, 1;
L_0x555556513350 .part L_0x5555565161f0, 4, 1;
L_0x555556513480 .part L_0x555556515a70, 3, 1;
L_0x555556513aa0 .part L_0x555556515f70, 5, 1;
L_0x555556513bd0 .part L_0x5555565161f0, 5, 1;
L_0x555556513d90 .part L_0x555556515a70, 4, 1;
L_0x5555565143a0 .part L_0x555556515f70, 6, 1;
L_0x555556514570 .part L_0x5555565161f0, 6, 1;
L_0x555556514610 .part L_0x555556515a70, 5, 1;
L_0x5555565144d0 .part L_0x555556515f70, 7, 1;
L_0x555556514d60 .part L_0x5555565161f0, 7, 1;
L_0x555556514740 .part L_0x555556515a70, 6, 1;
L_0x5555565153a0 .part L_0x555556515f70, 8, 1;
L_0x555556514e00 .part L_0x5555565161f0, 8, 1;
L_0x555556515630 .part L_0x555556515a70, 7, 1;
LS_0x5555565154d0_0_0 .concat8 [ 1 1 1 1], L_0x555556511260, L_0x555556511590, L_0x555556511e20, L_0x555556512480;
LS_0x5555565154d0_0_4 .concat8 [ 1 1 1 1], L_0x555556512e20, L_0x5555565136c0, L_0x555556513f30, L_0x555556514860;
LS_0x5555565154d0_0_8 .concat8 [ 1 0 0 0], L_0x555556514f30;
L_0x5555565154d0 .concat8 [ 4 4 1 0], LS_0x5555565154d0_0_0, LS_0x5555565154d0_0_4, LS_0x5555565154d0_0_8;
LS_0x555556515a70_0_0 .concat8 [ 1 1 1 1], L_0x5555565112d0, L_0x5555565119a0, L_0x555556512010, L_0x5555565127f0;
LS_0x555556515a70_0_4 .concat8 [ 1 1 1 1], L_0x5555565130a0, L_0x555556513990, L_0x555556514290, L_0x555556514bc0;
LS_0x555556515a70_0_8 .concat8 [ 1 0 0 0], L_0x555556515290;
L_0x555556515a70 .concat8 [ 4 4 1 0], LS_0x555556515a70_0_0, LS_0x555556515a70_0_4, LS_0x555556515a70_0_8;
L_0x555556515760 .part L_0x555556515a70, 8, 1;
S_0x555555cfefa0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555555d01940;
 .timescale -12 -12;
P_0x555555ea5f20 .param/l "i" 0 16 14, +C4<00>;
S_0x55555632f1d0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555555cfefa0;
 .timescale -12 -12;
S_0x555556331ff0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x55555632f1d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556511260 .functor XOR 1, L_0x5555565113e0, L_0x555556511480, C4<0>, C4<0>;
L_0x5555565112d0 .functor AND 1, L_0x5555565113e0, L_0x555556511480, C4<1>, C4<1>;
v0x555555f5ed20_0 .net "c", 0 0, L_0x5555565112d0;  1 drivers
v0x555555f5bf00_0 .net "s", 0 0, L_0x555556511260;  1 drivers
v0x555555f562c0_0 .net "x", 0 0, L_0x5555565113e0;  1 drivers
v0x555555f534a0_0 .net "y", 0 0, L_0x555556511480;  1 drivers
S_0x555556334e10 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555555d01940;
 .timescale -12 -12;
P_0x555555ef8820 .param/l "i" 0 16 14, +C4<01>;
S_0x555556337c30 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556334e10;
 .timescale -12 -12;
S_0x555555d00880 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556337c30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556511520 .functor XOR 1, L_0x555556511ab0, L_0x555556511b50, C4<0>, C4<0>;
L_0x555556511590 .functor XOR 1, L_0x555556511520, L_0x555556511c80, C4<0>, C4<0>;
L_0x555556511650 .functor AND 1, L_0x555556511b50, L_0x555556511c80, C4<1>, C4<1>;
L_0x555556511760 .functor AND 1, L_0x555556511ab0, L_0x555556511b50, C4<1>, C4<1>;
L_0x555556511820 .functor OR 1, L_0x555556511650, L_0x555556511760, C4<0>, C4<0>;
L_0x555556511930 .functor AND 1, L_0x555556511ab0, L_0x555556511c80, C4<1>, C4<1>;
L_0x5555565119a0 .functor OR 1, L_0x555556511820, L_0x555556511930, C4<0>, C4<0>;
v0x555555e52f40_0 .net *"_ivl_0", 0 0, L_0x555556511520;  1 drivers
v0x555556231140_0 .net *"_ivl_10", 0 0, L_0x555556511930;  1 drivers
v0x5555561c99b0_0 .net *"_ivl_4", 0 0, L_0x555556511650;  1 drivers
v0x55555611a490_0 .net *"_ivl_6", 0 0, L_0x555556511760;  1 drivers
v0x555556105200_0 .net *"_ivl_8", 0 0, L_0x555556511820;  1 drivers
v0x555556130050_0 .net "c_in", 0 0, L_0x555556511c80;  1 drivers
v0x5555561300f0_0 .net "c_out", 0 0, L_0x5555565119a0;  1 drivers
v0x555556081980_0 .net "s", 0 0, L_0x555556511590;  1 drivers
v0x555556081a20_0 .net "x", 0 0, L_0x555556511ab0;  1 drivers
v0x555555fd2460_0 .net "y", 0 0, L_0x555556511b50;  1 drivers
S_0x5555561b4000 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555555d01940;
 .timescale -12 -12;
P_0x555555eecfa0 .param/l "i" 0 16 14, +C4<010>;
S_0x5555561b6e20 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561b4000;
 .timescale -12 -12;
S_0x5555561b9c40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561b6e20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556511db0 .functor XOR 1, L_0x555556512080, L_0x5555565121b0, C4<0>, C4<0>;
L_0x555556511e20 .functor XOR 1, L_0x555556511db0, L_0x5555565122e0, C4<0>, C4<0>;
L_0x555556511e90 .functor AND 1, L_0x5555565121b0, L_0x5555565122e0, C4<1>, C4<1>;
L_0x5555564f8660 .functor AND 1, L_0x555556512080, L_0x5555565121b0, C4<1>, C4<1>;
L_0x5555564dbf30 .functor OR 1, L_0x555556511e90, L_0x5555564f8660, C4<0>, C4<0>;
L_0x555556511fa0 .functor AND 1, L_0x555556512080, L_0x5555565122e0, C4<1>, C4<1>;
L_0x555556512010 .functor OR 1, L_0x5555564dbf30, L_0x555556511fa0, C4<0>, C4<0>;
v0x555555fbd1d0_0 .net *"_ivl_0", 0 0, L_0x555556511db0;  1 drivers
v0x555555fe8020_0 .net *"_ivl_10", 0 0, L_0x555556511fa0;  1 drivers
v0x555555f9fac0_0 .net *"_ivl_4", 0 0, L_0x555556511e90;  1 drivers
v0x555555f35180_0 .net *"_ivl_6", 0 0, L_0x5555564f8660;  1 drivers
v0x555555e85c60_0 .net *"_ivl_8", 0 0, L_0x5555564dbf30;  1 drivers
v0x555555e709d0_0 .net "c_in", 0 0, L_0x5555565122e0;  1 drivers
v0x555555e70a70_0 .net "c_out", 0 0, L_0x555556512010;  1 drivers
v0x555555e9b820_0 .net "s", 0 0, L_0x555556511e20;  1 drivers
v0x555555e9b8c0_0 .net "x", 0 0, L_0x555556512080;  1 drivers
v0x555555e2efd0_0 .net "y", 0 0, L_0x5555565121b0;  1 drivers
S_0x5555561bca60 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555555d01940;
 .timescale -12 -12;
P_0x555555ee1720 .param/l "i" 0 16 14, +C4<011>;
S_0x5555561bf880 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561bca60;
 .timescale -12 -12;
S_0x5555561c26a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561bf880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556512410 .functor XOR 1, L_0x555556512900, L_0x555556512ac0, C4<0>, C4<0>;
L_0x555556512480 .functor XOR 1, L_0x555556512410, L_0x555556512c80, C4<0>, C4<0>;
L_0x5555565124f0 .functor AND 1, L_0x555556512ac0, L_0x555556512c80, C4<1>, C4<1>;
L_0x5555565125b0 .functor AND 1, L_0x555556512900, L_0x555556512ac0, C4<1>, C4<1>;
L_0x555556512670 .functor OR 1, L_0x5555565124f0, L_0x5555565125b0, C4<0>, C4<0>;
L_0x555556512780 .functor AND 1, L_0x555556512900, L_0x555556512c80, C4<1>, C4<1>;
L_0x5555565127f0 .functor OR 1, L_0x555556512670, L_0x555556512780, C4<0>, C4<0>;
v0x555555dbbd70_0 .net *"_ivl_0", 0 0, L_0x555556512410;  1 drivers
v0x555556344e80_0 .net *"_ivl_10", 0 0, L_0x555556512780;  1 drivers
v0x555556344830_0 .net *"_ivl_4", 0 0, L_0x5555565124f0;  1 drivers
v0x55555632bde0_0 .net *"_ivl_6", 0 0, L_0x5555565125b0;  1 drivers
v0x5555563126d0_0 .net *"_ivl_8", 0 0, L_0x555556512670;  1 drivers
v0x555556312120_0 .net "c_in", 0 0, L_0x555556512c80;  1 drivers
v0x5555563121e0_0 .net "c_out", 0 0, L_0x5555565127f0;  1 drivers
v0x55555624bf90_0 .net "s", 0 0, L_0x555556512480;  1 drivers
v0x55555624c030_0 .net "x", 0 0, L_0x555556512900;  1 drivers
v0x555556262d40_0 .net "y", 0 0, L_0x555556512ac0;  1 drivers
S_0x5555561c54c0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555555d01940;
 .timescale -12 -12;
P_0x555555ed3080 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555561b11e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561c54c0;
 .timescale -12 -12;
S_0x55555619cf00 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561b11e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556512db0 .functor XOR 1, L_0x5555565131b0, L_0x555556513350, C4<0>, C4<0>;
L_0x555556512e20 .functor XOR 1, L_0x555556512db0, L_0x555556513480, C4<0>, C4<0>;
L_0x555556512e90 .functor AND 1, L_0x555556513350, L_0x555556513480, C4<1>, C4<1>;
L_0x555556512f00 .functor AND 1, L_0x5555565131b0, L_0x555556513350, C4<1>, C4<1>;
L_0x555556512f70 .functor OR 1, L_0x555556512e90, L_0x555556512f00, C4<0>, C4<0>;
L_0x555556513030 .functor AND 1, L_0x5555565131b0, L_0x555556513480, C4<1>, C4<1>;
L_0x5555565130a0 .functor OR 1, L_0x555556512f70, L_0x555556513030, C4<0>, C4<0>;
v0x5555562f1440_0 .net *"_ivl_0", 0 0, L_0x555556512db0;  1 drivers
v0x55555630d920_0 .net *"_ivl_10", 0 0, L_0x555556513030;  1 drivers
v0x55555630ab00_0 .net *"_ivl_4", 0 0, L_0x555556512e90;  1 drivers
v0x555556307ce0_0 .net *"_ivl_6", 0 0, L_0x555556512f00;  1 drivers
v0x555556304ec0_0 .net *"_ivl_8", 0 0, L_0x555556512f70;  1 drivers
v0x5555563020a0_0 .net "c_in", 0 0, L_0x555556513480;  1 drivers
v0x555556302160_0 .net "c_out", 0 0, L_0x5555565130a0;  1 drivers
v0x5555562ff280_0 .net "s", 0 0, L_0x555556512e20;  1 drivers
v0x5555562ff340_0 .net "x", 0 0, L_0x5555565131b0;  1 drivers
v0x5555562fc510_0 .net "y", 0 0, L_0x555556513350;  1 drivers
S_0x55555619fd20 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555555d01940;
 .timescale -12 -12;
P_0x555555e79cb0 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555561a2b40 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555619fd20;
 .timescale -12 -12;
S_0x5555561a5960 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561a2b40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565132e0 .functor XOR 1, L_0x555556513aa0, L_0x555556513bd0, C4<0>, C4<0>;
L_0x5555565136c0 .functor XOR 1, L_0x5555565132e0, L_0x555556513d90, C4<0>, C4<0>;
L_0x555556513730 .functor AND 1, L_0x555556513bd0, L_0x555556513d90, C4<1>, C4<1>;
L_0x5555565137a0 .functor AND 1, L_0x555556513aa0, L_0x555556513bd0, C4<1>, C4<1>;
L_0x555556513810 .functor OR 1, L_0x555556513730, L_0x5555565137a0, C4<0>, C4<0>;
L_0x555556513920 .functor AND 1, L_0x555556513aa0, L_0x555556513d90, C4<1>, C4<1>;
L_0x555556513990 .functor OR 1, L_0x555556513810, L_0x555556513920, C4<0>, C4<0>;
v0x5555562f9640_0 .net *"_ivl_0", 0 0, L_0x5555565132e0;  1 drivers
v0x5555562f6820_0 .net *"_ivl_10", 0 0, L_0x555556513920;  1 drivers
v0x5555562f3a00_0 .net *"_ivl_4", 0 0, L_0x555556513730;  1 drivers
v0x5555562f0be0_0 .net *"_ivl_6", 0 0, L_0x5555565137a0;  1 drivers
v0x5555562eddc0_0 .net *"_ivl_8", 0 0, L_0x555556513810;  1 drivers
v0x5555562eafa0_0 .net "c_in", 0 0, L_0x555556513d90;  1 drivers
v0x5555562eb060_0 .net "c_out", 0 0, L_0x555556513990;  1 drivers
v0x5555562e8180_0 .net "s", 0 0, L_0x5555565136c0;  1 drivers
v0x5555562e8240_0 .net "x", 0 0, L_0x555556513aa0;  1 drivers
v0x5555562e5410_0 .net "y", 0 0, L_0x555556513bd0;  1 drivers
S_0x5555561a8780 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555555d01940;
 .timescale -12 -12;
P_0x555555e954b0 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555561ab5a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561a8780;
 .timescale -12 -12;
S_0x5555561ae3c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561ab5a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556513ec0 .functor XOR 1, L_0x5555565143a0, L_0x555556514570, C4<0>, C4<0>;
L_0x555556513f30 .functor XOR 1, L_0x555556513ec0, L_0x555556514610, C4<0>, C4<0>;
L_0x555556513fa0 .functor AND 1, L_0x555556514570, L_0x555556514610, C4<1>, C4<1>;
L_0x555556514010 .functor AND 1, L_0x5555565143a0, L_0x555556514570, C4<1>, C4<1>;
L_0x5555565140d0 .functor OR 1, L_0x555556513fa0, L_0x555556514010, C4<0>, C4<0>;
L_0x5555565141e0 .functor AND 1, L_0x5555565143a0, L_0x555556514610, C4<1>, C4<1>;
L_0x555556514290 .functor OR 1, L_0x5555565140d0, L_0x5555565141e0, C4<0>, C4<0>;
v0x5555562e2540_0 .net *"_ivl_0", 0 0, L_0x555556513ec0;  1 drivers
v0x5555562df9f0_0 .net *"_ivl_10", 0 0, L_0x5555565141e0;  1 drivers
v0x5555562df710_0 .net *"_ivl_4", 0 0, L_0x555556513fa0;  1 drivers
v0x5555562df170_0 .net *"_ivl_6", 0 0, L_0x555556514010;  1 drivers
v0x5555562ded70_0 .net *"_ivl_8", 0 0, L_0x5555565140d0;  1 drivers
v0x55555628b960_0 .net "c_in", 0 0, L_0x555556514610;  1 drivers
v0x55555628ba20_0 .net "c_out", 0 0, L_0x555556514290;  1 drivers
v0x5555562a7e40_0 .net "s", 0 0, L_0x555556513f30;  1 drivers
v0x5555562a7f00_0 .net "x", 0 0, L_0x5555565143a0;  1 drivers
v0x5555562a50d0_0 .net "y", 0 0, L_0x555556514570;  1 drivers
S_0x55555619a0e0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555555d01940;
 .timescale -12 -12;
P_0x555555e89c30 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555614e520 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555619a0e0;
 .timescale -12 -12;
S_0x555556151340 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555614e520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565147f0 .functor XOR 1, L_0x5555565144d0, L_0x555556514d60, C4<0>, C4<0>;
L_0x555556514860 .functor XOR 1, L_0x5555565147f0, L_0x555556514740, C4<0>, C4<0>;
L_0x5555565148d0 .functor AND 1, L_0x555556514d60, L_0x555556514740, C4<1>, C4<1>;
L_0x555556514940 .functor AND 1, L_0x5555565144d0, L_0x555556514d60, C4<1>, C4<1>;
L_0x555556514a00 .functor OR 1, L_0x5555565148d0, L_0x555556514940, C4<0>, C4<0>;
L_0x555556514b10 .functor AND 1, L_0x5555565144d0, L_0x555556514740, C4<1>, C4<1>;
L_0x555556514bc0 .functor OR 1, L_0x555556514a00, L_0x555556514b10, C4<0>, C4<0>;
v0x5555562a2200_0 .net *"_ivl_0", 0 0, L_0x5555565147f0;  1 drivers
v0x55555629f3e0_0 .net *"_ivl_10", 0 0, L_0x555556514b10;  1 drivers
v0x55555629c5c0_0 .net *"_ivl_4", 0 0, L_0x5555565148d0;  1 drivers
v0x5555562997a0_0 .net *"_ivl_6", 0 0, L_0x555556514940;  1 drivers
v0x555556296980_0 .net *"_ivl_8", 0 0, L_0x555556514a00;  1 drivers
v0x555556293b60_0 .net "c_in", 0 0, L_0x555556514740;  1 drivers
v0x555556293c20_0 .net "c_out", 0 0, L_0x555556514bc0;  1 drivers
v0x555556290d40_0 .net "s", 0 0, L_0x555556514860;  1 drivers
v0x555556290e00_0 .net "x", 0 0, L_0x5555565144d0;  1 drivers
v0x55555628dfd0_0 .net "y", 0 0, L_0x555556514d60;  1 drivers
S_0x555556154160 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555555d01940;
 .timescale -12 -12;
P_0x55555628b190 .param/l "i" 0 16 14, +C4<01000>;
S_0x555556156f80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556154160;
 .timescale -12 -12;
S_0x555556159da0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556156f80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556514ec0 .functor XOR 1, L_0x5555565153a0, L_0x555556514e00, C4<0>, C4<0>;
L_0x555556514f30 .functor XOR 1, L_0x555556514ec0, L_0x555556515630, C4<0>, C4<0>;
L_0x555556514fa0 .functor AND 1, L_0x555556514e00, L_0x555556515630, C4<1>, C4<1>;
L_0x555556515010 .functor AND 1, L_0x5555565153a0, L_0x555556514e00, C4<1>, C4<1>;
L_0x5555565150d0 .functor OR 1, L_0x555556514fa0, L_0x555556515010, C4<0>, C4<0>;
L_0x5555565151e0 .functor AND 1, L_0x5555565153a0, L_0x555556515630, C4<1>, C4<1>;
L_0x555556515290 .functor OR 1, L_0x5555565150d0, L_0x5555565151e0, C4<0>, C4<0>;
v0x5555562882e0_0 .net *"_ivl_0", 0 0, L_0x555556514ec0;  1 drivers
v0x5555562854c0_0 .net *"_ivl_10", 0 0, L_0x5555565151e0;  1 drivers
v0x5555562826a0_0 .net *"_ivl_4", 0 0, L_0x555556514fa0;  1 drivers
v0x55555627f880_0 .net *"_ivl_6", 0 0, L_0x555556515010;  1 drivers
v0x55555627ca60_0 .net *"_ivl_8", 0 0, L_0x5555565150d0;  1 drivers
v0x555556279ec0_0 .net "c_in", 0 0, L_0x555556515630;  1 drivers
v0x555556279f80_0 .net "c_out", 0 0, L_0x555556515290;  1 drivers
v0x555556279b00_0 .net "s", 0 0, L_0x555556514f30;  1 drivers
v0x555556279bc0_0 .net "x", 0 0, L_0x5555565153a0;  1 drivers
v0x555556279670_0 .net "y", 0 0, L_0x555556514e00;  1 drivers
S_0x55555615cbc0 .scope module, "adder_D_re" "N_bit_adder" 15 42, 16 1 0, S_0x555555d00cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555555e5d350 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x555556345410_0 .net "answer", 8 0, L_0x5555565104a0;  alias, 1 drivers
v0x55555632a790_0 .net "carry", 8 0, L_0x555556510a40;  1 drivers
v0x555556327970_0 .net "carry_out", 0 0, L_0x555556510730;  1 drivers
v0x555556324b50_0 .net "input1", 8 0, L_0x555556510f40;  1 drivers
v0x555556321d30_0 .net "input2", 8 0, L_0x555556511170;  1 drivers
L_0x55555650bff0 .part L_0x555556510f40, 0, 1;
L_0x55555650c090 .part L_0x555556511170, 0, 1;
L_0x55555650c700 .part L_0x555556510f40, 1, 1;
L_0x55555650c830 .part L_0x555556511170, 1, 1;
L_0x55555650c960 .part L_0x555556510a40, 0, 1;
L_0x55555650d010 .part L_0x555556510f40, 2, 1;
L_0x55555650d180 .part L_0x555556511170, 2, 1;
L_0x55555650d2b0 .part L_0x555556510a40, 1, 1;
L_0x55555650d920 .part L_0x555556510f40, 3, 1;
L_0x55555650dae0 .part L_0x555556511170, 3, 1;
L_0x55555650dca0 .part L_0x555556510a40, 2, 1;
L_0x55555650e1c0 .part L_0x555556510f40, 4, 1;
L_0x55555650e360 .part L_0x555556511170, 4, 1;
L_0x55555650e490 .part L_0x555556510a40, 3, 1;
L_0x55555650ea70 .part L_0x555556510f40, 5, 1;
L_0x55555650eba0 .part L_0x555556511170, 5, 1;
L_0x55555650ed60 .part L_0x555556510a40, 4, 1;
L_0x55555650f370 .part L_0x555556510f40, 6, 1;
L_0x55555650f540 .part L_0x555556511170, 6, 1;
L_0x55555650f5e0 .part L_0x555556510a40, 5, 1;
L_0x55555650f4a0 .part L_0x555556510f40, 7, 1;
L_0x55555650fd30 .part L_0x555556511170, 7, 1;
L_0x55555650f710 .part L_0x555556510a40, 6, 1;
L_0x555556510370 .part L_0x555556510f40, 8, 1;
L_0x55555650fdd0 .part L_0x555556511170, 8, 1;
L_0x555556510600 .part L_0x555556510a40, 7, 1;
LS_0x5555565104a0_0_0 .concat8 [ 1 1 1 1], L_0x55555650be70, L_0x55555650c1a0, L_0x55555650cb00, L_0x55555650d4a0;
LS_0x5555565104a0_0_4 .concat8 [ 1 1 1 1], L_0x55555650de40, L_0x55555650e650, L_0x55555650ef00, L_0x55555650f830;
LS_0x5555565104a0_0_8 .concat8 [ 1 0 0 0], L_0x55555650ff00;
L_0x5555565104a0 .concat8 [ 4 4 1 0], LS_0x5555565104a0_0_0, LS_0x5555565104a0_0_4, LS_0x5555565104a0_0_8;
LS_0x555556510a40_0_0 .concat8 [ 1 1 1 1], L_0x55555650bee0, L_0x55555650c5f0, L_0x55555650cf00, L_0x55555650d810;
LS_0x555556510a40_0_4 .concat8 [ 1 1 1 1], L_0x55555650e0b0, L_0x55555650e960, L_0x55555650f260, L_0x55555650fb90;
LS_0x555556510a40_0_8 .concat8 [ 1 0 0 0], L_0x555556510260;
L_0x555556510a40 .concat8 [ 4 4 1 0], LS_0x555556510a40_0_0, LS_0x555556510a40_0_4, LS_0x555556510a40_0_8;
L_0x555556510730 .part L_0x555556510a40, 8, 1;
S_0x55555615f9e0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x55555615cbc0;
 .timescale -12 -12;
P_0x555555f96370 .param/l "i" 0 16 14, +C4<00>;
S_0x55555614b700 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x55555615f9e0;
 .timescale -12 -12;
S_0x555556137420 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x55555614b700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555650be70 .functor XOR 1, L_0x55555650bff0, L_0x55555650c090, C4<0>, C4<0>;
L_0x55555650bee0 .functor AND 1, L_0x55555650bff0, L_0x55555650c090, C4<1>, C4<1>;
v0x5555562cf360_0 .net "c", 0 0, L_0x55555650bee0;  1 drivers
v0x5555562cf420_0 .net "s", 0 0, L_0x55555650be70;  1 drivers
v0x5555562cc540_0 .net "x", 0 0, L_0x55555650bff0;  1 drivers
v0x5555562c9720_0 .net "y", 0 0, L_0x55555650c090;  1 drivers
S_0x55555613a240 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x55555615cbc0;
 .timescale -12 -12;
P_0x555555f87cd0 .param/l "i" 0 16 14, +C4<01>;
S_0x55555613d060 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555613a240;
 .timescale -12 -12;
S_0x55555613fe80 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555613d060;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555650c130 .functor XOR 1, L_0x55555650c700, L_0x55555650c830, C4<0>, C4<0>;
L_0x55555650c1a0 .functor XOR 1, L_0x55555650c130, L_0x55555650c960, C4<0>, C4<0>;
L_0x55555650c260 .functor AND 1, L_0x55555650c830, L_0x55555650c960, C4<1>, C4<1>;
L_0x55555650c370 .functor AND 1, L_0x55555650c700, L_0x55555650c830, C4<1>, C4<1>;
L_0x55555650c430 .functor OR 1, L_0x55555650c260, L_0x55555650c370, C4<0>, C4<0>;
L_0x55555650c540 .functor AND 1, L_0x55555650c700, L_0x55555650c960, C4<1>, C4<1>;
L_0x55555650c5f0 .functor OR 1, L_0x55555650c430, L_0x55555650c540, C4<0>, C4<0>;
v0x5555562c6900_0 .net *"_ivl_0", 0 0, L_0x55555650c130;  1 drivers
v0x5555562c3ae0_0 .net *"_ivl_10", 0 0, L_0x55555650c540;  1 drivers
v0x5555562c0cc0_0 .net *"_ivl_4", 0 0, L_0x55555650c260;  1 drivers
v0x5555562bdea0_0 .net *"_ivl_6", 0 0, L_0x55555650c370;  1 drivers
v0x5555562bb080_0 .net *"_ivl_8", 0 0, L_0x55555650c430;  1 drivers
v0x5555562b8260_0 .net "c_in", 0 0, L_0x55555650c960;  1 drivers
v0x5555562b8320_0 .net "c_out", 0 0, L_0x55555650c5f0;  1 drivers
v0x5555562b5440_0 .net "s", 0 0, L_0x55555650c1a0;  1 drivers
v0x5555562b5500_0 .net "x", 0 0, L_0x55555650c700;  1 drivers
v0x5555562b2620_0 .net "y", 0 0, L_0x55555650c830;  1 drivers
S_0x555556142ca0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x55555615cbc0;
 .timescale -12 -12;
P_0x555555f7a510 .param/l "i" 0 16 14, +C4<010>;
S_0x555556145ac0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556142ca0;
 .timescale -12 -12;
S_0x5555561488e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556145ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555650ca90 .functor XOR 1, L_0x55555650d010, L_0x55555650d180, C4<0>, C4<0>;
L_0x55555650cb00 .functor XOR 1, L_0x55555650ca90, L_0x55555650d2b0, C4<0>, C4<0>;
L_0x55555650cb70 .functor AND 1, L_0x55555650d180, L_0x55555650d2b0, C4<1>, C4<1>;
L_0x55555650cc80 .functor AND 1, L_0x55555650d010, L_0x55555650d180, C4<1>, C4<1>;
L_0x55555650cd40 .functor OR 1, L_0x55555650cb70, L_0x55555650cc80, C4<0>, C4<0>;
L_0x55555650ce50 .functor AND 1, L_0x55555650d010, L_0x55555650d2b0, C4<1>, C4<1>;
L_0x55555650cf00 .functor OR 1, L_0x55555650cd40, L_0x55555650ce50, C4<0>, C4<0>;
v0x5555562af800_0 .net *"_ivl_0", 0 0, L_0x55555650ca90;  1 drivers
v0x5555562accb0_0 .net *"_ivl_10", 0 0, L_0x55555650ce50;  1 drivers
v0x5555562ac9d0_0 .net *"_ivl_4", 0 0, L_0x55555650cb70;  1 drivers
v0x5555562ac430_0 .net *"_ivl_6", 0 0, L_0x55555650cc80;  1 drivers
v0x5555562ac030_0 .net *"_ivl_8", 0 0, L_0x55555650cd40;  1 drivers
v0x555556261cb0_0 .net "c_in", 0 0, L_0x55555650d2b0;  1 drivers
v0x555556261d70_0 .net "c_out", 0 0, L_0x55555650cf00;  1 drivers
v0x55555625ee90_0 .net "s", 0 0, L_0x55555650cb00;  1 drivers
v0x55555625ef50_0 .net "x", 0 0, L_0x55555650d010;  1 drivers
v0x55555625c070_0 .net "y", 0 0, L_0x55555650d180;  1 drivers
S_0x555556134600 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x55555615cbc0;
 .timescale -12 -12;
P_0x555555f6ec90 .param/l "i" 0 16 14, +C4<011>;
S_0x5555561840e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556134600;
 .timescale -12 -12;
S_0x555556186f00 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561840e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555650d430 .functor XOR 1, L_0x55555650d920, L_0x55555650dae0, C4<0>, C4<0>;
L_0x55555650d4a0 .functor XOR 1, L_0x55555650d430, L_0x55555650dca0, C4<0>, C4<0>;
L_0x55555650d510 .functor AND 1, L_0x55555650dae0, L_0x55555650dca0, C4<1>, C4<1>;
L_0x55555650d5d0 .functor AND 1, L_0x55555650d920, L_0x55555650dae0, C4<1>, C4<1>;
L_0x55555650d690 .functor OR 1, L_0x55555650d510, L_0x55555650d5d0, C4<0>, C4<0>;
L_0x55555650d7a0 .functor AND 1, L_0x55555650d920, L_0x55555650dca0, C4<1>, C4<1>;
L_0x55555650d810 .functor OR 1, L_0x55555650d690, L_0x55555650d7a0, C4<0>, C4<0>;
v0x555556259250_0 .net *"_ivl_0", 0 0, L_0x55555650d430;  1 drivers
v0x555556256430_0 .net *"_ivl_10", 0 0, L_0x55555650d7a0;  1 drivers
v0x555556253610_0 .net *"_ivl_4", 0 0, L_0x55555650d510;  1 drivers
v0x5555562507f0_0 .net *"_ivl_6", 0 0, L_0x55555650d5d0;  1 drivers
v0x55555624dcf0_0 .net *"_ivl_8", 0 0, L_0x55555650d690;  1 drivers
v0x55555624d9c0_0 .net "c_in", 0 0, L_0x55555650dca0;  1 drivers
v0x55555624da80_0 .net "c_out", 0 0, L_0x55555650d810;  1 drivers
v0x55555624d510_0 .net "s", 0 0, L_0x55555650d4a0;  1 drivers
v0x55555624d5d0_0 .net "x", 0 0, L_0x55555650d920;  1 drivers
v0x555556277920_0 .net "y", 0 0, L_0x55555650dae0;  1 drivers
S_0x555556189d20 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x55555615cbc0;
 .timescale -12 -12;
P_0x555555f455b0 .param/l "i" 0 16 14, +C4<0100>;
S_0x55555618cb40 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556189d20;
 .timescale -12 -12;
S_0x55555618f960 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555618cb40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555650ddd0 .functor XOR 1, L_0x55555650e1c0, L_0x55555650e360, C4<0>, C4<0>;
L_0x55555650de40 .functor XOR 1, L_0x55555650ddd0, L_0x55555650e490, C4<0>, C4<0>;
L_0x55555650deb0 .functor AND 1, L_0x55555650e360, L_0x55555650e490, C4<1>, C4<1>;
L_0x55555650df20 .functor AND 1, L_0x55555650e1c0, L_0x55555650e360, C4<1>, C4<1>;
L_0x55555650df90 .functor OR 1, L_0x55555650deb0, L_0x55555650df20, C4<0>, C4<0>;
L_0x55555650e000 .functor AND 1, L_0x55555650e1c0, L_0x55555650e490, C4<1>, C4<1>;
L_0x55555650e0b0 .functor OR 1, L_0x55555650df90, L_0x55555650e000, C4<0>, C4<0>;
v0x555556274a50_0 .net *"_ivl_0", 0 0, L_0x55555650ddd0;  1 drivers
v0x555556271c30_0 .net *"_ivl_10", 0 0, L_0x55555650e000;  1 drivers
v0x55555626ee10_0 .net *"_ivl_4", 0 0, L_0x55555650deb0;  1 drivers
v0x55555626bff0_0 .net *"_ivl_6", 0 0, L_0x55555650df20;  1 drivers
v0x5555562691d0_0 .net *"_ivl_8", 0 0, L_0x55555650df90;  1 drivers
v0x5555562663b0_0 .net "c_in", 0 0, L_0x55555650e490;  1 drivers
v0x555556266470_0 .net "c_out", 0 0, L_0x55555650e0b0;  1 drivers
v0x555556263900_0 .net "s", 0 0, L_0x55555650de40;  1 drivers
v0x5555562639c0_0 .net "x", 0 0, L_0x55555650e1c0;  1 drivers
v0x555556263720_0 .net "y", 0 0, L_0x55555650e360;  1 drivers
S_0x555556192780 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x55555615cbc0;
 .timescale -12 -12;
P_0x555555f39d30 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556131230 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556192780;
 .timescale -12 -12;
S_0x5555561812c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556131230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555650e2f0 .functor XOR 1, L_0x55555650ea70, L_0x55555650eba0, C4<0>, C4<0>;
L_0x55555650e650 .functor XOR 1, L_0x55555650e2f0, L_0x55555650ed60, C4<0>, C4<0>;
L_0x55555650e6c0 .functor AND 1, L_0x55555650eba0, L_0x55555650ed60, C4<1>, C4<1>;
L_0x55555650e730 .functor AND 1, L_0x55555650ea70, L_0x55555650eba0, C4<1>, C4<1>;
L_0x55555650e7a0 .functor OR 1, L_0x55555650e6c0, L_0x55555650e730, C4<0>, C4<0>;
L_0x55555650e8b0 .functor AND 1, L_0x55555650ea70, L_0x55555650ed60, C4<1>, C4<1>;
L_0x55555650e960 .functor OR 1, L_0x55555650e7a0, L_0x55555650e8b0, C4<0>, C4<0>;
v0x5555562631c0_0 .net *"_ivl_0", 0 0, L_0x55555650e2f0;  1 drivers
v0x55555625c8d0_0 .net *"_ivl_10", 0 0, L_0x55555650e8b0;  1 drivers
v0x55555624af90_0 .net *"_ivl_4", 0 0, L_0x55555650e6c0;  1 drivers
v0x555556248170_0 .net *"_ivl_6", 0 0, L_0x55555650e730;  1 drivers
v0x555556245350_0 .net *"_ivl_8", 0 0, L_0x55555650e7a0;  1 drivers
v0x555556242530_0 .net "c_in", 0 0, L_0x55555650ed60;  1 drivers
v0x5555562425f0_0 .net "c_out", 0 0, L_0x55555650e960;  1 drivers
v0x55555623f710_0 .net "s", 0 0, L_0x55555650e650;  1 drivers
v0x55555623f7d0_0 .net "x", 0 0, L_0x55555650ea70;  1 drivers
v0x55555623c9a0_0 .net "y", 0 0, L_0x55555650eba0;  1 drivers
S_0x55555616cfe0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x55555615cbc0;
 .timescale -12 -12;
P_0x555555f5e650 .param/l "i" 0 16 14, +C4<0110>;
S_0x55555616fe00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555616cfe0;
 .timescale -12 -12;
S_0x555556172c20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555616fe00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555650ee90 .functor XOR 1, L_0x55555650f370, L_0x55555650f540, C4<0>, C4<0>;
L_0x55555650ef00 .functor XOR 1, L_0x55555650ee90, L_0x55555650f5e0, C4<0>, C4<0>;
L_0x55555650ef70 .functor AND 1, L_0x55555650f540, L_0x55555650f5e0, C4<1>, C4<1>;
L_0x55555650efe0 .functor AND 1, L_0x55555650f370, L_0x55555650f540, C4<1>, C4<1>;
L_0x55555650f0a0 .functor OR 1, L_0x55555650ef70, L_0x55555650efe0, C4<0>, C4<0>;
L_0x55555650f1b0 .functor AND 1, L_0x55555650f370, L_0x55555650f5e0, C4<1>, C4<1>;
L_0x55555650f260 .functor OR 1, L_0x55555650f0a0, L_0x55555650f1b0, C4<0>, C4<0>;
v0x555556239ad0_0 .net *"_ivl_0", 0 0, L_0x55555650ee90;  1 drivers
v0x555556236cb0_0 .net *"_ivl_10", 0 0, L_0x55555650f1b0;  1 drivers
v0x555556234100_0 .net *"_ivl_4", 0 0, L_0x55555650ef70;  1 drivers
v0x555556233e10_0 .net *"_ivl_6", 0 0, L_0x55555650efe0;  1 drivers
v0x555556375910_0 .net *"_ivl_8", 0 0, L_0x55555650f0a0;  1 drivers
v0x555556372af0_0 .net "c_in", 0 0, L_0x55555650f5e0;  1 drivers
v0x555556372bb0_0 .net "c_out", 0 0, L_0x55555650f260;  1 drivers
v0x55555636fcd0_0 .net "s", 0 0, L_0x55555650ef00;  1 drivers
v0x55555636fd90_0 .net "x", 0 0, L_0x55555650f370;  1 drivers
v0x55555636cf60_0 .net "y", 0 0, L_0x55555650f540;  1 drivers
S_0x555556175a40 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x55555615cbc0;
 .timescale -12 -12;
P_0x555555f52dd0 .param/l "i" 0 16 14, +C4<0111>;
S_0x555556178860 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556175a40;
 .timescale -12 -12;
S_0x55555617b680 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556178860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555650f7c0 .functor XOR 1, L_0x55555650f4a0, L_0x55555650fd30, C4<0>, C4<0>;
L_0x55555650f830 .functor XOR 1, L_0x55555650f7c0, L_0x55555650f710, C4<0>, C4<0>;
L_0x55555650f8a0 .functor AND 1, L_0x55555650fd30, L_0x55555650f710, C4<1>, C4<1>;
L_0x55555650f910 .functor AND 1, L_0x55555650f4a0, L_0x55555650fd30, C4<1>, C4<1>;
L_0x55555650f9d0 .functor OR 1, L_0x55555650f8a0, L_0x55555650f910, C4<0>, C4<0>;
L_0x55555650fae0 .functor AND 1, L_0x55555650f4a0, L_0x55555650f710, C4<1>, C4<1>;
L_0x55555650fb90 .functor OR 1, L_0x55555650f9d0, L_0x55555650fae0, C4<0>, C4<0>;
v0x55555636a090_0 .net *"_ivl_0", 0 0, L_0x55555650f7c0;  1 drivers
v0x555556367270_0 .net *"_ivl_10", 0 0, L_0x55555650fae0;  1 drivers
v0x555556364450_0 .net *"_ivl_4", 0 0, L_0x55555650f8a0;  1 drivers
v0x555556361630_0 .net *"_ivl_6", 0 0, L_0x55555650f910;  1 drivers
v0x55555635ec20_0 .net *"_ivl_8", 0 0, L_0x55555650f9d0;  1 drivers
v0x55555635e900_0 .net "c_in", 0 0, L_0x55555650f710;  1 drivers
v0x55555635e9c0_0 .net "c_out", 0 0, L_0x55555650fb90;  1 drivers
v0x55555635e450_0 .net "s", 0 0, L_0x55555650f830;  1 drivers
v0x55555635e510_0 .net "x", 0 0, L_0x55555650f4a0;  1 drivers
v0x55555635c980_0 .net "y", 0 0, L_0x55555650fd30;  1 drivers
S_0x55555617e4a0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x55555615cbc0;
 .timescale -12 -12;
P_0x555556359b40 .param/l "i" 0 16 14, +C4<01000>;
S_0x55555616a1c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555617e4a0;
 .timescale -12 -12;
S_0x55555610b1b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555616a1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555650fe90 .functor XOR 1, L_0x555556510370, L_0x55555650fdd0, C4<0>, C4<0>;
L_0x55555650ff00 .functor XOR 1, L_0x55555650fe90, L_0x555556510600, C4<0>, C4<0>;
L_0x55555650ff70 .functor AND 1, L_0x55555650fdd0, L_0x555556510600, C4<1>, C4<1>;
L_0x55555650ffe0 .functor AND 1, L_0x555556510370, L_0x55555650fdd0, C4<1>, C4<1>;
L_0x5555565100a0 .functor OR 1, L_0x55555650ff70, L_0x55555650ffe0, C4<0>, C4<0>;
L_0x5555565101b0 .functor AND 1, L_0x555556510370, L_0x555556510600, C4<1>, C4<1>;
L_0x555556510260 .functor OR 1, L_0x5555565100a0, L_0x5555565101b0, C4<0>, C4<0>;
v0x555556356c90_0 .net *"_ivl_0", 0 0, L_0x55555650fe90;  1 drivers
v0x555556353e70_0 .net *"_ivl_10", 0 0, L_0x5555565101b0;  1 drivers
v0x555556351050_0 .net *"_ivl_4", 0 0, L_0x55555650ff70;  1 drivers
v0x55555634e230_0 .net *"_ivl_6", 0 0, L_0x55555650ffe0;  1 drivers
v0x55555634b410_0 .net *"_ivl_8", 0 0, L_0x5555565100a0;  1 drivers
v0x5555563485f0_0 .net "c_in", 0 0, L_0x555556510600;  1 drivers
v0x5555563486b0_0 .net "c_out", 0 0, L_0x555556510260;  1 drivers
v0x555556345be0_0 .net "s", 0 0, L_0x55555650ff00;  1 drivers
v0x555556345ca0_0 .net "x", 0 0, L_0x555556510370;  1 drivers
v0x555556345970_0 .net "y", 0 0, L_0x55555650fdd0;  1 drivers
S_0x55555610dfd0 .scope module, "adder_E_im" "N_bit_adder" 15 59, 16 1 0, S_0x555555d00cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555630d760 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x555556134980_0 .net "answer", 8 0, L_0x55555651aa90;  alias, 1 drivers
v0x555556131de0_0 .net "carry", 8 0, L_0x55555651b0f0;  1 drivers
v0x555556131a20_0 .net "carry_out", 0 0, L_0x55555651ae30;  1 drivers
v0x5555561314e0_0 .net "input1", 8 0, L_0x55555651b5f0;  1 drivers
v0x555556176620_0 .net "input2", 8 0, L_0x55555651b7f0;  1 drivers
L_0x555556516470 .part L_0x55555651b5f0, 0, 1;
L_0x555556516510 .part L_0x55555651b7f0, 0, 1;
L_0x555556516b40 .part L_0x55555651b5f0, 1, 1;
L_0x555556516be0 .part L_0x55555651b7f0, 1, 1;
L_0x555556516d10 .part L_0x55555651b0f0, 0, 1;
L_0x555556517380 .part L_0x55555651b5f0, 2, 1;
L_0x5555565174f0 .part L_0x55555651b7f0, 2, 1;
L_0x555556517620 .part L_0x55555651b0f0, 1, 1;
L_0x555556517c90 .part L_0x55555651b5f0, 3, 1;
L_0x555556517e50 .part L_0x55555651b7f0, 3, 1;
L_0x555556518070 .part L_0x55555651b0f0, 2, 1;
L_0x555556518590 .part L_0x55555651b5f0, 4, 1;
L_0x555556518730 .part L_0x55555651b7f0, 4, 1;
L_0x555556518860 .part L_0x55555651b0f0, 3, 1;
L_0x555556518e40 .part L_0x55555651b5f0, 5, 1;
L_0x555556518f70 .part L_0x55555651b7f0, 5, 1;
L_0x555556519130 .part L_0x55555651b0f0, 4, 1;
L_0x555556519740 .part L_0x55555651b5f0, 6, 1;
L_0x555556519910 .part L_0x55555651b7f0, 6, 1;
L_0x5555565199b0 .part L_0x55555651b0f0, 5, 1;
L_0x555556519870 .part L_0x55555651b5f0, 7, 1;
L_0x55555651a210 .part L_0x55555651b7f0, 7, 1;
L_0x555556519ae0 .part L_0x55555651b0f0, 6, 1;
L_0x55555651a960 .part L_0x55555651b5f0, 8, 1;
L_0x55555651a3c0 .part L_0x55555651b7f0, 8, 1;
L_0x55555651abf0 .part L_0x55555651b0f0, 7, 1;
LS_0x55555651aa90_0_0 .concat8 [ 1 1 1 1], L_0x555556516340, L_0x555556516620, L_0x555556516eb0, L_0x555556517810;
LS_0x55555651aa90_0_4 .concat8 [ 1 1 1 1], L_0x555556518210, L_0x555556518a20, L_0x5555565192d0, L_0x555556519c00;
LS_0x55555651aa90_0_8 .concat8 [ 1 0 0 0], L_0x55555651a4f0;
L_0x55555651aa90 .concat8 [ 4 4 1 0], LS_0x55555651aa90_0_0, LS_0x55555651aa90_0_4, LS_0x55555651aa90_0_8;
LS_0x55555651b0f0_0_0 .concat8 [ 1 1 1 1], L_0x5555565163b0, L_0x555556516a30, L_0x555556517270, L_0x555556517b80;
LS_0x55555651b0f0_0_4 .concat8 [ 1 1 1 1], L_0x555556518480, L_0x555556518d30, L_0x555556519630, L_0x555556519f60;
LS_0x55555651b0f0_0_8 .concat8 [ 1 0 0 0], L_0x55555651a850;
L_0x55555651b0f0 .concat8 [ 4 4 1 0], LS_0x55555651b0f0_0_0, LS_0x55555651b0f0_0_4, LS_0x55555651b0f0_0_8;
L_0x55555651ae30 .part L_0x55555651b0f0, 8, 1;
S_0x555556110df0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x55555610dfd0;
 .timescale -12 -12;
P_0x555556307590 .param/l "i" 0 16 14, +C4<00>;
S_0x555556113c10 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555556110df0;
 .timescale -12 -12;
S_0x555556116a30 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556113c10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556516340 .functor XOR 1, L_0x555556516470, L_0x555556516510, C4<0>, C4<0>;
L_0x5555565163b0 .functor AND 1, L_0x555556516470, L_0x555556516510, C4<1>, C4<1>;
v0x55555631ef10_0 .net "c", 0 0, L_0x5555565163b0;  1 drivers
v0x55555631c0f0_0 .net "s", 0 0, L_0x555556516340;  1 drivers
v0x55555631c1b0_0 .net "x", 0 0, L_0x555556516470;  1 drivers
v0x5555563192d0_0 .net "y", 0 0, L_0x555556516510;  1 drivers
S_0x555556119850 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x55555610dfd0;
 .timescale -12 -12;
P_0x5555562f8ef0 .param/l "i" 0 16 14, +C4<01>;
S_0x5555561673a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556119850;
 .timescale -12 -12;
S_0x555556108390 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561673a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565165b0 .functor XOR 1, L_0x555556516b40, L_0x555556516be0, C4<0>, C4<0>;
L_0x555556516620 .functor XOR 1, L_0x5555565165b0, L_0x555556516d10, C4<0>, C4<0>;
L_0x5555565166e0 .functor AND 1, L_0x555556516be0, L_0x555556516d10, C4<1>, C4<1>;
L_0x5555565167f0 .functor AND 1, L_0x555556516b40, L_0x555556516be0, C4<1>, C4<1>;
L_0x5555565168b0 .functor OR 1, L_0x5555565166e0, L_0x5555565167f0, C4<0>, C4<0>;
L_0x5555565169c0 .functor AND 1, L_0x555556516b40, L_0x555556516d10, C4<1>, C4<1>;
L_0x555556516a30 .functor OR 1, L_0x5555565168b0, L_0x5555565169c0, C4<0>, C4<0>;
v0x5555563164b0_0 .net *"_ivl_0", 0 0, L_0x5555565165b0;  1 drivers
v0x5555563138c0_0 .net *"_ivl_10", 0 0, L_0x5555565169c0;  1 drivers
v0x5555563134b0_0 .net *"_ivl_4", 0 0, L_0x5555565166e0;  1 drivers
v0x555556312f10_0 .net *"_ivl_6", 0 0, L_0x5555565167f0;  1 drivers
v0x555556343830_0 .net *"_ivl_8", 0 0, L_0x5555565168b0;  1 drivers
v0x555556340a10_0 .net "c_in", 0 0, L_0x555556516d10;  1 drivers
v0x555556340ad0_0 .net "c_out", 0 0, L_0x555556516a30;  1 drivers
v0x55555633dbf0_0 .net "s", 0 0, L_0x555556516620;  1 drivers
v0x55555633dcb0_0 .net "x", 0 0, L_0x555556516b40;  1 drivers
v0x55555633add0_0 .net "y", 0 0, L_0x555556516be0;  1 drivers
S_0x55555611df50 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x55555610dfd0;
 .timescale -12 -12;
P_0x5555562ed670 .param/l "i" 0 16 14, +C4<010>;
S_0x555556120d70 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555611df50;
 .timescale -12 -12;
S_0x555556123b90 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556120d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556516e40 .functor XOR 1, L_0x555556517380, L_0x5555565174f0, C4<0>, C4<0>;
L_0x555556516eb0 .functor XOR 1, L_0x555556516e40, L_0x555556517620, C4<0>, C4<0>;
L_0x555556516f20 .functor AND 1, L_0x5555565174f0, L_0x555556517620, C4<1>, C4<1>;
L_0x555556517030 .functor AND 1, L_0x555556517380, L_0x5555565174f0, C4<1>, C4<1>;
L_0x5555565170f0 .functor OR 1, L_0x555556516f20, L_0x555556517030, C4<0>, C4<0>;
L_0x555556517200 .functor AND 1, L_0x555556517380, L_0x555556517620, C4<1>, C4<1>;
L_0x555556517270 .functor OR 1, L_0x5555565170f0, L_0x555556517200, C4<0>, C4<0>;
v0x555556337fb0_0 .net *"_ivl_0", 0 0, L_0x555556516e40;  1 drivers
v0x555556335190_0 .net *"_ivl_10", 0 0, L_0x555556517200;  1 drivers
v0x555556332370_0 .net *"_ivl_4", 0 0, L_0x555556516f20;  1 drivers
v0x55555632f550_0 .net *"_ivl_6", 0 0, L_0x555556517030;  1 drivers
v0x55555632cb40_0 .net *"_ivl_8", 0 0, L_0x5555565170f0;  1 drivers
v0x55555632c820_0 .net "c_in", 0 0, L_0x555556517620;  1 drivers
v0x55555632c8e0_0 .net "c_out", 0 0, L_0x555556517270;  1 drivers
v0x55555632c370_0 .net "s", 0 0, L_0x555556516eb0;  1 drivers
v0x55555632c430_0 .net "x", 0 0, L_0x555556517380;  1 drivers
v0x5555561e3760_0 .net "y", 0 0, L_0x5555565174f0;  1 drivers
S_0x5555561269b0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x55555610dfd0;
 .timescale -12 -12;
P_0x5555562e1df0 .param/l "i" 0 16 14, +C4<011>;
S_0x5555561297d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561269b0;
 .timescale -12 -12;
S_0x55555612c5f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561297d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565177a0 .functor XOR 1, L_0x555556517c90, L_0x555556517e50, C4<0>, C4<0>;
L_0x555556517810 .functor XOR 1, L_0x5555565177a0, L_0x555556518070, C4<0>, C4<0>;
L_0x555556517880 .functor AND 1, L_0x555556517e50, L_0x555556518070, C4<1>, C4<1>;
L_0x555556517940 .functor AND 1, L_0x555556517c90, L_0x555556517e50, C4<1>, C4<1>;
L_0x555556517a00 .functor OR 1, L_0x555556517880, L_0x555556517940, C4<0>, C4<0>;
L_0x555556517b10 .functor AND 1, L_0x555556517c90, L_0x555556518070, C4<1>, C4<1>;
L_0x555556517b80 .functor OR 1, L_0x555556517a00, L_0x555556517b10, C4<0>, C4<0>;
v0x55555622ee50_0 .net *"_ivl_0", 0 0, L_0x5555565177a0;  1 drivers
v0x55555622e800_0 .net *"_ivl_10", 0 0, L_0x555556517b10;  1 drivers
v0x5555561ca890_0 .net *"_ivl_4", 0 0, L_0x555556517880;  1 drivers
v0x555556215e10_0 .net *"_ivl_6", 0 0, L_0x555556517940;  1 drivers
v0x5555562157c0_0 .net *"_ivl_8", 0 0, L_0x555556517a00;  1 drivers
v0x5555561fcda0_0 .net "c_in", 0 0, L_0x555556518070;  1 drivers
v0x5555561fce60_0 .net "c_out", 0 0, L_0x555556517b80;  1 drivers
v0x5555561fc750_0 .net "s", 0 0, L_0x555556517810;  1 drivers
v0x5555561fc810_0 .net "x", 0 0, L_0x555556517c90;  1 drivers
v0x5555561e3db0_0 .net "y", 0 0, L_0x555556517e50;  1 drivers
S_0x55555612f410 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x55555610dfd0;
 .timescale -12 -12;
P_0x5555562a48d0 .param/l "i" 0 16 14, +C4<0100>;
S_0x555556102c50 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555612f410;
 .timescale -12 -12;
S_0x5555560ee970 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556102c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565181a0 .functor XOR 1, L_0x555556518590, L_0x555556518730, C4<0>, C4<0>;
L_0x555556518210 .functor XOR 1, L_0x5555565181a0, L_0x555556518860, C4<0>, C4<0>;
L_0x555556518280 .functor AND 1, L_0x555556518730, L_0x555556518860, C4<1>, C4<1>;
L_0x5555565182f0 .functor AND 1, L_0x555556518590, L_0x555556518730, C4<1>, C4<1>;
L_0x555556518360 .functor OR 1, L_0x555556518280, L_0x5555565182f0, C4<0>, C4<0>;
L_0x5555565183d0 .functor AND 1, L_0x555556518590, L_0x555556518860, C4<1>, C4<1>;
L_0x555556518480 .functor OR 1, L_0x555556518360, L_0x5555565183d0, C4<0>, C4<0>;
v0x5555561ca5f0_0 .net *"_ivl_0", 0 0, L_0x5555565181a0;  1 drivers
v0x5555561ca040_0 .net *"_ivl_10", 0 0, L_0x5555565183d0;  1 drivers
v0x555556103e20_0 .net *"_ivl_4", 0 0, L_0x555556518280;  1 drivers
v0x55555611abd0_0 .net *"_ivl_6", 0 0, L_0x5555565182f0;  1 drivers
v0x5555561a9360_0 .net *"_ivl_8", 0 0, L_0x555556518360;  1 drivers
v0x5555561c5840_0 .net "c_in", 0 0, L_0x555556518860;  1 drivers
v0x5555561c5900_0 .net "c_out", 0 0, L_0x555556518480;  1 drivers
v0x5555561c2a20_0 .net "s", 0 0, L_0x555556518210;  1 drivers
v0x5555561c2ae0_0 .net "x", 0 0, L_0x555556518590;  1 drivers
v0x5555561bfcb0_0 .net "y", 0 0, L_0x555556518730;  1 drivers
S_0x5555560f1790 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x55555610dfd0;
 .timescale -12 -12;
P_0x555556299050 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555560f45b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560f1790;
 .timescale -12 -12;
S_0x5555560f73d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560f45b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565186c0 .functor XOR 1, L_0x555556518e40, L_0x555556518f70, C4<0>, C4<0>;
L_0x555556518a20 .functor XOR 1, L_0x5555565186c0, L_0x555556519130, C4<0>, C4<0>;
L_0x555556518a90 .functor AND 1, L_0x555556518f70, L_0x555556519130, C4<1>, C4<1>;
L_0x555556518b00 .functor AND 1, L_0x555556518e40, L_0x555556518f70, C4<1>, C4<1>;
L_0x555556518b70 .functor OR 1, L_0x555556518a90, L_0x555556518b00, C4<0>, C4<0>;
L_0x555556518c80 .functor AND 1, L_0x555556518e40, L_0x555556519130, C4<1>, C4<1>;
L_0x555556518d30 .functor OR 1, L_0x555556518b70, L_0x555556518c80, C4<0>, C4<0>;
v0x5555561bcde0_0 .net *"_ivl_0", 0 0, L_0x5555565186c0;  1 drivers
v0x5555561b9fc0_0 .net *"_ivl_10", 0 0, L_0x555556518c80;  1 drivers
v0x5555561b71a0_0 .net *"_ivl_4", 0 0, L_0x555556518a90;  1 drivers
v0x5555561b4380_0 .net *"_ivl_6", 0 0, L_0x555556518b00;  1 drivers
v0x5555561b1560_0 .net *"_ivl_8", 0 0, L_0x555556518b70;  1 drivers
v0x5555561ae740_0 .net "c_in", 0 0, L_0x555556519130;  1 drivers
v0x5555561ae800_0 .net "c_out", 0 0, L_0x555556518d30;  1 drivers
v0x5555561ab920_0 .net "s", 0 0, L_0x555556518a20;  1 drivers
v0x5555561ab9e0_0 .net "x", 0 0, L_0x555556518e40;  1 drivers
v0x5555561a8bb0_0 .net "y", 0 0, L_0x555556518f70;  1 drivers
S_0x5555560fa1f0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x55555610dfd0;
 .timescale -12 -12;
P_0x55555628d7d0 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555560fd010 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560fa1f0;
 .timescale -12 -12;
S_0x5555560ffe30 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560fd010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556519260 .functor XOR 1, L_0x555556519740, L_0x555556519910, C4<0>, C4<0>;
L_0x5555565192d0 .functor XOR 1, L_0x555556519260, L_0x5555565199b0, C4<0>, C4<0>;
L_0x555556519340 .functor AND 1, L_0x555556519910, L_0x5555565199b0, C4<1>, C4<1>;
L_0x5555565193b0 .functor AND 1, L_0x555556519740, L_0x555556519910, C4<1>, C4<1>;
L_0x555556519470 .functor OR 1, L_0x555556519340, L_0x5555565193b0, C4<0>, C4<0>;
L_0x555556519580 .functor AND 1, L_0x555556519740, L_0x5555565199b0, C4<1>, C4<1>;
L_0x555556519630 .functor OR 1, L_0x555556519470, L_0x555556519580, C4<0>, C4<0>;
v0x5555561a5ce0_0 .net *"_ivl_0", 0 0, L_0x555556519260;  1 drivers
v0x5555561a2ec0_0 .net *"_ivl_10", 0 0, L_0x555556519580;  1 drivers
v0x5555561a00a0_0 .net *"_ivl_4", 0 0, L_0x555556519340;  1 drivers
v0x55555619d280_0 .net *"_ivl_6", 0 0, L_0x5555565193b0;  1 drivers
v0x55555619a460_0 .net *"_ivl_8", 0 0, L_0x555556519470;  1 drivers
v0x555556197910_0 .net "c_in", 0 0, L_0x5555565199b0;  1 drivers
v0x5555561979d0_0 .net "c_out", 0 0, L_0x555556519630;  1 drivers
v0x555556197630_0 .net "s", 0 0, L_0x5555565192d0;  1 drivers
v0x5555561976f0_0 .net "x", 0 0, L_0x555556519740;  1 drivers
v0x555556197140_0 .net "y", 0 0, L_0x555556519910;  1 drivers
S_0x55555622d4b0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x55555610dfd0;
 .timescale -12 -12;
P_0x555556281f50 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555562191d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555622d4b0;
 .timescale -12 -12;
S_0x55555621bff0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555562191d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556519b90 .functor XOR 1, L_0x555556519870, L_0x55555651a210, C4<0>, C4<0>;
L_0x555556519c00 .functor XOR 1, L_0x555556519b90, L_0x555556519ae0, C4<0>, C4<0>;
L_0x555556519c70 .functor AND 1, L_0x55555651a210, L_0x555556519ae0, C4<1>, C4<1>;
L_0x555556519ce0 .functor AND 1, L_0x555556519870, L_0x55555651a210, C4<1>, C4<1>;
L_0x555556519da0 .functor OR 1, L_0x555556519c70, L_0x555556519ce0, C4<0>, C4<0>;
L_0x555556519eb0 .functor AND 1, L_0x555556519870, L_0x555556519ae0, C4<1>, C4<1>;
L_0x555556519f60 .functor OR 1, L_0x555556519da0, L_0x555556519eb0, C4<0>, C4<0>;
v0x555556196c90_0 .net *"_ivl_0", 0 0, L_0x555556519b90;  1 drivers
v0x555556143880_0 .net *"_ivl_10", 0 0, L_0x555556519eb0;  1 drivers
v0x55555615fd60_0 .net *"_ivl_4", 0 0, L_0x555556519c70;  1 drivers
v0x55555615cf40_0 .net *"_ivl_6", 0 0, L_0x555556519ce0;  1 drivers
v0x55555615a120_0 .net *"_ivl_8", 0 0, L_0x555556519da0;  1 drivers
v0x555556157300_0 .net "c_in", 0 0, L_0x555556519ae0;  1 drivers
v0x5555561573c0_0 .net "c_out", 0 0, L_0x555556519f60;  1 drivers
v0x5555561544e0_0 .net "s", 0 0, L_0x555556519c00;  1 drivers
v0x5555561545a0_0 .net "x", 0 0, L_0x555556519870;  1 drivers
v0x555556151770_0 .net "y", 0 0, L_0x55555651a210;  1 drivers
S_0x55555621ee10 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x55555610dfd0;
 .timescale -12 -12;
P_0x55555614e930 .param/l "i" 0 16 14, +C4<01000>;
S_0x555556221c30 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555621ee10;
 .timescale -12 -12;
S_0x555556224a50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556221c30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555651a480 .functor XOR 1, L_0x55555651a960, L_0x55555651a3c0, C4<0>, C4<0>;
L_0x55555651a4f0 .functor XOR 1, L_0x55555651a480, L_0x55555651abf0, C4<0>, C4<0>;
L_0x55555651a560 .functor AND 1, L_0x55555651a3c0, L_0x55555651abf0, C4<1>, C4<1>;
L_0x55555651a5d0 .functor AND 1, L_0x55555651a960, L_0x55555651a3c0, C4<1>, C4<1>;
L_0x55555651a690 .functor OR 1, L_0x55555651a560, L_0x55555651a5d0, C4<0>, C4<0>;
L_0x55555651a7a0 .functor AND 1, L_0x55555651a960, L_0x55555651abf0, C4<1>, C4<1>;
L_0x55555651a850 .functor OR 1, L_0x55555651a690, L_0x55555651a7a0, C4<0>, C4<0>;
v0x55555614ba80_0 .net *"_ivl_0", 0 0, L_0x55555651a480;  1 drivers
v0x555556148c60_0 .net *"_ivl_10", 0 0, L_0x55555651a7a0;  1 drivers
v0x555556145e40_0 .net *"_ivl_4", 0 0, L_0x55555651a560;  1 drivers
v0x555556143020_0 .net *"_ivl_6", 0 0, L_0x55555651a5d0;  1 drivers
v0x555556140200_0 .net *"_ivl_8", 0 0, L_0x55555651a690;  1 drivers
v0x55555613d3e0_0 .net "c_in", 0 0, L_0x55555651abf0;  1 drivers
v0x55555613d4a0_0 .net "c_out", 0 0, L_0x55555651a850;  1 drivers
v0x55555613a5c0_0 .net "s", 0 0, L_0x55555651a4f0;  1 drivers
v0x55555613a680_0 .net "x", 0 0, L_0x55555651a960;  1 drivers
v0x555556137850_0 .net "y", 0 0, L_0x55555651a3c0;  1 drivers
S_0x555556227870 .scope module, "adder_E_re" "N_bit_adder" 15 67, 16 1 0, S_0x555555d00cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555562d4850 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x555556203330_0 .net "answer", 8 0, L_0x555556520160;  alias, 1 drivers
v0x555556200510_0 .net "carry", 8 0, L_0x5555565207c0;  1 drivers
v0x5555561fdb00_0 .net "carry_out", 0 0, L_0x555556520500;  1 drivers
v0x5555561fd7e0_0 .net "input1", 8 0, L_0x555556520cc0;  1 drivers
v0x5555561fd330_0 .net "input2", 8 0, L_0x555556520ee0;  1 drivers
L_0x55555651b9f0 .part L_0x555556520cc0, 0, 1;
L_0x55555651ba90 .part L_0x555556520ee0, 0, 1;
L_0x55555651c0c0 .part L_0x555556520cc0, 1, 1;
L_0x55555651c1f0 .part L_0x555556520ee0, 1, 1;
L_0x55555651c320 .part L_0x5555565207c0, 0, 1;
L_0x55555651c9d0 .part L_0x555556520cc0, 2, 1;
L_0x55555651cb40 .part L_0x555556520ee0, 2, 1;
L_0x55555651cc70 .part L_0x5555565207c0, 1, 1;
L_0x55555651d2e0 .part L_0x555556520cc0, 3, 1;
L_0x55555651d4a0 .part L_0x555556520ee0, 3, 1;
L_0x55555651d6c0 .part L_0x5555565207c0, 2, 1;
L_0x55555651dbe0 .part L_0x555556520cc0, 4, 1;
L_0x55555651dd80 .part L_0x555556520ee0, 4, 1;
L_0x55555651deb0 .part L_0x5555565207c0, 3, 1;
L_0x55555651e510 .part L_0x555556520cc0, 5, 1;
L_0x55555651e640 .part L_0x555556520ee0, 5, 1;
L_0x55555651e800 .part L_0x5555565207c0, 4, 1;
L_0x55555651ee10 .part L_0x555556520cc0, 6, 1;
L_0x55555651efe0 .part L_0x555556520ee0, 6, 1;
L_0x55555651f080 .part L_0x5555565207c0, 5, 1;
L_0x55555651ef40 .part L_0x555556520cc0, 7, 1;
L_0x55555651f8e0 .part L_0x555556520ee0, 7, 1;
L_0x55555651f1b0 .part L_0x5555565207c0, 6, 1;
L_0x555556520030 .part L_0x555556520cc0, 8, 1;
L_0x55555651fa90 .part L_0x555556520ee0, 8, 1;
L_0x5555565202c0 .part L_0x5555565207c0, 7, 1;
LS_0x555556520160_0_0 .concat8 [ 1 1 1 1], L_0x55555651b690, L_0x55555651bba0, L_0x55555651c4c0, L_0x55555651ce60;
LS_0x555556520160_0_4 .concat8 [ 1 1 1 1], L_0x55555651d860, L_0x55555651e0f0, L_0x55555651e9a0, L_0x55555651f2d0;
LS_0x555556520160_0_8 .concat8 [ 1 0 0 0], L_0x55555651fbc0;
L_0x555556520160 .concat8 [ 4 4 1 0], LS_0x555556520160_0_0, LS_0x555556520160_0_4, LS_0x555556520160_0_8;
LS_0x5555565207c0_0_0 .concat8 [ 1 1 1 1], L_0x55555651b8e0, L_0x55555651bfb0, L_0x55555651c8c0, L_0x55555651d1d0;
LS_0x5555565207c0_0_4 .concat8 [ 1 1 1 1], L_0x55555651dad0, L_0x55555651e400, L_0x55555651ed00, L_0x55555651f630;
LS_0x5555565207c0_0_8 .concat8 [ 1 0 0 0], L_0x55555651ff20;
L_0x5555565207c0 .concat8 [ 4 4 1 0], LS_0x5555565207c0_0_0, LS_0x5555565207c0_0_4, LS_0x5555565207c0_0_8;
L_0x555556520500 .part L_0x5555565207c0, 8, 1;
S_0x55555622a690 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555556227870;
 .timescale -12 -12;
P_0x5555562cbdf0 .param/l "i" 0 16 14, +C4<00>;
S_0x555556214470 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x55555622a690;
 .timescale -12 -12;
S_0x555556200190 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556214470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555651b690 .functor XOR 1, L_0x55555651b9f0, L_0x55555651ba90, C4<0>, C4<0>;
L_0x55555651b8e0 .functor AND 1, L_0x55555651b9f0, L_0x55555651ba90, C4<1>, C4<1>;
v0x555556192b00_0 .net "c", 0 0, L_0x55555651b8e0;  1 drivers
v0x555556192bc0_0 .net "s", 0 0, L_0x55555651b690;  1 drivers
v0x55555618fce0_0 .net "x", 0 0, L_0x55555651b9f0;  1 drivers
v0x55555618cec0_0 .net "y", 0 0, L_0x55555651ba90;  1 drivers
S_0x555556202fb0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555556227870;
 .timescale -12 -12;
P_0x5555562bd750 .param/l "i" 0 16 14, +C4<01>;
S_0x555556205dd0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556202fb0;
 .timescale -12 -12;
S_0x555556208bf0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556205dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555651bb30 .functor XOR 1, L_0x55555651c0c0, L_0x55555651c1f0, C4<0>, C4<0>;
L_0x55555651bba0 .functor XOR 1, L_0x55555651bb30, L_0x55555651c320, C4<0>, C4<0>;
L_0x55555651bc60 .functor AND 1, L_0x55555651c1f0, L_0x55555651c320, C4<1>, C4<1>;
L_0x55555651bd70 .functor AND 1, L_0x55555651c0c0, L_0x55555651c1f0, C4<1>, C4<1>;
L_0x55555651be30 .functor OR 1, L_0x55555651bc60, L_0x55555651bd70, C4<0>, C4<0>;
L_0x55555651bf40 .functor AND 1, L_0x55555651c0c0, L_0x55555651c320, C4<1>, C4<1>;
L_0x55555651bfb0 .functor OR 1, L_0x55555651be30, L_0x55555651bf40, C4<0>, C4<0>;
v0x55555618a0a0_0 .net *"_ivl_0", 0 0, L_0x55555651bb30;  1 drivers
v0x555556187280_0 .net *"_ivl_10", 0 0, L_0x55555651bf40;  1 drivers
v0x555556184460_0 .net *"_ivl_4", 0 0, L_0x55555651bc60;  1 drivers
v0x555556181640_0 .net *"_ivl_6", 0 0, L_0x55555651bd70;  1 drivers
v0x55555617e820_0 .net *"_ivl_8", 0 0, L_0x55555651be30;  1 drivers
v0x55555617ba00_0 .net "c_in", 0 0, L_0x55555651c320;  1 drivers
v0x55555617bac0_0 .net "c_out", 0 0, L_0x55555651bfb0;  1 drivers
v0x555556178be0_0 .net "s", 0 0, L_0x55555651bba0;  1 drivers
v0x555556178ca0_0 .net "x", 0 0, L_0x55555651c0c0;  1 drivers
v0x555556175dc0_0 .net "y", 0 0, L_0x55555651c1f0;  1 drivers
S_0x55555620ba10 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555556227870;
 .timescale -12 -12;
P_0x5555562b1ed0 .param/l "i" 0 16 14, +C4<010>;
S_0x55555620e830 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555620ba10;
 .timescale -12 -12;
S_0x555556211650 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555620e830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555651c450 .functor XOR 1, L_0x55555651c9d0, L_0x55555651cb40, C4<0>, C4<0>;
L_0x55555651c4c0 .functor XOR 1, L_0x55555651c450, L_0x55555651cc70, C4<0>, C4<0>;
L_0x55555651c530 .functor AND 1, L_0x55555651cb40, L_0x55555651cc70, C4<1>, C4<1>;
L_0x55555651c640 .functor AND 1, L_0x55555651c9d0, L_0x55555651cb40, C4<1>, C4<1>;
L_0x55555651c700 .functor OR 1, L_0x55555651c530, L_0x55555651c640, C4<0>, C4<0>;
L_0x55555651c810 .functor AND 1, L_0x55555651c9d0, L_0x55555651cc70, C4<1>, C4<1>;
L_0x55555651c8c0 .functor OR 1, L_0x55555651c700, L_0x55555651c810, C4<0>, C4<0>;
v0x555556172fa0_0 .net *"_ivl_0", 0 0, L_0x55555651c450;  1 drivers
v0x555556170180_0 .net *"_ivl_10", 0 0, L_0x55555651c810;  1 drivers
v0x55555616d360_0 .net *"_ivl_4", 0 0, L_0x55555651c530;  1 drivers
v0x55555616a540_0 .net *"_ivl_6", 0 0, L_0x55555651c640;  1 drivers
v0x555556167720_0 .net *"_ivl_8", 0 0, L_0x55555651c700;  1 drivers
v0x555556164bd0_0 .net "c_in", 0 0, L_0x55555651cc70;  1 drivers
v0x555556164c90_0 .net "c_out", 0 0, L_0x55555651c8c0;  1 drivers
v0x5555561648f0_0 .net "s", 0 0, L_0x55555651c4c0;  1 drivers
v0x5555561649b0_0 .net "x", 0 0, L_0x55555651c9d0;  1 drivers
v0x555556164350_0 .net "y", 0 0, L_0x55555651cb40;  1 drivers
S_0x5555561e2330 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555556227870;
 .timescale -12 -12;
P_0x55555625e740 .param/l "i" 0 16 14, +C4<011>;
S_0x5555561ce050 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561e2330;
 .timescale -12 -12;
S_0x5555561d0e70 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561ce050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555651cdf0 .functor XOR 1, L_0x55555651d2e0, L_0x55555651d4a0, C4<0>, C4<0>;
L_0x55555651ce60 .functor XOR 1, L_0x55555651cdf0, L_0x55555651d6c0, C4<0>, C4<0>;
L_0x55555651ced0 .functor AND 1, L_0x55555651d4a0, L_0x55555651d6c0, C4<1>, C4<1>;
L_0x55555651cf90 .functor AND 1, L_0x55555651d2e0, L_0x55555651d4a0, C4<1>, C4<1>;
L_0x55555651d050 .functor OR 1, L_0x55555651ced0, L_0x55555651cf90, C4<0>, C4<0>;
L_0x55555651d160 .functor AND 1, L_0x55555651d2e0, L_0x55555651d6c0, C4<1>, C4<1>;
L_0x55555651d1d0 .functor OR 1, L_0x55555651d050, L_0x55555651d160, C4<0>, C4<0>;
v0x555556163f50_0 .net *"_ivl_0", 0 0, L_0x55555651cdf0;  1 drivers
v0x555556119bd0_0 .net *"_ivl_10", 0 0, L_0x55555651d160;  1 drivers
v0x555556116db0_0 .net *"_ivl_4", 0 0, L_0x55555651ced0;  1 drivers
v0x555556113f90_0 .net *"_ivl_6", 0 0, L_0x55555651cf90;  1 drivers
v0x555556111170_0 .net *"_ivl_8", 0 0, L_0x55555651d050;  1 drivers
v0x55555610e350_0 .net "c_in", 0 0, L_0x55555651d6c0;  1 drivers
v0x55555610e410_0 .net "c_out", 0 0, L_0x55555651d1d0;  1 drivers
v0x55555610b530_0 .net "s", 0 0, L_0x55555651ce60;  1 drivers
v0x55555610b5f0_0 .net "x", 0 0, L_0x55555651d2e0;  1 drivers
v0x5555561087c0_0 .net "y", 0 0, L_0x55555651d4a0;  1 drivers
S_0x5555561d3c90 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555556227870;
 .timescale -12 -12;
P_0x5555562500a0 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555561d6ab0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561d3c90;
 .timescale -12 -12;
S_0x5555561d98d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561d6ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555651d7f0 .functor XOR 1, L_0x55555651dbe0, L_0x55555651dd80, C4<0>, C4<0>;
L_0x55555651d860 .functor XOR 1, L_0x55555651d7f0, L_0x55555651deb0, C4<0>, C4<0>;
L_0x55555651d8d0 .functor AND 1, L_0x55555651dd80, L_0x55555651deb0, C4<1>, C4<1>;
L_0x55555651d940 .functor AND 1, L_0x55555651dbe0, L_0x55555651dd80, C4<1>, C4<1>;
L_0x55555651d9b0 .functor OR 1, L_0x55555651d8d0, L_0x55555651d940, C4<0>, C4<0>;
L_0x55555651da20 .functor AND 1, L_0x55555651dbe0, L_0x55555651deb0, C4<1>, C4<1>;
L_0x55555651dad0 .functor OR 1, L_0x55555651d9b0, L_0x55555651da20, C4<0>, C4<0>;
v0x555556105c10_0 .net *"_ivl_0", 0 0, L_0x55555651d7f0;  1 drivers
v0x5555561058e0_0 .net *"_ivl_10", 0 0, L_0x55555651da20;  1 drivers
v0x555556105430_0 .net *"_ivl_4", 0 0, L_0x55555651d8d0;  1 drivers
v0x55555612f790_0 .net *"_ivl_6", 0 0, L_0x55555651d940;  1 drivers
v0x55555612c970_0 .net *"_ivl_8", 0 0, L_0x55555651d9b0;  1 drivers
v0x555556129b50_0 .net "c_in", 0 0, L_0x55555651deb0;  1 drivers
v0x555556129c10_0 .net "c_out", 0 0, L_0x55555651dad0;  1 drivers
v0x555556126d30_0 .net "s", 0 0, L_0x55555651d860;  1 drivers
v0x555556126df0_0 .net "x", 0 0, L_0x55555651dbe0;  1 drivers
v0x555556123fc0_0 .net "y", 0 0, L_0x55555651dd80;  1 drivers
S_0x5555561dc6f0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555556227870;
 .timescale -12 -12;
P_0x55555626e6c0 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555561df510 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561dc6f0;
 .timescale -12 -12;
S_0x5555561fb3d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561df510;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555651dd10 .functor XOR 1, L_0x55555651e510, L_0x55555651e640, C4<0>, C4<0>;
L_0x55555651e0f0 .functor XOR 1, L_0x55555651dd10, L_0x55555651e800, C4<0>, C4<0>;
L_0x55555651e160 .functor AND 1, L_0x55555651e640, L_0x55555651e800, C4<1>, C4<1>;
L_0x55555651e1d0 .functor AND 1, L_0x55555651e510, L_0x55555651e640, C4<1>, C4<1>;
L_0x55555651e240 .functor OR 1, L_0x55555651e160, L_0x55555651e1d0, C4<0>, C4<0>;
L_0x55555651e350 .functor AND 1, L_0x55555651e510, L_0x55555651e800, C4<1>, C4<1>;
L_0x55555651e400 .functor OR 1, L_0x55555651e240, L_0x55555651e350, C4<0>, C4<0>;
v0x5555561210f0_0 .net *"_ivl_0", 0 0, L_0x55555651dd10;  1 drivers
v0x55555611e2d0_0 .net *"_ivl_10", 0 0, L_0x55555651e350;  1 drivers
v0x55555611b820_0 .net *"_ivl_4", 0 0, L_0x55555651e160;  1 drivers
v0x55555611b590_0 .net *"_ivl_6", 0 0, L_0x55555651e1d0;  1 drivers
v0x55555611b0e0_0 .net *"_ivl_8", 0 0, L_0x55555651e240;  1 drivers
v0x5555561147f0_0 .net "c_in", 0 0, L_0x55555651e800;  1 drivers
v0x5555561148b0_0 .net "c_out", 0 0, L_0x55555651e400;  1 drivers
v0x555556102fd0_0 .net "s", 0 0, L_0x55555651e0f0;  1 drivers
v0x555556103090_0 .net "x", 0 0, L_0x55555651e510;  1 drivers
v0x555556100260_0 .net "y", 0 0, L_0x55555651e640;  1 drivers
S_0x5555561e70f0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555556227870;
 .timescale -12 -12;
P_0x5555562634a0 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555561e9f10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561e70f0;
 .timescale -12 -12;
S_0x5555561ecd30 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561e9f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555651e930 .functor XOR 1, L_0x55555651ee10, L_0x55555651efe0, C4<0>, C4<0>;
L_0x55555651e9a0 .functor XOR 1, L_0x55555651e930, L_0x55555651f080, C4<0>, C4<0>;
L_0x55555651ea10 .functor AND 1, L_0x55555651efe0, L_0x55555651f080, C4<1>, C4<1>;
L_0x55555651ea80 .functor AND 1, L_0x55555651ee10, L_0x55555651efe0, C4<1>, C4<1>;
L_0x55555651eb40 .functor OR 1, L_0x55555651ea10, L_0x55555651ea80, C4<0>, C4<0>;
L_0x55555651ec50 .functor AND 1, L_0x55555651ee10, L_0x55555651f080, C4<1>, C4<1>;
L_0x55555651ed00 .functor OR 1, L_0x55555651eb40, L_0x55555651ec50, C4<0>, C4<0>;
v0x5555560fd390_0 .net *"_ivl_0", 0 0, L_0x55555651e930;  1 drivers
v0x5555560fa570_0 .net *"_ivl_10", 0 0, L_0x55555651ec50;  1 drivers
v0x5555560f7750_0 .net *"_ivl_4", 0 0, L_0x55555651ea10;  1 drivers
v0x5555560f4930_0 .net *"_ivl_6", 0 0, L_0x55555651ea80;  1 drivers
v0x5555560f1b10_0 .net *"_ivl_8", 0 0, L_0x55555651eb40;  1 drivers
v0x5555560eecf0_0 .net "c_in", 0 0, L_0x55555651f080;  1 drivers
v0x5555560eedb0_0 .net "c_out", 0 0, L_0x55555651ed00;  1 drivers
v0x5555560ec1d0_0 .net "s", 0 0, L_0x55555651e9a0;  1 drivers
v0x5555560ec290_0 .net "x", 0 0, L_0x55555651ee10;  1 drivers
v0x5555560ec020_0 .net "y", 0 0, L_0x55555651efe0;  1 drivers
S_0x5555561efb50 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555556227870;
 .timescale -12 -12;
P_0x555556241de0 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555561f2970 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561efb50;
 .timescale -12 -12;
S_0x5555561f5790 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561f2970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555651f260 .functor XOR 1, L_0x55555651ef40, L_0x55555651f8e0, C4<0>, C4<0>;
L_0x55555651f2d0 .functor XOR 1, L_0x55555651f260, L_0x55555651f1b0, C4<0>, C4<0>;
L_0x55555651f340 .functor AND 1, L_0x55555651f8e0, L_0x55555651f1b0, C4<1>, C4<1>;
L_0x55555651f3b0 .functor AND 1, L_0x55555651ef40, L_0x55555651f8e0, C4<1>, C4<1>;
L_0x55555651f470 .functor OR 1, L_0x55555651f340, L_0x55555651f3b0, C4<0>, C4<0>;
L_0x55555651f580 .functor AND 1, L_0x55555651ef40, L_0x55555651f1b0, C4<1>, C4<1>;
L_0x55555651f630 .functor OR 1, L_0x55555651f470, L_0x55555651f580, C4<0>, C4<0>;
v0x55555622d830_0 .net *"_ivl_0", 0 0, L_0x55555651f260;  1 drivers
v0x55555622aa10_0 .net *"_ivl_10", 0 0, L_0x55555651f580;  1 drivers
v0x555556227bf0_0 .net *"_ivl_4", 0 0, L_0x55555651f340;  1 drivers
v0x555556224dd0_0 .net *"_ivl_6", 0 0, L_0x55555651f3b0;  1 drivers
v0x555556221fb0_0 .net *"_ivl_8", 0 0, L_0x55555651f470;  1 drivers
v0x55555621f190_0 .net "c_in", 0 0, L_0x55555651f1b0;  1 drivers
v0x55555621f250_0 .net "c_out", 0 0, L_0x55555651f630;  1 drivers
v0x55555621c370_0 .net "s", 0 0, L_0x55555651f2d0;  1 drivers
v0x55555621c430_0 .net "x", 0 0, L_0x55555651ef40;  1 drivers
v0x555556219600_0 .net "y", 0 0, L_0x55555651f8e0;  1 drivers
S_0x5555561f85b0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555556227870;
 .timescale -12 -12;
P_0x555556216bd0 .param/l "i" 0 16 14, +C4<01000>;
S_0x555555cacab0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561f85b0;
 .timescale -12 -12;
S_0x555556074a30 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555cacab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555651fb50 .functor XOR 1, L_0x555556520030, L_0x55555651fa90, C4<0>, C4<0>;
L_0x55555651fbc0 .functor XOR 1, L_0x55555651fb50, L_0x5555565202c0, C4<0>, C4<0>;
L_0x55555651fc30 .functor AND 1, L_0x55555651fa90, L_0x5555565202c0, C4<1>, C4<1>;
L_0x55555651fca0 .functor AND 1, L_0x555556520030, L_0x55555651fa90, C4<1>, C4<1>;
L_0x55555651fd60 .functor OR 1, L_0x55555651fc30, L_0x55555651fca0, C4<0>, C4<0>;
L_0x55555651fe70 .functor AND 1, L_0x555556520030, L_0x5555565202c0, C4<1>, C4<1>;
L_0x55555651ff20 .functor OR 1, L_0x55555651fd60, L_0x55555651fe70, C4<0>, C4<0>;
v0x555556216820_0 .net *"_ivl_0", 0 0, L_0x55555651fb50;  1 drivers
v0x555556216370_0 .net *"_ivl_10", 0 0, L_0x55555651fe70;  1 drivers
v0x5555562147f0_0 .net *"_ivl_4", 0 0, L_0x55555651fc30;  1 drivers
v0x5555562119d0_0 .net *"_ivl_6", 0 0, L_0x55555651fca0;  1 drivers
v0x55555620ebb0_0 .net *"_ivl_8", 0 0, L_0x55555651fd60;  1 drivers
v0x55555620bd90_0 .net "c_in", 0 0, L_0x5555565202c0;  1 drivers
v0x55555620be50_0 .net "c_out", 0 0, L_0x55555651ff20;  1 drivers
v0x555556208f70_0 .net "s", 0 0, L_0x55555651fbc0;  1 drivers
v0x555556209030_0 .net "x", 0 0, L_0x555556520030;  1 drivers
v0x555556206200_0 .net "y", 0 0, L_0x55555651fa90;  1 drivers
S_0x555556077850 .scope module, "neg_b_im" "pos_2_neg" 15 82, 16 39 0, S_0x555555d00cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556369940 .param/l "N" 0 16 40, +C4<00000000000000000000000000001000>;
L_0x555556521180 .functor NOT 8, L_0x555556521720, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555561e26b0_0 .net *"_ivl_0", 7 0, L_0x555556521180;  1 drivers
L_0x7f1be06cbcc0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555561df890_0 .net/2u *"_ivl_2", 7 0, L_0x7f1be06cbcc0;  1 drivers
v0x5555561dca70_0 .net "neg", 7 0, L_0x555556521310;  alias, 1 drivers
v0x5555561d9c50_0 .net "pos", 7 0, L_0x555556521720;  alias, 1 drivers
L_0x555556521310 .arith/sum 8, L_0x555556521180, L_0x7f1be06cbcc0;
S_0x55555607a670 .scope module, "neg_b_re" "pos_2_neg" 15 75, 16 39 0, S_0x555555d00cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556360ee0 .param/l "N" 0 16 40, +C4<00000000000000000000000000001000>;
L_0x555556521070 .functor NOT 8, L_0x555556521680, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555561d6e30_0 .net *"_ivl_0", 7 0, L_0x555556521070;  1 drivers
L_0x7f1be06cbc78 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555561d4010_0 .net/2u *"_ivl_2", 7 0, L_0x7f1be06cbc78;  1 drivers
v0x5555561d11f0_0 .net "neg", 7 0, L_0x5555565210e0;  alias, 1 drivers
v0x5555561ce3d0_0 .net "pos", 7 0, L_0x555556521680;  alias, 1 drivers
L_0x5555565210e0 .arith/sum 8, L_0x555556521070, L_0x7f1be06cbc78;
S_0x55555607d490 .scope module, "twid_mult" "twiddle_mult" 15 26, 17 1 0, S_0x555555d00cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
L_0x5555564e13f0 .functor NOT 9, L_0x5555564e1300, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555564eb110 .functor NOT 8, L_0x5555564eb070, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55555650b980 .functor BUFZ 1, v0x555555eabf00_0, C4<0>, C4<0>, C4<0>;
L_0x55555650ba90 .functor BUFZ 8, L_0x5555564e57e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55555650bb50 .functor BUFZ 8, L_0x5555564ea630, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555555ef5da0_0 .net *"_ivl_1", 0 0, L_0x5555564e1030;  1 drivers
L_0x7f1be06cbbe8 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x555555ef2f80_0 .net/2u *"_ivl_10", 8 0, L_0x7f1be06cbbe8;  1 drivers
v0x555555ef0160_0 .net *"_ivl_21", 7 0, L_0x5555564eb070;  1 drivers
v0x555555eed340_0 .net *"_ivl_22", 7 0, L_0x5555564eb110;  1 drivers
L_0x7f1be06cbc30 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555555eea520_0 .net/2u *"_ivl_24", 7 0, L_0x7f1be06cbc30;  1 drivers
v0x555555ee7700_0 .net *"_ivl_5", 0 0, L_0x5555564e1210;  1 drivers
v0x555555edeca0_0 .net *"_ivl_6", 8 0, L_0x5555564e1300;  1 drivers
v0x555555edbe80_0 .net *"_ivl_8", 8 0, L_0x5555564e13f0;  1 drivers
v0x555555ed9060_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x555555ed0620_0 .net "data_valid", 0 0, L_0x55555650b980;  alias, 1 drivers
v0x555555ed06e0_0 .net "i_c", 7 0, L_0x5555565217c0;  alias, 1 drivers
v0x555555ed6240_0 .net "i_c_minus_s", 8 0, L_0x555556521900;  alias, 1 drivers
v0x555555ed62e0_0 .net "i_c_plus_s", 8 0, L_0x555556521860;  alias, 1 drivers
v0x555555ed3420_0 .net "i_x", 7 0, L_0x55555650bc10;  1 drivers
v0x555555ed34c0_0 .net "i_y", 7 0, L_0x55555650bd40;  1 drivers
v0x555555efb9e0_0 .net "o_Im_out", 7 0, L_0x55555650bb50;  alias, 1 drivers
v0x555555efba80_0 .net "o_Re_out", 7 0, L_0x55555650ba90;  alias, 1 drivers
v0x555555e82ab0_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x555555e82b50_0 .net "w_add_answer", 8 0, L_0x5555564e0950;  1 drivers
v0x555555e7fc90_0 .net "w_i_out", 7 0, L_0x5555564ea630;  1 drivers
v0x555555e7fd50_0 .net "w_mult_dv", 0 0, v0x555555eabf00_0;  1 drivers
v0x555555e7ce70_0 .net "w_mult_i", 16 0, v0x55555629f9d0_0;  1 drivers
v0x555555e7cf10_0 .net "w_mult_r", 16 0, v0x5555562253c0_0;  1 drivers
v0x555555e7a050_0 .net "w_mult_z", 16 0, v0x555555e9d830_0;  1 drivers
v0x555555e71660_0 .net "w_r_out", 7 0, L_0x5555564e57e0;  1 drivers
L_0x5555564e1030 .part L_0x55555650bc10, 7, 1;
L_0x5555564e1120 .concat [ 8 1 0 0], L_0x55555650bc10, L_0x5555564e1030;
L_0x5555564e1210 .part L_0x55555650bd40, 7, 1;
L_0x5555564e1300 .concat [ 8 1 0 0], L_0x55555650bd40, L_0x5555564e1210;
L_0x5555564e14b0 .arith/sum 9, L_0x5555564e13f0, L_0x7f1be06cbbe8;
L_0x5555564e6180 .part v0x5555562253c0_0, 7, 8;
L_0x5555564e62b0 .part v0x555555e9d830_0, 7, 8;
L_0x5555564ea900 .part v0x55555629f9d0_0, 7, 8;
L_0x5555564eb070 .part v0x555555e9d830_0, 7, 8;
L_0x5555564eb1d0 .arith/sum 8, L_0x5555564eb110, L_0x7f1be06cbc30;
S_0x555555cae390 .scope module, "adder_E" "N_bit_adder" 17 32, 16 1 0, S_0x55555607d490;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556353720 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x55555604aad0_0 .net "answer", 8 0, L_0x5555564e0950;  alias, 1 drivers
v0x555556047cb0_0 .net "carry", 8 0, L_0x5555564e0bd0;  1 drivers
v0x555556044e90_0 .net "carry_out", 0 0, L_0x5555564e0870;  1 drivers
v0x555556042070_0 .net "input1", 8 0, L_0x5555564e1120;  1 drivers
v0x55555603f250_0 .net "input2", 8 0, L_0x5555564e14b0;  1 drivers
L_0x5555564dbd80 .part L_0x5555564e1120, 0, 1;
L_0x5555564dbe20 .part L_0x5555564e14b0, 0, 1;
L_0x5555564dc570 .part L_0x5555564e1120, 1, 1;
L_0x5555564dc6a0 .part L_0x5555564e14b0, 1, 1;
L_0x5555564dc800 .part L_0x5555564e0bd0, 0, 1;
L_0x5555564dcee0 .part L_0x5555564e1120, 2, 1;
L_0x5555564dd050 .part L_0x5555564e14b0, 2, 1;
L_0x5555564dd180 .part L_0x5555564e0bd0, 1, 1;
L_0x5555564dd7f0 .part L_0x5555564e1120, 3, 1;
L_0x5555564dd9b0 .part L_0x5555564e14b0, 3, 1;
L_0x5555564ddbd0 .part L_0x5555564e0bd0, 2, 1;
L_0x5555564de120 .part L_0x5555564e1120, 4, 1;
L_0x5555564de2c0 .part L_0x5555564e14b0, 4, 1;
L_0x5555564de3f0 .part L_0x5555564e0bd0, 3, 1;
L_0x5555564dea80 .part L_0x5555564e1120, 5, 1;
L_0x5555564debb0 .part L_0x5555564e14b0, 5, 1;
L_0x5555564ded70 .part L_0x5555564e0bd0, 4, 1;
L_0x5555564df3b0 .part L_0x5555564e1120, 6, 1;
L_0x5555564df580 .part L_0x5555564e14b0, 6, 1;
L_0x5555564df620 .part L_0x5555564e0bd0, 5, 1;
L_0x5555564df4e0 .part L_0x5555564e1120, 7, 1;
L_0x5555564dfda0 .part L_0x5555564e14b0, 7, 1;
L_0x5555564df750 .part L_0x5555564e0bd0, 6, 1;
L_0x5555564e0410 .part L_0x5555564e1120, 8, 1;
L_0x5555564e0610 .part L_0x5555564e14b0, 8, 1;
L_0x5555564e0740 .part L_0x5555564e0bd0, 7, 1;
LS_0x5555564e0950_0_0 .concat8 [ 1 1 1 1], L_0x5555564dbb40, L_0x5555564dbfc0, L_0x5555564dc9a0, L_0x5555564dd370;
LS_0x5555564e0950_0_4 .concat8 [ 1 1 1 1], L_0x5555564ddd70, L_0x5555564de630, L_0x5555564def10, L_0x5555564df870;
LS_0x5555564e0950_0_8 .concat8 [ 1 0 0 0], L_0x5555564dff70;
L_0x5555564e0950 .concat8 [ 4 4 1 0], LS_0x5555564e0950_0_0, LS_0x5555564e0950_0_4, LS_0x5555564e0950_0_8;
LS_0x5555564e0bd0_0_0 .concat8 [ 1 1 1 1], L_0x5555564dbc40, L_0x5555564dc460, L_0x5555564dcdd0, L_0x5555564dd6e0;
LS_0x5555564e0bd0_0_4 .concat8 [ 1 1 1 1], L_0x5555564de010, L_0x5555564de970, L_0x5555564df2a0, L_0x5555564dfc00;
LS_0x5555564e0bd0_0_8 .concat8 [ 1 0 0 0], L_0x5555564e0300;
L_0x5555564e0bd0 .concat8 [ 4 4 1 0], LS_0x5555564e0bd0_0_0, LS_0x5555564e0bd0_0_4, LS_0x5555564e0bd0_0_8;
L_0x5555564e0870 .part L_0x5555564e0bd0, 8, 1;
S_0x555555cae7d0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555555cae390;
 .timescale -12 -12;
P_0x55555634acc0 .param/l "i" 0 16 14, +C4<00>;
S_0x555555caf450 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555555cae7d0;
 .timescale -12 -12;
S_0x555556071c10 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555555caf450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555564dbb40 .functor XOR 1, L_0x5555564dbd80, L_0x5555564dbe20, C4<0>, C4<0>;
L_0x5555564dbc40 .functor AND 1, L_0x5555564dbd80, L_0x5555564dbe20, C4<1>, C4<1>;
v0x5555561cb3d0_0 .net "c", 0 0, L_0x5555564dbc40;  1 drivers
v0x5555561cae30_0 .net "s", 0 0, L_0x5555564dbb40;  1 drivers
v0x5555561caef0_0 .net "x", 0 0, L_0x5555564dbd80;  1 drivers
v0x5555561fb750_0 .net "y", 0 0, L_0x5555564dbe20;  1 drivers
S_0x55555605d930 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555555cae390;
 .timescale -12 -12;
P_0x5555563215e0 .param/l "i" 0 16 14, +C4<01>;
S_0x555556060750 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555605d930;
 .timescale -12 -12;
S_0x555556063570 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556060750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564dbec0 .functor XOR 1, L_0x5555564dc570, L_0x5555564dc6a0, C4<0>, C4<0>;
L_0x5555564dbfc0 .functor XOR 1, L_0x5555564dbec0, L_0x5555564dc800, C4<0>, C4<0>;
L_0x5555564dc0b0 .functor AND 1, L_0x5555564dc6a0, L_0x5555564dc800, C4<1>, C4<1>;
L_0x5555564dc1f0 .functor AND 1, L_0x5555564dc570, L_0x5555564dc6a0, C4<1>, C4<1>;
L_0x5555564dc2e0 .functor OR 1, L_0x5555564dc0b0, L_0x5555564dc1f0, C4<0>, C4<0>;
L_0x5555564dc3f0 .functor AND 1, L_0x5555564dc570, L_0x5555564dc800, C4<1>, C4<1>;
L_0x5555564dc460 .functor OR 1, L_0x5555564dc2e0, L_0x5555564dc3f0, C4<0>, C4<0>;
v0x5555561f8930_0 .net *"_ivl_0", 0 0, L_0x5555564dbec0;  1 drivers
v0x5555561f5b10_0 .net *"_ivl_10", 0 0, L_0x5555564dc3f0;  1 drivers
v0x5555561f2cf0_0 .net *"_ivl_4", 0 0, L_0x5555564dc0b0;  1 drivers
v0x5555561efed0_0 .net *"_ivl_6", 0 0, L_0x5555564dc1f0;  1 drivers
v0x5555561ed0b0_0 .net *"_ivl_8", 0 0, L_0x5555564dc2e0;  1 drivers
v0x5555561ea290_0 .net "c_in", 0 0, L_0x5555564dc800;  1 drivers
v0x5555561ea350_0 .net "c_out", 0 0, L_0x5555564dc460;  1 drivers
v0x5555561e7470_0 .net "s", 0 0, L_0x5555564dbfc0;  1 drivers
v0x5555561e7530_0 .net "x", 0 0, L_0x5555564dc570;  1 drivers
v0x5555561e4a60_0 .net "y", 0 0, L_0x5555564dc6a0;  1 drivers
S_0x555556066390 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555555cae390;
 .timescale -12 -12;
P_0x555556315d60 .param/l "i" 0 16 14, +C4<010>;
S_0x5555560691b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556066390;
 .timescale -12 -12;
S_0x55555606bfd0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560691b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564dc930 .functor XOR 1, L_0x5555564dcee0, L_0x5555564dd050, C4<0>, C4<0>;
L_0x5555564dc9a0 .functor XOR 1, L_0x5555564dc930, L_0x5555564dd180, C4<0>, C4<0>;
L_0x5555564dca10 .functor AND 1, L_0x5555564dd050, L_0x5555564dd180, C4<1>, C4<1>;
L_0x5555564dcb20 .functor AND 1, L_0x5555564dcee0, L_0x5555564dd050, C4<1>, C4<1>;
L_0x5555564dcc10 .functor OR 1, L_0x5555564dca10, L_0x5555564dcb20, C4<0>, C4<0>;
L_0x5555564dcd20 .functor AND 1, L_0x5555564dcee0, L_0x5555564dd180, C4<1>, C4<1>;
L_0x5555564dcdd0 .functor OR 1, L_0x5555564dcc10, L_0x5555564dcd20, C4<0>, C4<0>;
v0x5555561e4740_0 .net *"_ivl_0", 0 0, L_0x5555564dc930;  1 drivers
v0x5555561e4290_0 .net *"_ivl_10", 0 0, L_0x5555564dcd20;  1 drivers
v0x55555609b680_0 .net *"_ivl_4", 0 0, L_0x5555564dca10;  1 drivers
v0x5555560e6e20_0 .net *"_ivl_6", 0 0, L_0x5555564dcb20;  1 drivers
v0x5555560e67d0_0 .net *"_ivl_8", 0 0, L_0x5555564dcc10;  1 drivers
v0x555556082860_0 .net "c_in", 0 0, L_0x5555564dd180;  1 drivers
v0x555556082920_0 .net "c_out", 0 0, L_0x5555564dcdd0;  1 drivers
v0x5555560cdde0_0 .net "s", 0 0, L_0x5555564dc9a0;  1 drivers
v0x5555560cdea0_0 .net "x", 0 0, L_0x5555564dcee0;  1 drivers
v0x5555560cd840_0 .net "y", 0 0, L_0x5555564dd050;  1 drivers
S_0x55555606edf0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555555cae390;
 .timescale -12 -12;
P_0x55555633d4a0 .param/l "i" 0 16 14, +C4<011>;
S_0x55555605ab10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555606edf0;
 .timescale -12 -12;
S_0x55555600ef50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555605ab10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564dd300 .functor XOR 1, L_0x5555564dd7f0, L_0x5555564dd9b0, C4<0>, C4<0>;
L_0x5555564dd370 .functor XOR 1, L_0x5555564dd300, L_0x5555564ddbd0, C4<0>, C4<0>;
L_0x5555564dd3e0 .functor AND 1, L_0x5555564dd9b0, L_0x5555564ddbd0, C4<1>, C4<1>;
L_0x5555564dd4a0 .functor AND 1, L_0x5555564dd7f0, L_0x5555564dd9b0, C4<1>, C4<1>;
L_0x5555564dd560 .functor OR 1, L_0x5555564dd3e0, L_0x5555564dd4a0, C4<0>, C4<0>;
L_0x5555564dd670 .functor AND 1, L_0x5555564dd7f0, L_0x5555564ddbd0, C4<1>, C4<1>;
L_0x5555564dd6e0 .functor OR 1, L_0x5555564dd560, L_0x5555564dd670, C4<0>, C4<0>;
v0x5555560b4d70_0 .net *"_ivl_0", 0 0, L_0x5555564dd300;  1 drivers
v0x5555560b4720_0 .net *"_ivl_10", 0 0, L_0x5555564dd670;  1 drivers
v0x55555609bcd0_0 .net *"_ivl_4", 0 0, L_0x5555564dd3e0;  1 drivers
v0x5555560825c0_0 .net *"_ivl_6", 0 0, L_0x5555564dd4a0;  1 drivers
v0x555556082010_0 .net *"_ivl_8", 0 0, L_0x5555564dd560;  1 drivers
v0x555555fbbe80_0 .net "c_in", 0 0, L_0x5555564ddbd0;  1 drivers
v0x555555fbbf40_0 .net "c_out", 0 0, L_0x5555564dd6e0;  1 drivers
v0x555555fd2ba0_0 .net "s", 0 0, L_0x5555564dd370;  1 drivers
v0x555555fd2c60_0 .net "x", 0 0, L_0x5555564dd7f0;  1 drivers
v0x5555560613e0_0 .net "y", 0 0, L_0x5555564dd9b0;  1 drivers
S_0x555556011d70 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555555cae390;
 .timescale -12 -12;
P_0x55555632ee00 .param/l "i" 0 16 14, +C4<0100>;
S_0x555556014b90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556011d70;
 .timescale -12 -12;
S_0x5555560179b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556014b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564ddd00 .functor XOR 1, L_0x5555564de120, L_0x5555564de2c0, C4<0>, C4<0>;
L_0x5555564ddd70 .functor XOR 1, L_0x5555564ddd00, L_0x5555564de3f0, C4<0>, C4<0>;
L_0x5555564ddde0 .functor AND 1, L_0x5555564de2c0, L_0x5555564de3f0, C4<1>, C4<1>;
L_0x5555564dde50 .functor AND 1, L_0x5555564de120, L_0x5555564de2c0, C4<1>, C4<1>;
L_0x5555564ddef0 .functor OR 1, L_0x5555564ddde0, L_0x5555564dde50, C4<0>, C4<0>;
L_0x5555564ddf60 .functor AND 1, L_0x5555564de120, L_0x5555564de3f0, C4<1>, C4<1>;
L_0x5555564de010 .functor OR 1, L_0x5555564ddef0, L_0x5555564ddf60, C4<0>, C4<0>;
v0x55555607d810_0 .net *"_ivl_0", 0 0, L_0x5555564ddd00;  1 drivers
v0x55555607a9f0_0 .net *"_ivl_10", 0 0, L_0x5555564ddf60;  1 drivers
v0x555556077bd0_0 .net *"_ivl_4", 0 0, L_0x5555564ddde0;  1 drivers
v0x555556074db0_0 .net *"_ivl_6", 0 0, L_0x5555564dde50;  1 drivers
v0x555556071f90_0 .net *"_ivl_8", 0 0, L_0x5555564ddef0;  1 drivers
v0x55555606f170_0 .net "c_in", 0 0, L_0x5555564de3f0;  1 drivers
v0x55555606f230_0 .net "c_out", 0 0, L_0x5555564de010;  1 drivers
v0x55555606c350_0 .net "s", 0 0, L_0x5555564ddd70;  1 drivers
v0x55555606c410_0 .net "x", 0 0, L_0x5555564de120;  1 drivers
v0x5555560695e0_0 .net "y", 0 0, L_0x5555564de2c0;  1 drivers
S_0x5555560520b0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555555cae390;
 .timescale -12 -12;
P_0x5555561e39d0 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556054ed0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560520b0;
 .timescale -12 -12;
S_0x555556057cf0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556054ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564de250 .functor XOR 1, L_0x5555564dea80, L_0x5555564debb0, C4<0>, C4<0>;
L_0x5555564de630 .functor XOR 1, L_0x5555564de250, L_0x5555564ded70, C4<0>, C4<0>;
L_0x5555564de6a0 .functor AND 1, L_0x5555564debb0, L_0x5555564ded70, C4<1>, C4<1>;
L_0x5555564de710 .functor AND 1, L_0x5555564dea80, L_0x5555564debb0, C4<1>, C4<1>;
L_0x5555564de7b0 .functor OR 1, L_0x5555564de6a0, L_0x5555564de710, C4<0>, C4<0>;
L_0x5555564de8c0 .functor AND 1, L_0x5555564dea80, L_0x5555564ded70, C4<1>, C4<1>;
L_0x5555564de970 .functor OR 1, L_0x5555564de7b0, L_0x5555564de8c0, C4<0>, C4<0>;
v0x555556066710_0 .net *"_ivl_0", 0 0, L_0x5555564de250;  1 drivers
v0x5555560638f0_0 .net *"_ivl_10", 0 0, L_0x5555564de8c0;  1 drivers
v0x555556060ad0_0 .net *"_ivl_4", 0 0, L_0x5555564de6a0;  1 drivers
v0x55555605dcb0_0 .net *"_ivl_6", 0 0, L_0x5555564de710;  1 drivers
v0x55555605ae90_0 .net *"_ivl_8", 0 0, L_0x5555564de7b0;  1 drivers
v0x555556058070_0 .net "c_in", 0 0, L_0x5555564ded70;  1 drivers
v0x555556058130_0 .net "c_out", 0 0, L_0x5555564de970;  1 drivers
v0x555556055250_0 .net "s", 0 0, L_0x5555564de630;  1 drivers
v0x555556055310_0 .net "x", 0 0, L_0x5555564dea80;  1 drivers
v0x5555560524e0_0 .net "y", 0 0, L_0x5555564debb0;  1 drivers
S_0x55555600c130 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555555cae390;
 .timescale -12 -12;
P_0x5555561bf4b0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555555ff7e50 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555600c130;
 .timescale -12 -12;
S_0x555555ffac70 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ff7e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564deea0 .functor XOR 1, L_0x5555564df3b0, L_0x5555564df580, C4<0>, C4<0>;
L_0x5555564def10 .functor XOR 1, L_0x5555564deea0, L_0x5555564df620, C4<0>, C4<0>;
L_0x5555564def80 .functor AND 1, L_0x5555564df580, L_0x5555564df620, C4<1>, C4<1>;
L_0x5555564deff0 .functor AND 1, L_0x5555564df3b0, L_0x5555564df580, C4<1>, C4<1>;
L_0x5555564df0e0 .functor OR 1, L_0x5555564def80, L_0x5555564deff0, C4<0>, C4<0>;
L_0x5555564df1f0 .functor AND 1, L_0x5555564df3b0, L_0x5555564df620, C4<1>, C4<1>;
L_0x5555564df2a0 .functor OR 1, L_0x5555564df0e0, L_0x5555564df1f0, C4<0>, C4<0>;
v0x55555604f8e0_0 .net *"_ivl_0", 0 0, L_0x5555564deea0;  1 drivers
v0x55555604f600_0 .net *"_ivl_10", 0 0, L_0x5555564df1f0;  1 drivers
v0x55555604f060_0 .net *"_ivl_4", 0 0, L_0x5555564def80;  1 drivers
v0x55555604ec60_0 .net *"_ivl_6", 0 0, L_0x5555564deff0;  1 drivers
v0x555555ffb850_0 .net *"_ivl_8", 0 0, L_0x5555564df0e0;  1 drivers
v0x555556017d30_0 .net "c_in", 0 0, L_0x5555564df620;  1 drivers
v0x555556017df0_0 .net "c_out", 0 0, L_0x5555564df2a0;  1 drivers
v0x555556014f10_0 .net "s", 0 0, L_0x5555564def10;  1 drivers
v0x555556014fd0_0 .net "x", 0 0, L_0x5555564df3b0;  1 drivers
v0x5555560121a0_0 .net "y", 0 0, L_0x5555564df580;  1 drivers
S_0x555555ffda90 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555555cae390;
 .timescale -12 -12;
P_0x5555561b3c30 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555560008b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ffda90;
 .timescale -12 -12;
S_0x5555560036d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560008b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564df800 .functor XOR 1, L_0x5555564df4e0, L_0x5555564dfda0, C4<0>, C4<0>;
L_0x5555564df870 .functor XOR 1, L_0x5555564df800, L_0x5555564df750, C4<0>, C4<0>;
L_0x5555564df8e0 .functor AND 1, L_0x5555564dfda0, L_0x5555564df750, C4<1>, C4<1>;
L_0x5555564df950 .functor AND 1, L_0x5555564df4e0, L_0x5555564dfda0, C4<1>, C4<1>;
L_0x5555564dfa40 .functor OR 1, L_0x5555564df8e0, L_0x5555564df950, C4<0>, C4<0>;
L_0x5555564dfb50 .functor AND 1, L_0x5555564df4e0, L_0x5555564df750, C4<1>, C4<1>;
L_0x5555564dfc00 .functor OR 1, L_0x5555564dfa40, L_0x5555564dfb50, C4<0>, C4<0>;
v0x55555600f2d0_0 .net *"_ivl_0", 0 0, L_0x5555564df800;  1 drivers
v0x55555600c4b0_0 .net *"_ivl_10", 0 0, L_0x5555564dfb50;  1 drivers
v0x555556009690_0 .net *"_ivl_4", 0 0, L_0x5555564df8e0;  1 drivers
v0x555556006870_0 .net *"_ivl_6", 0 0, L_0x5555564df950;  1 drivers
v0x555556003a50_0 .net *"_ivl_8", 0 0, L_0x5555564dfa40;  1 drivers
v0x555556000c30_0 .net "c_in", 0 0, L_0x5555564df750;  1 drivers
v0x555556000cf0_0 .net "c_out", 0 0, L_0x5555564dfc00;  1 drivers
v0x555555ffde10_0 .net "s", 0 0, L_0x5555564df870;  1 drivers
v0x555555ffded0_0 .net "x", 0 0, L_0x5555564df4e0;  1 drivers
v0x555555ffb0a0_0 .net "y", 0 0, L_0x5555564dfda0;  1 drivers
S_0x5555560064f0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555555cae390;
 .timescale -12 -12;
P_0x555555ff8260 .param/l "i" 0 16 14, +C4<01000>;
S_0x555556009310 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560064f0;
 .timescale -12 -12;
S_0x555555ff5030 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556009310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564dff00 .functor XOR 1, L_0x5555564e0410, L_0x5555564e0610, C4<0>, C4<0>;
L_0x5555564dff70 .functor XOR 1, L_0x5555564dff00, L_0x5555564e0740, C4<0>, C4<0>;
L_0x5555564dffe0 .functor AND 1, L_0x5555564e0610, L_0x5555564e0740, C4<1>, C4<1>;
L_0x5555564e0050 .functor AND 1, L_0x5555564e0410, L_0x5555564e0610, C4<1>, C4<1>;
L_0x5555564e0140 .functor OR 1, L_0x5555564dffe0, L_0x5555564e0050, C4<0>, C4<0>;
L_0x5555564e0250 .functor AND 1, L_0x5555564e0410, L_0x5555564e0740, C4<1>, C4<1>;
L_0x5555564e0300 .functor OR 1, L_0x5555564e0140, L_0x5555564e0250, C4<0>, C4<0>;
v0x555555ff53b0_0 .net *"_ivl_0", 0 0, L_0x5555564dff00;  1 drivers
v0x555555ff2590_0 .net *"_ivl_10", 0 0, L_0x5555564e0250;  1 drivers
v0x555555fef770_0 .net *"_ivl_4", 0 0, L_0x5555564dffe0;  1 drivers
v0x555555fec950_0 .net *"_ivl_6", 0 0, L_0x5555564e0050;  1 drivers
v0x555555fe9db0_0 .net *"_ivl_8", 0 0, L_0x5555564e0140;  1 drivers
v0x555555fe99f0_0 .net "c_in", 0 0, L_0x5555564e0740;  1 drivers
v0x555555fe9ab0_0 .net "c_out", 0 0, L_0x5555564e0300;  1 drivers
v0x555555fe94b0_0 .net "s", 0 0, L_0x5555564dff70;  1 drivers
v0x555555fe9570_0 .net "x", 0 0, L_0x5555564e0410;  1 drivers
v0x55555602e6a0_0 .net "y", 0 0, L_0x5555564e0610;  1 drivers
S_0x555556044b10 .scope module, "adder_I" "N_bit_adder" 17 49, 16 1 0, S_0x55555607d490;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555619f950 .param/l "N" 0 16 2, +C4<00000000000000000000000000001000>;
v0x5555560c99a0_0 .net "answer", 7 0, L_0x5555564ea630;  alias, 1 drivers
v0x5555560c6b80_0 .net "carry", 7 0, L_0x5555564ea9d0;  1 drivers
v0x5555560c3d60_0 .net "carry_out", 0 0, L_0x5555564eae50;  1 drivers
v0x5555560c0f40_0 .net "input1", 7 0, L_0x5555564ea900;  1 drivers
v0x5555560be120_0 .net "input2", 7 0, L_0x5555564eb1d0;  1 drivers
L_0x5555564e6520 .part L_0x5555564ea900, 0, 1;
L_0x5555564e65c0 .part L_0x5555564eb1d0, 0, 1;
L_0x5555564e6c30 .part L_0x5555564ea900, 1, 1;
L_0x5555564e6cd0 .part L_0x5555564eb1d0, 1, 1;
L_0x5555564e6e00 .part L_0x5555564ea9d0, 0, 1;
L_0x5555564e74b0 .part L_0x5555564ea900, 2, 1;
L_0x5555564e7620 .part L_0x5555564eb1d0, 2, 1;
L_0x5555564e7750 .part L_0x5555564ea9d0, 1, 1;
L_0x5555564e7dc0 .part L_0x5555564ea900, 3, 1;
L_0x5555564e7f80 .part L_0x5555564eb1d0, 3, 1;
L_0x5555564e81a0 .part L_0x5555564ea9d0, 2, 1;
L_0x5555564e86c0 .part L_0x5555564ea900, 4, 1;
L_0x5555564e8860 .part L_0x5555564eb1d0, 4, 1;
L_0x5555564e8990 .part L_0x5555564ea9d0, 3, 1;
L_0x5555564e8ff0 .part L_0x5555564ea900, 5, 1;
L_0x5555564e9120 .part L_0x5555564eb1d0, 5, 1;
L_0x5555564e92e0 .part L_0x5555564ea9d0, 4, 1;
L_0x5555564e98f0 .part L_0x5555564ea900, 6, 1;
L_0x5555564e9ac0 .part L_0x5555564eb1d0, 6, 1;
L_0x5555564e9b60 .part L_0x5555564ea9d0, 5, 1;
L_0x5555564e9a20 .part L_0x5555564ea900, 7, 1;
L_0x5555564ea3c0 .part L_0x5555564eb1d0, 7, 1;
L_0x5555564e9c90 .part L_0x5555564ea9d0, 6, 1;
LS_0x5555564ea630_0_0 .concat8 [ 1 1 1 1], L_0x5555564e63a0, L_0x5555564e66d0, L_0x5555564e6fa0, L_0x5555564e7940;
LS_0x5555564ea630_0_4 .concat8 [ 1 1 1 1], L_0x5555564e8340, L_0x5555564e8bd0, L_0x5555564e9480, L_0x5555564e9db0;
L_0x5555564ea630 .concat8 [ 4 4 0 0], LS_0x5555564ea630_0_0, LS_0x5555564ea630_0_4;
LS_0x5555564ea9d0_0_0 .concat8 [ 1 1 1 1], L_0x5555564e6410, L_0x5555564e6b20, L_0x5555564e73a0, L_0x5555564e7cb0;
LS_0x5555564ea9d0_0_4 .concat8 [ 1 1 1 1], L_0x5555564e85b0, L_0x5555564e8ee0, L_0x5555564e97e0, L_0x5555564ea110;
L_0x5555564ea9d0 .concat8 [ 4 4 0 0], LS_0x5555564ea9d0_0_0, LS_0x5555564ea9d0_0_4;
L_0x5555564eae50 .part L_0x5555564ea9d0, 7, 1;
S_0x555556047930 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555556044b10;
 .timescale -12 -12;
P_0x5555561974f0 .param/l "i" 0 16 14, +C4<00>;
S_0x55555604a750 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555556047930;
 .timescale -12 -12;
S_0x555555fe9200 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x55555604a750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555564e63a0 .functor XOR 1, L_0x5555564e6520, L_0x5555564e65c0, C4<0>, C4<0>;
L_0x5555564e6410 .functor AND 1, L_0x5555564e6520, L_0x5555564e65c0, C4<1>, C4<1>;
v0x55555603c430_0 .net "c", 0 0, L_0x5555564e6410;  1 drivers
v0x55555603c4f0_0 .net "s", 0 0, L_0x5555564e63a0;  1 drivers
v0x555556039610_0 .net "x", 0 0, L_0x5555564e6520;  1 drivers
v0x5555560367f0_0 .net "y", 0 0, L_0x5555564e65c0;  1 drivers
S_0x555555fec5d0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555556044b10;
 .timescale -12 -12;
P_0x5555561599d0 .param/l "i" 0 16 14, +C4<01>;
S_0x555555fef3f0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555fec5d0;
 .timescale -12 -12;
S_0x555555ff2210 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fef3f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e6660 .functor XOR 1, L_0x5555564e6c30, L_0x5555564e6cd0, C4<0>, C4<0>;
L_0x5555564e66d0 .functor XOR 1, L_0x5555564e6660, L_0x5555564e6e00, C4<0>, C4<0>;
L_0x5555564e6790 .functor AND 1, L_0x5555564e6cd0, L_0x5555564e6e00, C4<1>, C4<1>;
L_0x5555564e68a0 .functor AND 1, L_0x5555564e6c30, L_0x5555564e6cd0, C4<1>, C4<1>;
L_0x5555564e6960 .functor OR 1, L_0x5555564e6790, L_0x5555564e68a0, C4<0>, C4<0>;
L_0x5555564e6a70 .functor AND 1, L_0x5555564e6c30, L_0x5555564e6e00, C4<1>, C4<1>;
L_0x5555564e6b20 .functor OR 1, L_0x5555564e6960, L_0x5555564e6a70, C4<0>, C4<0>;
v0x5555560339d0_0 .net *"_ivl_0", 0 0, L_0x5555564e6660;  1 drivers
v0x555556030bb0_0 .net *"_ivl_10", 0 0, L_0x5555564e6a70;  1 drivers
v0x55555602dd90_0 .net *"_ivl_4", 0 0, L_0x5555564e6790;  1 drivers
v0x55555602af70_0 .net *"_ivl_6", 0 0, L_0x5555564e68a0;  1 drivers
v0x555556028150_0 .net *"_ivl_8", 0 0, L_0x5555564e6960;  1 drivers
v0x555556025330_0 .net "c_in", 0 0, L_0x5555564e6e00;  1 drivers
v0x5555560253f0_0 .net "c_out", 0 0, L_0x5555564e6b20;  1 drivers
v0x555556022510_0 .net "s", 0 0, L_0x5555564e66d0;  1 drivers
v0x5555560225d0_0 .net "x", 0 0, L_0x5555564e6c30;  1 drivers
v0x55555601f6f0_0 .net "y", 0 0, L_0x5555564e6cd0;  1 drivers
S_0x555556041cf0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555556044b10;
 .timescale -12 -12;
P_0x55555614e150 .param/l "i" 0 16 14, +C4<010>;
S_0x55555602da10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556041cf0;
 .timescale -12 -12;
S_0x555556030830 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555602da10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e6f30 .functor XOR 1, L_0x5555564e74b0, L_0x5555564e7620, C4<0>, C4<0>;
L_0x5555564e6fa0 .functor XOR 1, L_0x5555564e6f30, L_0x5555564e7750, C4<0>, C4<0>;
L_0x5555564e7010 .functor AND 1, L_0x5555564e7620, L_0x5555564e7750, C4<1>, C4<1>;
L_0x5555564e7120 .functor AND 1, L_0x5555564e74b0, L_0x5555564e7620, C4<1>, C4<1>;
L_0x5555564e71e0 .functor OR 1, L_0x5555564e7010, L_0x5555564e7120, C4<0>, C4<0>;
L_0x5555564e72f0 .functor AND 1, L_0x5555564e74b0, L_0x5555564e7750, C4<1>, C4<1>;
L_0x5555564e73a0 .functor OR 1, L_0x5555564e71e0, L_0x5555564e72f0, C4<0>, C4<0>;
v0x55555601cba0_0 .net *"_ivl_0", 0 0, L_0x5555564e6f30;  1 drivers
v0x55555601c8c0_0 .net *"_ivl_10", 0 0, L_0x5555564e72f0;  1 drivers
v0x55555601c320_0 .net *"_ivl_4", 0 0, L_0x5555564e7010;  1 drivers
v0x55555601bf20_0 .net *"_ivl_6", 0 0, L_0x5555564e7120;  1 drivers
v0x555555fd1ba0_0 .net *"_ivl_8", 0 0, L_0x5555564e71e0;  1 drivers
v0x555555fced80_0 .net "c_in", 0 0, L_0x5555564e7750;  1 drivers
v0x555555fcee40_0 .net "c_out", 0 0, L_0x5555564e73a0;  1 drivers
v0x555555fcbf60_0 .net "s", 0 0, L_0x5555564e6fa0;  1 drivers
v0x555555fcc020_0 .net "x", 0 0, L_0x5555564e74b0;  1 drivers
v0x555555fc9140_0 .net "y", 0 0, L_0x5555564e7620;  1 drivers
S_0x555556033650 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555556044b10;
 .timescale -12 -12;
P_0x5555561428d0 .param/l "i" 0 16 14, +C4<011>;
S_0x555556036470 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556033650;
 .timescale -12 -12;
S_0x555556039290 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556036470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e78d0 .functor XOR 1, L_0x5555564e7dc0, L_0x5555564e7f80, C4<0>, C4<0>;
L_0x5555564e7940 .functor XOR 1, L_0x5555564e78d0, L_0x5555564e81a0, C4<0>, C4<0>;
L_0x5555564e79b0 .functor AND 1, L_0x5555564e7f80, L_0x5555564e81a0, C4<1>, C4<1>;
L_0x5555564e7a70 .functor AND 1, L_0x5555564e7dc0, L_0x5555564e7f80, C4<1>, C4<1>;
L_0x5555564e7b30 .functor OR 1, L_0x5555564e79b0, L_0x5555564e7a70, C4<0>, C4<0>;
L_0x5555564e7c40 .functor AND 1, L_0x5555564e7dc0, L_0x5555564e81a0, C4<1>, C4<1>;
L_0x5555564e7cb0 .functor OR 1, L_0x5555564e7b30, L_0x5555564e7c40, C4<0>, C4<0>;
v0x555555fc6320_0 .net *"_ivl_0", 0 0, L_0x5555564e78d0;  1 drivers
v0x555555fc3500_0 .net *"_ivl_10", 0 0, L_0x5555564e7c40;  1 drivers
v0x555555fc06e0_0 .net *"_ivl_4", 0 0, L_0x5555564e79b0;  1 drivers
v0x555555fbdbe0_0 .net *"_ivl_6", 0 0, L_0x5555564e7a70;  1 drivers
v0x555555fbd8b0_0 .net *"_ivl_8", 0 0, L_0x5555564e7b30;  1 drivers
v0x555555fbd400_0 .net "c_in", 0 0, L_0x5555564e81a0;  1 drivers
v0x555555fbd4c0_0 .net "c_out", 0 0, L_0x5555564e7cb0;  1 drivers
v0x555555fe7760_0 .net "s", 0 0, L_0x5555564e7940;  1 drivers
v0x555555fe7820_0 .net "x", 0 0, L_0x5555564e7dc0;  1 drivers
v0x555555fe49f0_0 .net "y", 0 0, L_0x5555564e7f80;  1 drivers
S_0x55555603c0b0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555556044b10;
 .timescale -12 -12;
P_0x555556134230 .param/l "i" 0 16 14, +C4<0100>;
S_0x55555603eed0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555603c0b0;
 .timescale -12 -12;
S_0x55555602abf0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555603eed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e82d0 .functor XOR 1, L_0x5555564e86c0, L_0x5555564e8860, C4<0>, C4<0>;
L_0x5555564e8340 .functor XOR 1, L_0x5555564e82d0, L_0x5555564e8990, C4<0>, C4<0>;
L_0x5555564e83b0 .functor AND 1, L_0x5555564e8860, L_0x5555564e8990, C4<1>, C4<1>;
L_0x5555564e8420 .functor AND 1, L_0x5555564e86c0, L_0x5555564e8860, C4<1>, C4<1>;
L_0x5555564e8490 .functor OR 1, L_0x5555564e83b0, L_0x5555564e8420, C4<0>, C4<0>;
L_0x5555564e8500 .functor AND 1, L_0x5555564e86c0, L_0x5555564e8990, C4<1>, C4<1>;
L_0x5555564e85b0 .functor OR 1, L_0x5555564e8490, L_0x5555564e8500, C4<0>, C4<0>;
v0x555555fe1b20_0 .net *"_ivl_0", 0 0, L_0x5555564e82d0;  1 drivers
v0x555555fded00_0 .net *"_ivl_10", 0 0, L_0x5555564e8500;  1 drivers
v0x555555fdbee0_0 .net *"_ivl_4", 0 0, L_0x5555564e83b0;  1 drivers
v0x555555fd90c0_0 .net *"_ivl_6", 0 0, L_0x5555564e8420;  1 drivers
v0x555555fd62a0_0 .net *"_ivl_8", 0 0, L_0x5555564e8490;  1 drivers
v0x555555fd37f0_0 .net "c_in", 0 0, L_0x5555564e8990;  1 drivers
v0x555555fd38b0_0 .net "c_out", 0 0, L_0x5555564e85b0;  1 drivers
v0x555555fd3560_0 .net "s", 0 0, L_0x5555564e8340;  1 drivers
v0x555555fd3620_0 .net "x", 0 0, L_0x5555564e86c0;  1 drivers
v0x555555fd3160_0 .net "y", 0 0, L_0x5555564e8860;  1 drivers
S_0x555555fcbbe0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555556044b10;
 .timescale -12 -12;
P_0x55555618f590 .param/l "i" 0 16 14, +C4<0101>;
S_0x555555fcea00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555fcbbe0;
 .timescale -12 -12;
S_0x555555fd1820 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fcea00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e87f0 .functor XOR 1, L_0x5555564e8ff0, L_0x5555564e9120, C4<0>, C4<0>;
L_0x5555564e8bd0 .functor XOR 1, L_0x5555564e87f0, L_0x5555564e92e0, C4<0>, C4<0>;
L_0x5555564e8c40 .functor AND 1, L_0x5555564e9120, L_0x5555564e92e0, C4<1>, C4<1>;
L_0x5555564e8cb0 .functor AND 1, L_0x5555564e8ff0, L_0x5555564e9120, C4<1>, C4<1>;
L_0x5555564e8d20 .functor OR 1, L_0x5555564e8c40, L_0x5555564e8cb0, C4<0>, C4<0>;
L_0x5555564e8e30 .functor AND 1, L_0x5555564e8ff0, L_0x5555564e92e0, C4<1>, C4<1>;
L_0x5555564e8ee0 .functor OR 1, L_0x5555564e8d20, L_0x5555564e8e30, C4<0>, C4<0>;
v0x555555fcc7c0_0 .net *"_ivl_0", 0 0, L_0x5555564e87f0;  1 drivers
v0x555555fa4520_0 .net *"_ivl_10", 0 0, L_0x5555564e8e30;  1 drivers
v0x555555fbae80_0 .net *"_ivl_4", 0 0, L_0x5555564e8c40;  1 drivers
v0x555555fb8060_0 .net *"_ivl_6", 0 0, L_0x5555564e8cb0;  1 drivers
v0x555555fb5240_0 .net *"_ivl_8", 0 0, L_0x5555564e8d20;  1 drivers
v0x555555fb2420_0 .net "c_in", 0 0, L_0x5555564e92e0;  1 drivers
v0x555555fb24e0_0 .net "c_out", 0 0, L_0x5555564e8ee0;  1 drivers
v0x555555faf600_0 .net "s", 0 0, L_0x5555564e8bd0;  1 drivers
v0x555555faf6c0_0 .net "x", 0 0, L_0x5555564e8ff0;  1 drivers
v0x555555fac890_0 .net "y", 0 0, L_0x5555564e9120;  1 drivers
S_0x55555601f370 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555556044b10;
 .timescale -12 -12;
P_0x555556183d10 .param/l "i" 0 16 14, +C4<0110>;
S_0x555556022190 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555601f370;
 .timescale -12 -12;
S_0x555556024fb0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556022190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e9410 .functor XOR 1, L_0x5555564e98f0, L_0x5555564e9ac0, C4<0>, C4<0>;
L_0x5555564e9480 .functor XOR 1, L_0x5555564e9410, L_0x5555564e9b60, C4<0>, C4<0>;
L_0x5555564e94f0 .functor AND 1, L_0x5555564e9ac0, L_0x5555564e9b60, C4<1>, C4<1>;
L_0x5555564e9560 .functor AND 1, L_0x5555564e98f0, L_0x5555564e9ac0, C4<1>, C4<1>;
L_0x5555564e9620 .functor OR 1, L_0x5555564e94f0, L_0x5555564e9560, C4<0>, C4<0>;
L_0x5555564e9730 .functor AND 1, L_0x5555564e98f0, L_0x5555564e9b60, C4<1>, C4<1>;
L_0x5555564e97e0 .functor OR 1, L_0x5555564e9620, L_0x5555564e9730, C4<0>, C4<0>;
v0x555555fa99c0_0 .net *"_ivl_0", 0 0, L_0x5555564e9410;  1 drivers
v0x555555fa6ba0_0 .net *"_ivl_10", 0 0, L_0x5555564e9730;  1 drivers
v0x555555fa4030_0 .net *"_ivl_4", 0 0, L_0x5555564e94f0;  1 drivers
v0x555555fa3dd0_0 .net *"_ivl_6", 0 0, L_0x5555564e9560;  1 drivers
v0x5555560e5800_0 .net *"_ivl_8", 0 0, L_0x5555564e9620;  1 drivers
v0x5555560e29e0_0 .net "c_in", 0 0, L_0x5555564e9b60;  1 drivers
v0x5555560e2aa0_0 .net "c_out", 0 0, L_0x5555564e97e0;  1 drivers
v0x5555560dfbc0_0 .net "s", 0 0, L_0x5555564e9480;  1 drivers
v0x5555560dfc80_0 .net "x", 0 0, L_0x5555564e98f0;  1 drivers
v0x5555560dce50_0 .net "y", 0 0, L_0x5555564e9ac0;  1 drivers
S_0x555556027dd0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555556044b10;
 .timescale -12 -12;
P_0x555556178490 .param/l "i" 0 16 14, +C4<0111>;
S_0x555555fc8dc0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556027dd0;
 .timescale -12 -12;
S_0x555555fde980 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fc8dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e9d40 .functor XOR 1, L_0x5555564e9a20, L_0x5555564ea3c0, C4<0>, C4<0>;
L_0x5555564e9db0 .functor XOR 1, L_0x5555564e9d40, L_0x5555564e9c90, C4<0>, C4<0>;
L_0x5555564e9e20 .functor AND 1, L_0x5555564ea3c0, L_0x5555564e9c90, C4<1>, C4<1>;
L_0x5555564e9e90 .functor AND 1, L_0x5555564e9a20, L_0x5555564ea3c0, C4<1>, C4<1>;
L_0x5555564e9f50 .functor OR 1, L_0x5555564e9e20, L_0x5555564e9e90, C4<0>, C4<0>;
L_0x5555564ea060 .functor AND 1, L_0x5555564e9a20, L_0x5555564e9c90, C4<1>, C4<1>;
L_0x5555564ea110 .functor OR 1, L_0x5555564e9f50, L_0x5555564ea060, C4<0>, C4<0>;
v0x5555560d9f80_0 .net *"_ivl_0", 0 0, L_0x5555564e9d40;  1 drivers
v0x5555560d7160_0 .net *"_ivl_10", 0 0, L_0x5555564ea060;  1 drivers
v0x5555560d4340_0 .net *"_ivl_4", 0 0, L_0x5555564e9e20;  1 drivers
v0x5555560d1520_0 .net *"_ivl_6", 0 0, L_0x5555564e9e90;  1 drivers
v0x5555560ceb10_0 .net *"_ivl_8", 0 0, L_0x5555564e9f50;  1 drivers
v0x5555560ce7f0_0 .net "c_in", 0 0, L_0x5555564e9c90;  1 drivers
v0x5555560ce8b0_0 .net "c_out", 0 0, L_0x5555564ea110;  1 drivers
v0x5555560ce340_0 .net "s", 0 0, L_0x5555564e9db0;  1 drivers
v0x5555560ce400_0 .net "x", 0 0, L_0x5555564e9a20;  1 drivers
v0x5555560cc870_0 .net "y", 0 0, L_0x5555564ea3c0;  1 drivers
S_0x555555fe17a0 .scope module, "adder_R" "N_bit_adder" 17 40, 16 1 0, S_0x55555607d490;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556169df0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001000>;
v0x555555f02e00_0 .net "answer", 7 0, L_0x5555564e57e0;  alias, 1 drivers
v0x555555f02860_0 .net "carry", 7 0, L_0x5555564e5b80;  1 drivers
v0x555555f02460_0 .net "carry_out", 0 0, L_0x5555564e6000;  1 drivers
v0x555555f02500_0 .net "input1", 7 0, L_0x5555564e6180;  1 drivers
v0x555555eaf050_0 .net "input2", 7 0, L_0x5555564e62b0;  1 drivers
L_0x5555564e1770 .part L_0x5555564e6180, 0, 1;
L_0x5555564e1810 .part L_0x5555564e62b0, 0, 1;
L_0x5555564e1e40 .part L_0x5555564e6180, 1, 1;
L_0x5555564e1ee0 .part L_0x5555564e62b0, 1, 1;
L_0x5555564e2010 .part L_0x5555564e5b80, 0, 1;
L_0x5555564e26c0 .part L_0x5555564e6180, 2, 1;
L_0x5555564e2830 .part L_0x5555564e62b0, 2, 1;
L_0x5555564e2960 .part L_0x5555564e5b80, 1, 1;
L_0x5555564e2fd0 .part L_0x5555564e6180, 3, 1;
L_0x5555564e3190 .part L_0x5555564e62b0, 3, 1;
L_0x5555564e3350 .part L_0x5555564e5b80, 2, 1;
L_0x5555564e3870 .part L_0x5555564e6180, 4, 1;
L_0x5555564e3a10 .part L_0x5555564e62b0, 4, 1;
L_0x5555564e3b40 .part L_0x5555564e5b80, 3, 1;
L_0x5555564e41a0 .part L_0x5555564e6180, 5, 1;
L_0x5555564e42d0 .part L_0x5555564e62b0, 5, 1;
L_0x5555564e4490 .part L_0x5555564e5b80, 4, 1;
L_0x5555564e4aa0 .part L_0x5555564e6180, 6, 1;
L_0x5555564e4c70 .part L_0x5555564e62b0, 6, 1;
L_0x5555564e4d10 .part L_0x5555564e5b80, 5, 1;
L_0x5555564e4bd0 .part L_0x5555564e6180, 7, 1;
L_0x5555564e5570 .part L_0x5555564e62b0, 7, 1;
L_0x5555564e4e40 .part L_0x5555564e5b80, 6, 1;
LS_0x5555564e57e0_0_0 .concat8 [ 1 1 1 1], L_0x5555564e1550, L_0x5555564e1920, L_0x5555564e21b0, L_0x5555564e2b50;
LS_0x5555564e57e0_0_4 .concat8 [ 1 1 1 1], L_0x5555564e34f0, L_0x5555564e3d80, L_0x5555564e4630, L_0x5555564e4f60;
L_0x5555564e57e0 .concat8 [ 4 4 0 0], LS_0x5555564e57e0_0_0, LS_0x5555564e57e0_0_4;
LS_0x5555564e5b80_0_0 .concat8 [ 1 1 1 1], L_0x5555564e1660, L_0x5555564e1d30, L_0x5555564e25b0, L_0x5555564e2ec0;
LS_0x5555564e5b80_0_4 .concat8 [ 1 1 1 1], L_0x5555564e3760, L_0x5555564e4090, L_0x5555564e4990, L_0x5555564e52c0;
L_0x5555564e5b80 .concat8 [ 4 4 0 0], LS_0x5555564e5b80_0_0, LS_0x5555564e5b80_0_4;
L_0x5555564e6000 .part L_0x5555564e5b80, 7, 1;
S_0x555555fe45c0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555555fe17a0;
 .timescale -12 -12;
P_0x555556164630 .param/l "i" 0 16 14, +C4<00>;
S_0x555555fe73e0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555555fe45c0;
 .timescale -12 -12;
S_0x555555fc0360 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555555fe73e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555564e1550 .functor XOR 1, L_0x5555564e1770, L_0x5555564e1810, C4<0>, C4<0>;
L_0x5555564e1660 .functor AND 1, L_0x5555564e1770, L_0x5555564e1810, C4<1>, C4<1>;
v0x5555560bb300_0 .net "c", 0 0, L_0x5555564e1660;  1 drivers
v0x5555560b84e0_0 .net "s", 0 0, L_0x5555564e1550;  1 drivers
v0x5555560b85a0_0 .net "x", 0 0, L_0x5555564e1770;  1 drivers
v0x5555560b5ad0_0 .net "y", 0 0, L_0x5555564e1810;  1 drivers
S_0x555555fc3180 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555555fe17a0;
 .timescale -12 -12;
P_0x55555610ade0 .param/l "i" 0 16 14, +C4<01>;
S_0x555555fc5fa0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555fc3180;
 .timescale -12 -12;
S_0x555555fdbb60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fc5fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e18b0 .functor XOR 1, L_0x5555564e1e40, L_0x5555564e1ee0, C4<0>, C4<0>;
L_0x5555564e1920 .functor XOR 1, L_0x5555564e18b0, L_0x5555564e2010, C4<0>, C4<0>;
L_0x5555564e19e0 .functor AND 1, L_0x5555564e1ee0, L_0x5555564e2010, C4<1>, C4<1>;
L_0x5555564e1af0 .functor AND 1, L_0x5555564e1e40, L_0x5555564e1ee0, C4<1>, C4<1>;
L_0x5555564e1bb0 .functor OR 1, L_0x5555564e19e0, L_0x5555564e1af0, C4<0>, C4<0>;
L_0x5555564e1cc0 .functor AND 1, L_0x5555564e1e40, L_0x5555564e2010, C4<1>, C4<1>;
L_0x5555564e1d30 .functor OR 1, L_0x5555564e1bb0, L_0x5555564e1cc0, C4<0>, C4<0>;
v0x5555560b57b0_0 .net *"_ivl_0", 0 0, L_0x5555564e18b0;  1 drivers
v0x5555560b5300_0 .net *"_ivl_10", 0 0, L_0x5555564e1cc0;  1 drivers
v0x55555609a680_0 .net *"_ivl_4", 0 0, L_0x5555564e19e0;  1 drivers
v0x555556097860_0 .net *"_ivl_6", 0 0, L_0x5555564e1af0;  1 drivers
v0x555556094a40_0 .net *"_ivl_8", 0 0, L_0x5555564e1bb0;  1 drivers
v0x555556091c20_0 .net "c_in", 0 0, L_0x5555564e2010;  1 drivers
v0x555556091ce0_0 .net "c_out", 0 0, L_0x5555564e1d30;  1 drivers
v0x55555608ee00_0 .net "s", 0 0, L_0x5555564e1920;  1 drivers
v0x55555608eec0_0 .net "x", 0 0, L_0x5555564e1e40;  1 drivers
v0x55555608bfe0_0 .net "y", 0 0, L_0x5555564e1ee0;  1 drivers
S_0x555555faf280 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555555fe17a0;
 .timescale -12 -12;
P_0x555556129400 .param/l "i" 0 16 14, +C4<010>;
S_0x555555fb20a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555faf280;
 .timescale -12 -12;
S_0x555555fb4ec0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fb20a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e2140 .functor XOR 1, L_0x5555564e26c0, L_0x5555564e2830, C4<0>, C4<0>;
L_0x5555564e21b0 .functor XOR 1, L_0x5555564e2140, L_0x5555564e2960, C4<0>, C4<0>;
L_0x5555564e2220 .functor AND 1, L_0x5555564e2830, L_0x5555564e2960, C4<1>, C4<1>;
L_0x5555564e2330 .functor AND 1, L_0x5555564e26c0, L_0x5555564e2830, C4<1>, C4<1>;
L_0x5555564e23f0 .functor OR 1, L_0x5555564e2220, L_0x5555564e2330, C4<0>, C4<0>;
L_0x5555564e2500 .functor AND 1, L_0x5555564e26c0, L_0x5555564e2960, C4<1>, C4<1>;
L_0x5555564e25b0 .functor OR 1, L_0x5555564e23f0, L_0x5555564e2500, C4<0>, C4<0>;
v0x5555560891c0_0 .net *"_ivl_0", 0 0, L_0x5555564e2140;  1 drivers
v0x5555560863a0_0 .net *"_ivl_10", 0 0, L_0x5555564e2500;  1 drivers
v0x5555560837b0_0 .net *"_ivl_4", 0 0, L_0x5555564e2220;  1 drivers
v0x5555560833a0_0 .net *"_ivl_6", 0 0, L_0x5555564e2330;  1 drivers
v0x555556082e00_0 .net *"_ivl_8", 0 0, L_0x5555564e23f0;  1 drivers
v0x5555560b3720_0 .net "c_in", 0 0, L_0x5555564e2960;  1 drivers
v0x5555560b37e0_0 .net "c_out", 0 0, L_0x5555564e25b0;  1 drivers
v0x5555560b0900_0 .net "s", 0 0, L_0x5555564e21b0;  1 drivers
v0x5555560b09c0_0 .net "x", 0 0, L_0x5555564e26c0;  1 drivers
v0x5555560adb90_0 .net "y", 0 0, L_0x5555564e2830;  1 drivers
S_0x555555fb7ce0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555555fe17a0;
 .timescale -12 -12;
P_0x55555611db80 .param/l "i" 0 16 14, +C4<011>;
S_0x555555fbab00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555fb7ce0;
 .timescale -12 -12;
S_0x555555fd5f20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fbab00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e2ae0 .functor XOR 1, L_0x5555564e2fd0, L_0x5555564e3190, C4<0>, C4<0>;
L_0x5555564e2b50 .functor XOR 1, L_0x5555564e2ae0, L_0x5555564e3350, C4<0>, C4<0>;
L_0x5555564e2bc0 .functor AND 1, L_0x5555564e3190, L_0x5555564e3350, C4<1>, C4<1>;
L_0x5555564e2c80 .functor AND 1, L_0x5555564e2fd0, L_0x5555564e3190, C4<1>, C4<1>;
L_0x5555564e2d40 .functor OR 1, L_0x5555564e2bc0, L_0x5555564e2c80, C4<0>, C4<0>;
L_0x5555564e2e50 .functor AND 1, L_0x5555564e2fd0, L_0x5555564e3350, C4<1>, C4<1>;
L_0x5555564e2ec0 .functor OR 1, L_0x5555564e2d40, L_0x5555564e2e50, C4<0>, C4<0>;
v0x5555560aacc0_0 .net *"_ivl_0", 0 0, L_0x5555564e2ae0;  1 drivers
v0x5555560a7ea0_0 .net *"_ivl_10", 0 0, L_0x5555564e2e50;  1 drivers
v0x5555560a5080_0 .net *"_ivl_4", 0 0, L_0x5555564e2bc0;  1 drivers
v0x5555560a2260_0 .net *"_ivl_6", 0 0, L_0x5555564e2c80;  1 drivers
v0x55555609f440_0 .net *"_ivl_8", 0 0, L_0x5555564e2d40;  1 drivers
v0x55555609ca30_0 .net "c_in", 0 0, L_0x5555564e3350;  1 drivers
v0x55555609caf0_0 .net "c_out", 0 0, L_0x5555564e2ec0;  1 drivers
v0x55555609c710_0 .net "s", 0 0, L_0x5555564e2b50;  1 drivers
v0x55555609c7d0_0 .net "x", 0 0, L_0x5555564e2fd0;  1 drivers
v0x55555609c310_0 .net "y", 0 0, L_0x5555564e3190;  1 drivers
S_0x555555fd8d40 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555555fe17a0;
 .timescale -12 -12;
P_0x5555560f9e20 .param/l "i" 0 16 14, +C4<0100>;
S_0x555555fac460 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555fd8d40;
 .timescale -12 -12;
S_0x5555560d9c00 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fac460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e3480 .functor XOR 1, L_0x5555564e3870, L_0x5555564e3a10, C4<0>, C4<0>;
L_0x5555564e34f0 .functor XOR 1, L_0x5555564e3480, L_0x5555564e3b40, C4<0>, C4<0>;
L_0x5555564e3560 .functor AND 1, L_0x5555564e3a10, L_0x5555564e3b40, C4<1>, C4<1>;
L_0x5555564e35d0 .functor AND 1, L_0x5555564e3870, L_0x5555564e3a10, C4<1>, C4<1>;
L_0x5555564e3640 .functor OR 1, L_0x5555564e3560, L_0x5555564e35d0, C4<0>, C4<0>;
L_0x5555564e36b0 .functor AND 1, L_0x5555564e3870, L_0x5555564e3b40, C4<1>, C4<1>;
L_0x5555564e3760 .functor OR 1, L_0x5555564e3640, L_0x5555564e36b0, C4<0>, C4<0>;
v0x555555f4ee80_0 .net *"_ivl_0", 0 0, L_0x5555564e3480;  1 drivers
v0x555555f9a620_0 .net *"_ivl_10", 0 0, L_0x5555564e36b0;  1 drivers
v0x555555f99fd0_0 .net *"_ivl_4", 0 0, L_0x5555564e3560;  1 drivers
v0x555555f36060_0 .net *"_ivl_6", 0 0, L_0x5555564e35d0;  1 drivers
v0x555555f815e0_0 .net *"_ivl_8", 0 0, L_0x5555564e3640;  1 drivers
v0x555555f80f90_0 .net "c_in", 0 0, L_0x5555564e3b40;  1 drivers
v0x555555f81050_0 .net "c_out", 0 0, L_0x5555564e3760;  1 drivers
v0x555555f68570_0 .net "s", 0 0, L_0x5555564e34f0;  1 drivers
v0x555555f68630_0 .net "x", 0 0, L_0x5555564e3870;  1 drivers
v0x555555f67fd0_0 .net "y", 0 0, L_0x5555564e3a10;  1 drivers
S_0x5555560dca20 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555555fe17a0;
 .timescale -12 -12;
P_0x5555562274a0 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555560df840 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560dca20;
 .timescale -12 -12;
S_0x5555560e2660 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560df840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e39a0 .functor XOR 1, L_0x5555564e41a0, L_0x5555564e42d0, C4<0>, C4<0>;
L_0x5555564e3d80 .functor XOR 1, L_0x5555564e39a0, L_0x5555564e4490, C4<0>, C4<0>;
L_0x5555564e3df0 .functor AND 1, L_0x5555564e42d0, L_0x5555564e4490, C4<1>, C4<1>;
L_0x5555564e3e60 .functor AND 1, L_0x5555564e41a0, L_0x5555564e42d0, C4<1>, C4<1>;
L_0x5555564e3ed0 .functor OR 1, L_0x5555564e3df0, L_0x5555564e3e60, C4<0>, C4<0>;
L_0x5555564e3fe0 .functor AND 1, L_0x5555564e41a0, L_0x5555564e4490, C4<1>, C4<1>;
L_0x5555564e4090 .functor OR 1, L_0x5555564e3ed0, L_0x5555564e3fe0, C4<0>, C4<0>;
v0x555555f4f4d0_0 .net *"_ivl_0", 0 0, L_0x5555564e39a0;  1 drivers
v0x555555f35dc0_0 .net *"_ivl_10", 0 0, L_0x5555564e3fe0;  1 drivers
v0x555555f35810_0 .net *"_ivl_4", 0 0, L_0x5555564e3df0;  1 drivers
v0x555555f358d0_0 .net *"_ivl_6", 0 0, L_0x5555564e3e60;  1 drivers
v0x555555e6f680_0 .net *"_ivl_8", 0 0, L_0x5555564e3ed0;  1 drivers
v0x555555e863a0_0 .net "c_in", 0 0, L_0x5555564e4490;  1 drivers
v0x555555e86460_0 .net "c_out", 0 0, L_0x5555564e4090;  1 drivers
v0x555555f14b30_0 .net "s", 0 0, L_0x5555564e3d80;  1 drivers
v0x555555f14bf0_0 .net "x", 0 0, L_0x5555564e41a0;  1 drivers
v0x555555f310c0_0 .net "y", 0 0, L_0x5555564e42d0;  1 drivers
S_0x5555560e5480 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555555fe17a0;
 .timescale -12 -12;
P_0x55555620b640 .param/l "i" 0 16 14, +C4<0110>;
S_0x555555fa6820 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560e5480;
 .timescale -12 -12;
S_0x555555fa9640 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fa6820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e45c0 .functor XOR 1, L_0x5555564e4aa0, L_0x5555564e4c70, C4<0>, C4<0>;
L_0x5555564e4630 .functor XOR 1, L_0x5555564e45c0, L_0x5555564e4d10, C4<0>, C4<0>;
L_0x5555564e46a0 .functor AND 1, L_0x5555564e4c70, L_0x5555564e4d10, C4<1>, C4<1>;
L_0x5555564e4710 .functor AND 1, L_0x5555564e4aa0, L_0x5555564e4c70, C4<1>, C4<1>;
L_0x5555564e47d0 .functor OR 1, L_0x5555564e46a0, L_0x5555564e4710, C4<0>, C4<0>;
L_0x5555564e48e0 .functor AND 1, L_0x5555564e4aa0, L_0x5555564e4d10, C4<1>, C4<1>;
L_0x5555564e4990 .functor OR 1, L_0x5555564e47d0, L_0x5555564e48e0, C4<0>, C4<0>;
v0x555555f2e1f0_0 .net *"_ivl_0", 0 0, L_0x5555564e45c0;  1 drivers
v0x555555f2b3d0_0 .net *"_ivl_10", 0 0, L_0x5555564e48e0;  1 drivers
v0x555555f285b0_0 .net *"_ivl_4", 0 0, L_0x5555564e46a0;  1 drivers
v0x555555f25790_0 .net *"_ivl_6", 0 0, L_0x5555564e4710;  1 drivers
v0x555555f22970_0 .net *"_ivl_8", 0 0, L_0x5555564e47d0;  1 drivers
v0x555555f1fb50_0 .net "c_in", 0 0, L_0x5555564e4d10;  1 drivers
v0x555555f1fc10_0 .net "c_out", 0 0, L_0x5555564e4990;  1 drivers
v0x555555f1cd30_0 .net "s", 0 0, L_0x5555564e4630;  1 drivers
v0x555555f1cdf0_0 .net "x", 0 0, L_0x5555564e4aa0;  1 drivers
v0x555555f19fc0_0 .net "y", 0 0, L_0x5555564e4c70;  1 drivers
S_0x5555560d6de0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555555fe17a0;
 .timescale -12 -12;
P_0x5555561d9500 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555560c0bc0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560d6de0;
 .timescale -12 -12;
S_0x5555560c39e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560c0bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e4ef0 .functor XOR 1, L_0x5555564e4bd0, L_0x5555564e5570, C4<0>, C4<0>;
L_0x5555564e4f60 .functor XOR 1, L_0x5555564e4ef0, L_0x5555564e4e40, C4<0>, C4<0>;
L_0x5555564e4fd0 .functor AND 1, L_0x5555564e5570, L_0x5555564e4e40, C4<1>, C4<1>;
L_0x5555564e5040 .functor AND 1, L_0x5555564e4bd0, L_0x5555564e5570, C4<1>, C4<1>;
L_0x5555564e5100 .functor OR 1, L_0x5555564e4fd0, L_0x5555564e5040, C4<0>, C4<0>;
L_0x5555564e5210 .functor AND 1, L_0x5555564e4bd0, L_0x5555564e4e40, C4<1>, C4<1>;
L_0x5555564e52c0 .functor OR 1, L_0x5555564e5100, L_0x5555564e5210, C4<0>, C4<0>;
v0x555555f170f0_0 .net *"_ivl_0", 0 0, L_0x5555564e4ef0;  1 drivers
v0x555555f142d0_0 .net *"_ivl_10", 0 0, L_0x5555564e5210;  1 drivers
v0x555555f114b0_0 .net *"_ivl_4", 0 0, L_0x5555564e4fd0;  1 drivers
v0x555555f0e690_0 .net *"_ivl_6", 0 0, L_0x5555564e5040;  1 drivers
v0x555555f0b870_0 .net *"_ivl_8", 0 0, L_0x5555564e5100;  1 drivers
v0x555555f08a50_0 .net "c_in", 0 0, L_0x5555564e4e40;  1 drivers
v0x555555f08b10_0 .net "c_out", 0 0, L_0x5555564e52c0;  1 drivers
v0x555555f05c30_0 .net "s", 0 0, L_0x5555564e4f60;  1 drivers
v0x555555f05cf0_0 .net "x", 0 0, L_0x5555564e4bd0;  1 drivers
v0x555555f03190_0 .net "y", 0 0, L_0x5555564e5570;  1 drivers
S_0x5555560c6800 .scope module, "multiplier_I" "multiplier_8_9Bit" 17 66, 18 2 0, S_0x55555607d490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555555ecb530 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x555555ecb570 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x5555562e5890_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555562e5950_0 .var "count", 4 0;
v0x5555562e2a70_0 .var "data_valid", 0 0;
v0x5555562e2b10_0 .net "in_0", 7 0, L_0x55555650bc10;  alias, 1 drivers
v0x55555630b030_0 .net "in_1", 8 0, L_0x555556521860;  alias, 1 drivers
v0x555556308210_0 .var "input_0_exp", 16 0;
v0x55555629f910_0 .var "o_busy", 0 0;
v0x55555629f9d0_0 .var "out", 16 0;
v0x55555629caf0_0 .var "p", 16 0;
v0x555556299cd0_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x555556299d90_0 .var "t", 16 0;
v0x555556296eb0_0 .net "w_o", 16 0, L_0x5555564ffcc0;  1 drivers
v0x555556296f50_0 .net "w_p", 16 0, v0x55555629caf0_0;  1 drivers
v0x555556294090_0 .net "w_t", 16 0, v0x555556299d90_0;  1 drivers
S_0x5555560c9620 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x5555560c6800;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555561f53c0 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x5555562ee2f0_0 .net "answer", 16 0, L_0x5555564ffcc0;  alias, 1 drivers
v0x5555562eb4d0_0 .net "carry", 16 0, L_0x5555565002b0;  1 drivers
v0x5555562e86b0_0 .net "carry_out", 0 0, L_0x555556500af0;  1 drivers
v0x5555562e8750_0 .net "input1", 16 0, v0x55555629caf0_0;  alias, 1 drivers
v0x5555562dfc70_0 .net "input2", 16 0, v0x555556299d90_0;  alias, 1 drivers
L_0x5555564f60c0 .part v0x55555629caf0_0, 0, 1;
L_0x5555564f61b0 .part v0x555556299d90_0, 0, 1;
L_0x5555564f6830 .part v0x55555629caf0_0, 1, 1;
L_0x5555564f6960 .part v0x555556299d90_0, 1, 1;
L_0x5555564f6a90 .part L_0x5555565002b0, 0, 1;
L_0x5555564f7060 .part v0x55555629caf0_0, 2, 1;
L_0x5555564f7220 .part v0x555556299d90_0, 2, 1;
L_0x5555564f73e0 .part L_0x5555565002b0, 1, 1;
L_0x5555564f79b0 .part v0x55555629caf0_0, 3, 1;
L_0x5555564f7ae0 .part v0x555556299d90_0, 3, 1;
L_0x5555564f7c10 .part L_0x5555565002b0, 2, 1;
L_0x5555564f81d0 .part v0x55555629caf0_0, 4, 1;
L_0x5555564f8370 .part v0x555556299d90_0, 4, 1;
L_0x5555564f84a0 .part L_0x5555565002b0, 3, 1;
L_0x5555564f8b00 .part v0x55555629caf0_0, 5, 1;
L_0x5555564f8c30 .part v0x555556299d90_0, 5, 1;
L_0x5555564f8df0 .part L_0x5555565002b0, 4, 1;
L_0x5555564f9400 .part v0x55555629caf0_0, 6, 1;
L_0x5555564f95d0 .part v0x555556299d90_0, 6, 1;
L_0x5555564f9670 .part L_0x5555565002b0, 5, 1;
L_0x5555564f9530 .part v0x55555629caf0_0, 7, 1;
L_0x5555564f9ca0 .part v0x555556299d90_0, 7, 1;
L_0x5555564f9710 .part L_0x5555565002b0, 6, 1;
L_0x5555564fa400 .part v0x55555629caf0_0, 8, 1;
L_0x5555564fa600 .part v0x555556299d90_0, 8, 1;
L_0x5555564fa730 .part L_0x5555565002b0, 7, 1;
L_0x5555564fad60 .part v0x55555629caf0_0, 9, 1;
L_0x5555564fae00 .part v0x555556299d90_0, 9, 1;
L_0x5555564fa860 .part L_0x5555565002b0, 8, 1;
L_0x5555564fb5a0 .part v0x55555629caf0_0, 10, 1;
L_0x5555564fb7d0 .part v0x555556299d90_0, 10, 1;
L_0x5555564fb900 .part L_0x5555565002b0, 9, 1;
L_0x5555564fc020 .part v0x55555629caf0_0, 11, 1;
L_0x5555564fc150 .part v0x555556299d90_0, 11, 1;
L_0x5555564fc3a0 .part L_0x5555565002b0, 10, 1;
L_0x5555564fc9b0 .part v0x55555629caf0_0, 12, 1;
L_0x5555564fc280 .part v0x555556299d90_0, 12, 1;
L_0x5555564fcca0 .part L_0x5555565002b0, 11, 1;
L_0x5555564fd380 .part v0x55555629caf0_0, 13, 1;
L_0x5555564fd4b0 .part v0x555556299d90_0, 13, 1;
L_0x5555564fcdd0 .part L_0x5555565002b0, 12, 1;
L_0x5555564fdbd0 .part v0x55555629caf0_0, 14, 1;
L_0x5555564fd5e0 .part v0x555556299d90_0, 14, 1;
L_0x5555564fe280 .part L_0x5555565002b0, 13, 1;
L_0x5555564fea00 .part v0x55555629caf0_0, 15, 1;
L_0x5555564feb30 .part v0x555556299d90_0, 15, 1;
L_0x5555564fede0 .part L_0x5555565002b0, 14, 1;
L_0x5555564ff3f0 .part v0x55555629caf0_0, 16, 1;
L_0x5555564ff6b0 .part v0x555556299d90_0, 16, 1;
L_0x5555564ff7e0 .part L_0x5555565002b0, 15, 1;
LS_0x5555564ffcc0_0_0 .concat8 [ 1 1 1 1], L_0x5555564f5f40, L_0x5555564f6310, L_0x5555564f6c30, L_0x5555564f75d0;
LS_0x5555564ffcc0_0_4 .concat8 [ 1 1 1 1], L_0x5555564f7db0, L_0x5555564f86e0, L_0x5555564f8f90, L_0x5555564f9830;
LS_0x5555564ffcc0_0_8 .concat8 [ 1 1 1 1], L_0x5555564f9f90, L_0x5555564fa940, L_0x5555564fb120, L_0x5555564fbbb0;
LS_0x5555564ffcc0_0_12 .concat8 [ 1 1 1 1], L_0x5555564fc540, L_0x5555564fcf10, L_0x5555564fd7a0, L_0x5555564fe590;
LS_0x5555564ffcc0_0_16 .concat8 [ 1 0 0 0], L_0x5555564fef80;
LS_0x5555564ffcc0_1_0 .concat8 [ 4 4 4 4], LS_0x5555564ffcc0_0_0, LS_0x5555564ffcc0_0_4, LS_0x5555564ffcc0_0_8, LS_0x5555564ffcc0_0_12;
LS_0x5555564ffcc0_1_4 .concat8 [ 1 0 0 0], LS_0x5555564ffcc0_0_16;
L_0x5555564ffcc0 .concat8 [ 16 1 0 0], LS_0x5555564ffcc0_1_0, LS_0x5555564ffcc0_1_4;
LS_0x5555565002b0_0_0 .concat8 [ 1 1 1 1], L_0x5555564f5fb0, L_0x5555564f6720, L_0x5555564f6f50, L_0x5555564f78a0;
LS_0x5555565002b0_0_4 .concat8 [ 1 1 1 1], L_0x5555564f80c0, L_0x5555564f89f0, L_0x5555564f92f0, L_0x5555564f9b90;
LS_0x5555565002b0_0_8 .concat8 [ 1 1 1 1], L_0x5555564fa2f0, L_0x5555564fac50, L_0x5555564fb490, L_0x5555564fbf10;
LS_0x5555565002b0_0_12 .concat8 [ 1 1 1 1], L_0x5555564fc8a0, L_0x5555564fd270, L_0x5555564fdac0, L_0x5555564fe8f0;
LS_0x5555565002b0_0_16 .concat8 [ 1 0 0 0], L_0x5555564ff2e0;
LS_0x5555565002b0_1_0 .concat8 [ 4 4 4 4], LS_0x5555565002b0_0_0, LS_0x5555565002b0_0_4, LS_0x5555565002b0_0_8, LS_0x5555565002b0_0_12;
LS_0x5555565002b0_1_4 .concat8 [ 1 0 0 0], LS_0x5555565002b0_0_16;
L_0x5555565002b0 .concat8 [ 16 1 0 0], LS_0x5555565002b0_1_0, LS_0x5555565002b0_1_4;
L_0x555556500af0 .part L_0x5555565002b0, 16, 1;
S_0x5555560cc440 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x5555561e6d20 .param/l "i" 0 16 14, +C4<00>;
S_0x5555560d11a0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555560cc440;
 .timescale -12 -12;
S_0x5555560d3fc0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555560d11a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555564f5f40 .functor XOR 1, L_0x5555564f60c0, L_0x5555564f61b0, C4<0>, C4<0>;
L_0x5555564f5fb0 .functor AND 1, L_0x5555564f60c0, L_0x5555564f61b0, C4<1>, C4<1>;
v0x555555ec2ad0_0 .net "c", 0 0, L_0x5555564f5fb0;  1 drivers
v0x555555ebfcb0_0 .net "s", 0 0, L_0x5555564f5f40;  1 drivers
v0x555555ebfd70_0 .net "x", 0 0, L_0x5555564f60c0;  1 drivers
v0x555555ebce90_0 .net "y", 0 0, L_0x5555564f61b0;  1 drivers
S_0x5555560bdda0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x555556077480 .param/l "i" 0 16 14, +C4<01>;
S_0x55555608ea80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560bdda0;
 .timescale -12 -12;
S_0x5555560918a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555608ea80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f62a0 .functor XOR 1, L_0x5555564f6830, L_0x5555564f6960, C4<0>, C4<0>;
L_0x5555564f6310 .functor XOR 1, L_0x5555564f62a0, L_0x5555564f6a90, C4<0>, C4<0>;
L_0x5555564f63d0 .functor AND 1, L_0x5555564f6960, L_0x5555564f6a90, C4<1>, C4<1>;
L_0x5555564f64e0 .functor AND 1, L_0x5555564f6830, L_0x5555564f6960, C4<1>, C4<1>;
L_0x5555564f65a0 .functor OR 1, L_0x5555564f63d0, L_0x5555564f64e0, C4<0>, C4<0>;
L_0x5555564f66b0 .functor AND 1, L_0x5555564f6830, L_0x5555564f6a90, C4<1>, C4<1>;
L_0x5555564f6720 .functor OR 1, L_0x5555564f65a0, L_0x5555564f66b0, C4<0>, C4<0>;
v0x555555eba070_0 .net *"_ivl_0", 0 0, L_0x5555564f62a0;  1 drivers
v0x555555eb7250_0 .net *"_ivl_10", 0 0, L_0x5555564f66b0;  1 drivers
v0x555555eb4430_0 .net *"_ivl_4", 0 0, L_0x5555564f63d0;  1 drivers
v0x555555eb44f0_0 .net *"_ivl_6", 0 0, L_0x5555564f64e0;  1 drivers
v0x555555eb1610_0 .net *"_ivl_8", 0 0, L_0x5555564f65a0;  1 drivers
v0x555555eae7f0_0 .net "c_in", 0 0, L_0x5555564f6a90;  1 drivers
v0x555555eae8b0_0 .net "c_out", 0 0, L_0x5555564f6720;  1 drivers
v0x555555eab9d0_0 .net "s", 0 0, L_0x5555564f6310;  1 drivers
v0x555555eaba90_0 .net "x", 0 0, L_0x5555564f6830;  1 drivers
v0x555555ea8bb0_0 .net "y", 0 0, L_0x5555564f6960;  1 drivers
S_0x5555560946c0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x5555560631a0 .param/l "i" 0 16 14, +C4<010>;
S_0x5555560974e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560946c0;
 .timescale -12 -12;
S_0x55555609a300 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560974e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f6bc0 .functor XOR 1, L_0x5555564f7060, L_0x5555564f7220, C4<0>, C4<0>;
L_0x5555564f6c30 .functor XOR 1, L_0x5555564f6bc0, L_0x5555564f73e0, C4<0>, C4<0>;
L_0x5555564f6ca0 .functor AND 1, L_0x5555564f7220, L_0x5555564f73e0, C4<1>, C4<1>;
L_0x5555564f6d10 .functor AND 1, L_0x5555564f7060, L_0x5555564f7220, C4<1>, C4<1>;
L_0x5555564f6dd0 .functor OR 1, L_0x5555564f6ca0, L_0x5555564f6d10, C4<0>, C4<0>;
L_0x5555564f6ee0 .functor AND 1, L_0x5555564f7060, L_0x5555564f73e0, C4<1>, C4<1>;
L_0x5555564f6f50 .functor OR 1, L_0x5555564f6dd0, L_0x5555564f6ee0, C4<0>, C4<0>;
v0x555555ea5d90_0 .net *"_ivl_0", 0 0, L_0x5555564f6bc0;  1 drivers
v0x555555ea2f70_0 .net *"_ivl_10", 0 0, L_0x5555564f6ee0;  1 drivers
v0x555555ea0150_0 .net *"_ivl_4", 0 0, L_0x5555564f6ca0;  1 drivers
v0x555555ea0210_0 .net *"_ivl_6", 0 0, L_0x5555564f6d10;  1 drivers
v0x555555e9d5b0_0 .net *"_ivl_8", 0 0, L_0x5555564f6dd0;  1 drivers
v0x555555e9d1f0_0 .net "c_in", 0 0, L_0x5555564f73e0;  1 drivers
v0x555555e9d2b0_0 .net "c_out", 0 0, L_0x5555564f6f50;  1 drivers
v0x555555e9ccb0_0 .net "s", 0 0, L_0x5555564f6c30;  1 drivers
v0x555555e9cd70_0 .net "x", 0 0, L_0x5555564f7060;  1 drivers
v0x555555ee1ea0_0 .net "y", 0 0, L_0x5555564f7220;  1 drivers
S_0x5555560b8160 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x55555604f340 .param/l "i" 0 16 14, +C4<011>;
S_0x5555560baf80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560b8160;
 .timescale -12 -12;
S_0x55555608bc60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560baf80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f7560 .functor XOR 1, L_0x5555564f79b0, L_0x5555564f7ae0, C4<0>, C4<0>;
L_0x5555564f75d0 .functor XOR 1, L_0x5555564f7560, L_0x5555564f7c10, C4<0>, C4<0>;
L_0x5555564f7640 .functor AND 1, L_0x5555564f7ae0, L_0x5555564f7c10, C4<1>, C4<1>;
L_0x5555564f76b0 .functor AND 1, L_0x5555564f79b0, L_0x5555564f7ae0, C4<1>, C4<1>;
L_0x5555564f7720 .functor OR 1, L_0x5555564f7640, L_0x5555564f76b0, C4<0>, C4<0>;
L_0x5555564f7830 .functor AND 1, L_0x5555564f79b0, L_0x5555564f7c10, C4<1>, C4<1>;
L_0x5555564f78a0 .functor OR 1, L_0x5555564f7720, L_0x5555564f7830, C4<0>, C4<0>;
v0x555555efe2d0_0 .net *"_ivl_0", 0 0, L_0x5555564f7560;  1 drivers
v0x555555efb4b0_0 .net *"_ivl_10", 0 0, L_0x5555564f7830;  1 drivers
v0x555555ef8690_0 .net *"_ivl_4", 0 0, L_0x5555564f7640;  1 drivers
v0x555555ef5870_0 .net *"_ivl_6", 0 0, L_0x5555564f76b0;  1 drivers
v0x555555ef2a50_0 .net *"_ivl_8", 0 0, L_0x5555564f7720;  1 drivers
v0x555555eefc30_0 .net "c_in", 0 0, L_0x5555564f7c10;  1 drivers
v0x555555eefcf0_0 .net "c_out", 0 0, L_0x5555564f78a0;  1 drivers
v0x555555eece10_0 .net "s", 0 0, L_0x5555564f75d0;  1 drivers
v0x555555eeced0_0 .net "x", 0 0, L_0x5555564f79b0;  1 drivers
v0x555555eea0a0_0 .net "y", 0 0, L_0x5555564f7ae0;  1 drivers
S_0x5555560a7b20 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x555556003300 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555560aa940 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560a7b20;
 .timescale -12 -12;
S_0x5555560ad760 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560aa940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f7d40 .functor XOR 1, L_0x5555564f81d0, L_0x5555564f8370, C4<0>, C4<0>;
L_0x5555564f7db0 .functor XOR 1, L_0x5555564f7d40, L_0x5555564f84a0, C4<0>, C4<0>;
L_0x5555564f7e20 .functor AND 1, L_0x5555564f8370, L_0x5555564f84a0, C4<1>, C4<1>;
L_0x5555564f7e90 .functor AND 1, L_0x5555564f81d0, L_0x5555564f8370, C4<1>, C4<1>;
L_0x5555564f7f00 .functor OR 1, L_0x5555564f7e20, L_0x5555564f7e90, C4<0>, C4<0>;
L_0x5555564f8010 .functor AND 1, L_0x5555564f81d0, L_0x5555564f84a0, C4<1>, C4<1>;
L_0x5555564f80c0 .functor OR 1, L_0x5555564f7f00, L_0x5555564f8010, C4<0>, C4<0>;
v0x555555ee71d0_0 .net *"_ivl_0", 0 0, L_0x5555564f7d40;  1 drivers
v0x555555ee43b0_0 .net *"_ivl_10", 0 0, L_0x5555564f8010;  1 drivers
v0x555555ee1590_0 .net *"_ivl_4", 0 0, L_0x5555564f7e20;  1 drivers
v0x555555ee1650_0 .net *"_ivl_6", 0 0, L_0x5555564f7e90;  1 drivers
v0x555555ede770_0 .net *"_ivl_8", 0 0, L_0x5555564f7f00;  1 drivers
v0x555555edb950_0 .net "c_in", 0 0, L_0x5555564f84a0;  1 drivers
v0x555555edba10_0 .net "c_out", 0 0, L_0x5555564f80c0;  1 drivers
v0x555555ed8b30_0 .net "s", 0 0, L_0x5555564f7db0;  1 drivers
v0x555555ed8bf0_0 .net "x", 0 0, L_0x5555564f81d0;  1 drivers
v0x555555ed5dc0_0 .net "y", 0 0, L_0x5555564f8370;  1 drivers
S_0x5555560b0580 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x555555fec200 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555560b33a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560b0580;
 .timescale -12 -12;
S_0x555556086020 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560b33a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f8300 .functor XOR 1, L_0x5555564f8b00, L_0x5555564f8c30, C4<0>, C4<0>;
L_0x5555564f86e0 .functor XOR 1, L_0x5555564f8300, L_0x5555564f8df0, C4<0>, C4<0>;
L_0x5555564f8750 .functor AND 1, L_0x5555564f8c30, L_0x5555564f8df0, C4<1>, C4<1>;
L_0x5555564f87c0 .functor AND 1, L_0x5555564f8b00, L_0x5555564f8c30, C4<1>, C4<1>;
L_0x5555564f8830 .functor OR 1, L_0x5555564f8750, L_0x5555564f87c0, C4<0>, C4<0>;
L_0x5555564f8940 .functor AND 1, L_0x5555564f8b00, L_0x5555564f8df0, C4<1>, C4<1>;
L_0x5555564f89f0 .functor OR 1, L_0x5555564f8830, L_0x5555564f8940, C4<0>, C4<0>;
v0x555555ed2ef0_0 .net *"_ivl_0", 0 0, L_0x5555564f8300;  1 drivers
v0x555555ed03a0_0 .net *"_ivl_10", 0 0, L_0x5555564f8940;  1 drivers
v0x555555ed00c0_0 .net *"_ivl_4", 0 0, L_0x5555564f8750;  1 drivers
v0x555555ecfb20_0 .net *"_ivl_6", 0 0, L_0x5555564f87c0;  1 drivers
v0x555555ecf720_0 .net *"_ivl_8", 0 0, L_0x5555564f8830;  1 drivers
v0x555555e853a0_0 .net "c_in", 0 0, L_0x5555564f8df0;  1 drivers
v0x555555e85460_0 .net "c_out", 0 0, L_0x5555564f89f0;  1 drivers
v0x555555e82580_0 .net "s", 0 0, L_0x5555564f86e0;  1 drivers
v0x555555e82640_0 .net "x", 0 0, L_0x5555564f8b00;  1 drivers
v0x555555e7f810_0 .net "y", 0 0, L_0x5555564f8c30;  1 drivers
S_0x555556088e40 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x55555603eb00 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555560a4d00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556088e40;
 .timescale -12 -12;
S_0x555555f30c90 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560a4d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f8f20 .functor XOR 1, L_0x5555564f9400, L_0x5555564f95d0, C4<0>, C4<0>;
L_0x5555564f8f90 .functor XOR 1, L_0x5555564f8f20, L_0x5555564f9670, C4<0>, C4<0>;
L_0x5555564f9000 .functor AND 1, L_0x5555564f95d0, L_0x5555564f9670, C4<1>, C4<1>;
L_0x5555564f9070 .functor AND 1, L_0x5555564f9400, L_0x5555564f95d0, C4<1>, C4<1>;
L_0x5555564f9130 .functor OR 1, L_0x5555564f9000, L_0x5555564f9070, C4<0>, C4<0>;
L_0x5555564f9240 .functor AND 1, L_0x5555564f9400, L_0x5555564f9670, C4<1>, C4<1>;
L_0x5555564f92f0 .functor OR 1, L_0x5555564f9130, L_0x5555564f9240, C4<0>, C4<0>;
v0x555555e7c940_0 .net *"_ivl_0", 0 0, L_0x5555564f8f20;  1 drivers
v0x555555e79b20_0 .net *"_ivl_10", 0 0, L_0x5555564f9240;  1 drivers
v0x555555e76d00_0 .net *"_ivl_4", 0 0, L_0x5555564f9000;  1 drivers
v0x555555e73ee0_0 .net *"_ivl_6", 0 0, L_0x5555564f9070;  1 drivers
v0x555555e713e0_0 .net *"_ivl_8", 0 0, L_0x5555564f9130;  1 drivers
v0x555555e710b0_0 .net "c_in", 0 0, L_0x5555564f9670;  1 drivers
v0x555555e71170_0 .net "c_out", 0 0, L_0x5555564f92f0;  1 drivers
v0x555555e70c00_0 .net "s", 0 0, L_0x5555564f8f90;  1 drivers
v0x555555e70cc0_0 .net "x", 0 0, L_0x5555564f9400;  1 drivers
v0x555555e9b010_0 .net "y", 0 0, L_0x5555564f95d0;  1 drivers
S_0x555555c5bea0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x555556027a00 .param/l "i" 0 16 14, +C4<0111>;
S_0x555555c5c2e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555c5bea0;
 .timescale -12 -12;
S_0x555555c5cf60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555c5c2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f97c0 .functor XOR 1, L_0x5555564f9530, L_0x5555564f9ca0, C4<0>, C4<0>;
L_0x5555564f9830 .functor XOR 1, L_0x5555564f97c0, L_0x5555564f9710, C4<0>, C4<0>;
L_0x5555564f98a0 .functor AND 1, L_0x5555564f9ca0, L_0x5555564f9710, C4<1>, C4<1>;
L_0x5555564f9910 .functor AND 1, L_0x5555564f9530, L_0x5555564f9ca0, C4<1>, C4<1>;
L_0x5555564f99d0 .functor OR 1, L_0x5555564f98a0, L_0x5555564f9910, C4<0>, C4<0>;
L_0x5555564f9ae0 .functor AND 1, L_0x5555564f9530, L_0x5555564f9710, C4<1>, C4<1>;
L_0x5555564f9b90 .functor OR 1, L_0x5555564f99d0, L_0x5555564f9ae0, C4<0>, C4<0>;
v0x555555e98140_0 .net *"_ivl_0", 0 0, L_0x5555564f97c0;  1 drivers
v0x555555e95320_0 .net *"_ivl_10", 0 0, L_0x5555564f9ae0;  1 drivers
v0x555555e92500_0 .net *"_ivl_4", 0 0, L_0x5555564f98a0;  1 drivers
v0x555555e8f6e0_0 .net *"_ivl_6", 0 0, L_0x5555564f9910;  1 drivers
v0x555555e8c8c0_0 .net *"_ivl_8", 0 0, L_0x5555564f99d0;  1 drivers
v0x555555e89aa0_0 .net "c_in", 0 0, L_0x5555564f9710;  1 drivers
v0x555555e89b60_0 .net "c_out", 0 0, L_0x5555564f9b90;  1 drivers
v0x555555e86ff0_0 .net "s", 0 0, L_0x5555564f9830;  1 drivers
v0x555555e870b0_0 .net "x", 0 0, L_0x5555564f9530;  1 drivers
v0x555555e86e10_0 .net "y", 0 0, L_0x5555564f9ca0;  1 drivers
S_0x555555c5a5c0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x555555e86940 .param/l "i" 0 16 14, +C4<01000>;
S_0x55555609f0c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555c5a5c0;
 .timescale -12 -12;
S_0x5555560a1ee0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555609f0c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f9f20 .functor XOR 1, L_0x5555564fa400, L_0x5555564fa600, C4<0>, C4<0>;
L_0x5555564f9f90 .functor XOR 1, L_0x5555564f9f20, L_0x5555564fa730, C4<0>, C4<0>;
L_0x5555564fa000 .functor AND 1, L_0x5555564fa600, L_0x5555564fa730, C4<1>, C4<1>;
L_0x5555564fa070 .functor AND 1, L_0x5555564fa400, L_0x5555564fa600, C4<1>, C4<1>;
L_0x5555564fa130 .functor OR 1, L_0x5555564fa000, L_0x5555564fa070, C4<0>, C4<0>;
L_0x5555564fa240 .functor AND 1, L_0x5555564fa400, L_0x5555564fa730, C4<1>, C4<1>;
L_0x5555564fa2f0 .functor OR 1, L_0x5555564fa130, L_0x5555564fa240, C4<0>, C4<0>;
v0x555555e7ffc0_0 .net *"_ivl_0", 0 0, L_0x5555564f9f20;  1 drivers
v0x555555e6e680_0 .net *"_ivl_10", 0 0, L_0x5555564fa240;  1 drivers
v0x555555e6b860_0 .net *"_ivl_4", 0 0, L_0x5555564fa000;  1 drivers
v0x555555e68a40_0 .net *"_ivl_6", 0 0, L_0x5555564fa070;  1 drivers
v0x555555e65c20_0 .net *"_ivl_8", 0 0, L_0x5555564fa130;  1 drivers
v0x555555e62e00_0 .net "c_in", 0 0, L_0x5555564fa730;  1 drivers
v0x555555e62ec0_0 .net "c_out", 0 0, L_0x5555564fa2f0;  1 drivers
v0x555555e5ffe0_0 .net "s", 0 0, L_0x5555564f9f90;  1 drivers
v0x555555e600a0_0 .net "x", 0 0, L_0x5555564fa400;  1 drivers
v0x555555e5d270_0 .net "y", 0 0, L_0x5555564fa600;  1 drivers
S_0x555555f2de70 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x555555fbd6e0 .param/l "i" 0 16 14, +C4<01001>;
S_0x555555f19b90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f2de70;
 .timescale -12 -12;
S_0x555555f1c9b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f19b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564fa530 .functor XOR 1, L_0x5555564fad60, L_0x5555564fae00, C4<0>, C4<0>;
L_0x5555564fa940 .functor XOR 1, L_0x5555564fa530, L_0x5555564fa860, C4<0>, C4<0>;
L_0x5555564fa9b0 .functor AND 1, L_0x5555564fae00, L_0x5555564fa860, C4<1>, C4<1>;
L_0x5555564faa20 .functor AND 1, L_0x5555564fad60, L_0x5555564fae00, C4<1>, C4<1>;
L_0x5555564faa90 .functor OR 1, L_0x5555564fa9b0, L_0x5555564faa20, C4<0>, C4<0>;
L_0x5555564faba0 .functor AND 1, L_0x5555564fad60, L_0x5555564fa860, C4<1>, C4<1>;
L_0x5555564fac50 .functor OR 1, L_0x5555564faa90, L_0x5555564faba0, C4<0>, C4<0>;
v0x555555e5a3a0_0 .net *"_ivl_0", 0 0, L_0x5555564fa530;  1 drivers
v0x555555e577b0_0 .net *"_ivl_10", 0 0, L_0x5555564faba0;  1 drivers
v0x555555e57430_0 .net *"_ivl_4", 0 0, L_0x5555564fa9b0;  1 drivers
v0x555555e56d50_0 .net *"_ivl_6", 0 0, L_0x5555564faa20;  1 drivers
v0x555555e568b0_0 .net *"_ivl_8", 0 0, L_0x5555564faa90;  1 drivers
v0x555555f99000_0 .net "c_in", 0 0, L_0x5555564fa860;  1 drivers
v0x555555f990c0_0 .net "c_out", 0 0, L_0x5555564fac50;  1 drivers
v0x555555f961e0_0 .net "s", 0 0, L_0x5555564fa940;  1 drivers
v0x555555f962a0_0 .net "x", 0 0, L_0x5555564fad60;  1 drivers
v0x555555f93470_0 .net "y", 0 0, L_0x5555564fae00;  1 drivers
S_0x555555f1f7d0 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x555555fd2b20 .param/l "i" 0 16 14, +C4<01010>;
S_0x555555f225f0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f1f7d0;
 .timescale -12 -12;
S_0x555555f25410 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f225f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564fb0b0 .functor XOR 1, L_0x5555564fb5a0, L_0x5555564fb7d0, C4<0>, C4<0>;
L_0x5555564fb120 .functor XOR 1, L_0x5555564fb0b0, L_0x5555564fb900, C4<0>, C4<0>;
L_0x5555564fb190 .functor AND 1, L_0x5555564fb7d0, L_0x5555564fb900, C4<1>, C4<1>;
L_0x5555564fb250 .functor AND 1, L_0x5555564fb5a0, L_0x5555564fb7d0, C4<1>, C4<1>;
L_0x5555564fb310 .functor OR 1, L_0x5555564fb190, L_0x5555564fb250, C4<0>, C4<0>;
L_0x5555564fb420 .functor AND 1, L_0x5555564fb5a0, L_0x5555564fb900, C4<1>, C4<1>;
L_0x5555564fb490 .functor OR 1, L_0x5555564fb310, L_0x5555564fb420, C4<0>, C4<0>;
v0x555555f905a0_0 .net *"_ivl_0", 0 0, L_0x5555564fb0b0;  1 drivers
v0x555555f8d780_0 .net *"_ivl_10", 0 0, L_0x5555564fb420;  1 drivers
v0x555555f8a960_0 .net *"_ivl_4", 0 0, L_0x5555564fb190;  1 drivers
v0x555555f87b40_0 .net *"_ivl_6", 0 0, L_0x5555564fb250;  1 drivers
v0x555555f84d20_0 .net *"_ivl_8", 0 0, L_0x5555564fb310;  1 drivers
v0x555555f82310_0 .net "c_in", 0 0, L_0x5555564fb900;  1 drivers
v0x555555f823d0_0 .net "c_out", 0 0, L_0x5555564fb490;  1 drivers
v0x555555f81ff0_0 .net "s", 0 0, L_0x5555564fb120;  1 drivers
v0x555555f820b0_0 .net "x", 0 0, L_0x5555564fb5a0;  1 drivers
v0x555555f81bf0_0 .net "y", 0 0, L_0x5555564fb7d0;  1 drivers
S_0x555555f28230 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x555555fa6450 .param/l "i" 0 16 14, +C4<01011>;
S_0x555555f2b050 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f28230;
 .timescale -12 -12;
S_0x555555f16d70 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f2b050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564fbb40 .functor XOR 1, L_0x5555564fc020, L_0x5555564fc150, C4<0>, C4<0>;
L_0x5555564fbbb0 .functor XOR 1, L_0x5555564fbb40, L_0x5555564fc3a0, C4<0>, C4<0>;
L_0x5555564fbc20 .functor AND 1, L_0x5555564fc150, L_0x5555564fc3a0, C4<1>, C4<1>;
L_0x5555564fbc90 .functor AND 1, L_0x5555564fc020, L_0x5555564fc150, C4<1>, C4<1>;
L_0x5555564fbd50 .functor OR 1, L_0x5555564fbc20, L_0x5555564fbc90, C4<0>, C4<0>;
L_0x5555564fbe60 .functor AND 1, L_0x5555564fc020, L_0x5555564fc3a0, C4<1>, C4<1>;
L_0x5555564fbf10 .functor OR 1, L_0x5555564fbd50, L_0x5555564fbe60, C4<0>, C4<0>;
v0x555555f7ffc0_0 .net *"_ivl_0", 0 0, L_0x5555564fbb40;  1 drivers
v0x555555f7d1a0_0 .net *"_ivl_10", 0 0, L_0x5555564fbe60;  1 drivers
v0x555555f7a380_0 .net *"_ivl_4", 0 0, L_0x5555564fbc20;  1 drivers
v0x555555f77560_0 .net *"_ivl_6", 0 0, L_0x5555564fbc90;  1 drivers
v0x555555f74740_0 .net *"_ivl_8", 0 0, L_0x5555564fbd50;  1 drivers
v0x555555f71920_0 .net "c_in", 0 0, L_0x5555564fc3a0;  1 drivers
v0x555555f719e0_0 .net "c_out", 0 0, L_0x5555564fbf10;  1 drivers
v0x555555f6eb00_0 .net "s", 0 0, L_0x5555564fbbb0;  1 drivers
v0x555555f6ebc0_0 .net "x", 0 0, L_0x5555564fc020;  1 drivers
v0x555555f6bd90_0 .net "y", 0 0, L_0x5555564fc150;  1 drivers
S_0x555555ecb1b0 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x5555560ce620 .param/l "i" 0 16 14, +C4<01100>;
S_0x555555f058b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ecb1b0;
 .timescale -12 -12;
S_0x555555f086d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f058b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564fc4d0 .functor XOR 1, L_0x5555564fc9b0, L_0x5555564fc280, C4<0>, C4<0>;
L_0x5555564fc540 .functor XOR 1, L_0x5555564fc4d0, L_0x5555564fcca0, C4<0>, C4<0>;
L_0x5555564fc5b0 .functor AND 1, L_0x5555564fc280, L_0x5555564fcca0, C4<1>, C4<1>;
L_0x5555564fc620 .functor AND 1, L_0x5555564fc9b0, L_0x5555564fc280, C4<1>, C4<1>;
L_0x5555564fc6e0 .functor OR 1, L_0x5555564fc5b0, L_0x5555564fc620, C4<0>, C4<0>;
L_0x5555564fc7f0 .functor AND 1, L_0x5555564fc9b0, L_0x5555564fcca0, C4<1>, C4<1>;
L_0x5555564fc8a0 .functor OR 1, L_0x5555564fc6e0, L_0x5555564fc7f0, C4<0>, C4<0>;
v0x555555f692d0_0 .net *"_ivl_0", 0 0, L_0x5555564fc4d0;  1 drivers
v0x555555f68fb0_0 .net *"_ivl_10", 0 0, L_0x5555564fc7f0;  1 drivers
v0x555555f68b00_0 .net *"_ivl_4", 0 0, L_0x5555564fc5b0;  1 drivers
v0x555555f4de80_0 .net *"_ivl_6", 0 0, L_0x5555564fc620;  1 drivers
v0x555555f4b060_0 .net *"_ivl_8", 0 0, L_0x5555564fc6e0;  1 drivers
v0x555555f48240_0 .net "c_in", 0 0, L_0x5555564fcca0;  1 drivers
v0x555555f48300_0 .net "c_out", 0 0, L_0x5555564fc8a0;  1 drivers
v0x555555f45420_0 .net "s", 0 0, L_0x5555564fc540;  1 drivers
v0x555555f454e0_0 .net "x", 0 0, L_0x5555564fc9b0;  1 drivers
v0x555555f426b0_0 .net "y", 0 0, L_0x5555564fc280;  1 drivers
S_0x555555f0b4f0 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x5555560b7d90 .param/l "i" 0 16 14, +C4<01101>;
S_0x555555f0e310 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f0b4f0;
 .timescale -12 -12;
S_0x555555f11130 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f0e310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564fc320 .functor XOR 1, L_0x5555564fd380, L_0x5555564fd4b0, C4<0>, C4<0>;
L_0x5555564fcf10 .functor XOR 1, L_0x5555564fc320, L_0x5555564fcdd0, C4<0>, C4<0>;
L_0x5555564fcf80 .functor AND 1, L_0x5555564fd4b0, L_0x5555564fcdd0, C4<1>, C4<1>;
L_0x5555564fcff0 .functor AND 1, L_0x5555564fd380, L_0x5555564fd4b0, C4<1>, C4<1>;
L_0x5555564fd0b0 .functor OR 1, L_0x5555564fcf80, L_0x5555564fcff0, C4<0>, C4<0>;
L_0x5555564fd1c0 .functor AND 1, L_0x5555564fd380, L_0x5555564fcdd0, C4<1>, C4<1>;
L_0x5555564fd270 .functor OR 1, L_0x5555564fd0b0, L_0x5555564fd1c0, C4<0>, C4<0>;
v0x555555f3f7e0_0 .net *"_ivl_0", 0 0, L_0x5555564fc320;  1 drivers
v0x555555f3c9c0_0 .net *"_ivl_10", 0 0, L_0x5555564fd1c0;  1 drivers
v0x555555f39ba0_0 .net *"_ivl_4", 0 0, L_0x5555564fcf80;  1 drivers
v0x555555f36fb0_0 .net *"_ivl_6", 0 0, L_0x5555564fcff0;  1 drivers
v0x555555f36ba0_0 .net *"_ivl_8", 0 0, L_0x5555564fd0b0;  1 drivers
v0x555555f36600_0 .net "c_in", 0 0, L_0x5555564fcdd0;  1 drivers
v0x555555f366c0_0 .net "c_out", 0 0, L_0x5555564fd270;  1 drivers
v0x555555f66f20_0 .net "s", 0 0, L_0x5555564fcf10;  1 drivers
v0x555555f66fe0_0 .net "x", 0 0, L_0x5555564fd380;  1 drivers
v0x555555f641b0_0 .net "y", 0 0, L_0x5555564fd4b0;  1 drivers
S_0x555555f13f50 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x555556085c50 .param/l "i" 0 16 14, +C4<01110>;
S_0x555555ec8390 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f13f50;
 .timescale -12 -12;
S_0x555555eb40b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ec8390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564fd730 .functor XOR 1, L_0x5555564fdbd0, L_0x5555564fd5e0, C4<0>, C4<0>;
L_0x5555564fd7a0 .functor XOR 1, L_0x5555564fd730, L_0x5555564fe280, C4<0>, C4<0>;
L_0x5555564fd810 .functor AND 1, L_0x5555564fd5e0, L_0x5555564fe280, C4<1>, C4<1>;
L_0x5555564fd880 .functor AND 1, L_0x5555564fdbd0, L_0x5555564fd5e0, C4<1>, C4<1>;
L_0x5555564fd940 .functor OR 1, L_0x5555564fd810, L_0x5555564fd880, C4<0>, C4<0>;
L_0x5555564fda50 .functor AND 1, L_0x5555564fdbd0, L_0x5555564fe280, C4<1>, C4<1>;
L_0x5555564fdac0 .functor OR 1, L_0x5555564fd940, L_0x5555564fda50, C4<0>, C4<0>;
v0x555555f612e0_0 .net *"_ivl_0", 0 0, L_0x5555564fd730;  1 drivers
v0x555555f5e4c0_0 .net *"_ivl_10", 0 0, L_0x5555564fda50;  1 drivers
v0x555555f5b6a0_0 .net *"_ivl_4", 0 0, L_0x5555564fd810;  1 drivers
v0x555555f58880_0 .net *"_ivl_6", 0 0, L_0x5555564fd880;  1 drivers
v0x555555f55a60_0 .net *"_ivl_8", 0 0, L_0x5555564fd940;  1 drivers
v0x555555f52c40_0 .net "c_in", 0 0, L_0x5555564fe280;  1 drivers
v0x555555f52d00_0 .net "c_out", 0 0, L_0x5555564fdac0;  1 drivers
v0x555555f50230_0 .net "s", 0 0, L_0x5555564fd7a0;  1 drivers
v0x555555f502f0_0 .net "x", 0 0, L_0x5555564fdbd0;  1 drivers
v0x555555f4ffc0_0 .net "y", 0 0, L_0x5555564fd5e0;  1 drivers
S_0x555555eb6ed0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x5555560a4930 .param/l "i" 0 16 14, +C4<01111>;
S_0x555555eb9cf0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555eb6ed0;
 .timescale -12 -12;
S_0x555555ebcb10 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555eb9cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564fe520 .functor XOR 1, L_0x5555564fea00, L_0x5555564feb30, C4<0>, C4<0>;
L_0x5555564fe590 .functor XOR 1, L_0x5555564fe520, L_0x5555564fede0, C4<0>, C4<0>;
L_0x5555564fe600 .functor AND 1, L_0x5555564feb30, L_0x5555564fede0, C4<1>, C4<1>;
L_0x5555564fe670 .functor AND 1, L_0x5555564fea00, L_0x5555564feb30, C4<1>, C4<1>;
L_0x5555564fe730 .functor OR 1, L_0x5555564fe600, L_0x5555564fe670, C4<0>, C4<0>;
L_0x5555564fe840 .functor AND 1, L_0x5555564fea00, L_0x5555564fede0, C4<1>, C4<1>;
L_0x5555564fe8f0 .functor OR 1, L_0x5555564fe730, L_0x5555564fe840, C4<0>, C4<0>;
v0x555555f4fa60_0 .net *"_ivl_0", 0 0, L_0x5555564fe520;  1 drivers
v0x555555e40e90_0 .net *"_ivl_10", 0 0, L_0x5555564fe840;  1 drivers
v0x555555e40ac0_0 .net *"_ivl_4", 0 0, L_0x5555564fe600;  1 drivers
v0x555555e081e0_0 .net *"_ivl_6", 0 0, L_0x5555564fe670;  1 drivers
v0x555555e07870_0 .net *"_ivl_8", 0 0, L_0x5555564fe730;  1 drivers
v0x555555e18840_0 .net "c_in", 0 0, L_0x5555564fede0;  1 drivers
v0x555555e18900_0 .net "c_out", 0 0, L_0x5555564fe8f0;  1 drivers
v0x555555dcf0a0_0 .net "s", 0 0, L_0x5555564fe590;  1 drivers
v0x555555dcf160_0 .net "x", 0 0, L_0x5555564fea00;  1 drivers
v0x55555637ebb0_0 .net "y", 0 0, L_0x5555564feb30;  1 drivers
S_0x555555ebf930 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x5555560c9620;
 .timescale -12 -12;
P_0x5555560eba50 .param/l "i" 0 16 14, +C4<010000>;
S_0x555555ec2750 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ebf930;
 .timescale -12 -12;
S_0x555555ec5570 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ec2750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564fef10 .functor XOR 1, L_0x5555564ff3f0, L_0x5555564ff6b0, C4<0>, C4<0>;
L_0x5555564fef80 .functor XOR 1, L_0x5555564fef10, L_0x5555564ff7e0, C4<0>, C4<0>;
L_0x5555564feff0 .functor AND 1, L_0x5555564ff6b0, L_0x5555564ff7e0, C4<1>, C4<1>;
L_0x5555564ff060 .functor AND 1, L_0x5555564ff3f0, L_0x5555564ff6b0, C4<1>, C4<1>;
L_0x5555564ff120 .functor OR 1, L_0x5555564feff0, L_0x5555564ff060, C4<0>, C4<0>;
L_0x5555564ff230 .functor AND 1, L_0x5555564ff3f0, L_0x5555564ff7e0, C4<1>, C4<1>;
L_0x5555564ff2e0 .functor OR 1, L_0x5555564ff120, L_0x5555564ff230, C4<0>, C4<0>;
v0x5555560ea2c0_0 .net *"_ivl_0", 0 0, L_0x5555564fef10;  1 drivers
v0x5555563053f0_0 .net *"_ivl_10", 0 0, L_0x5555564ff230;  1 drivers
v0x5555563025d0_0 .net *"_ivl_4", 0 0, L_0x5555564feff0;  1 drivers
v0x5555562ff7b0_0 .net *"_ivl_6", 0 0, L_0x5555564ff060;  1 drivers
v0x5555562fc990_0 .net *"_ivl_8", 0 0, L_0x5555564ff120;  1 drivers
v0x5555562f9b70_0 .net "c_in", 0 0, L_0x5555564ff7e0;  1 drivers
v0x5555562f9c30_0 .net "c_out", 0 0, L_0x5555564ff2e0;  1 drivers
v0x5555562f6d50_0 .net "s", 0 0, L_0x5555564fef80;  1 drivers
v0x5555562f6e10_0 .net "x", 0 0, L_0x5555564ff3f0;  1 drivers
v0x5555562f1110_0 .net "y", 0 0, L_0x5555564ff6b0;  1 drivers
S_0x555555eb1290 .scope module, "multiplier_R" "multiplier_8_9Bit" 17 57, 18 2 0, S_0x55555607d490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556291270 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x5555562912b0 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x5555560f4e60_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555560f2040_0 .var "count", 4 0;
v0x5555560ef220_0 .var "data_valid", 0 0;
v0x5555560ef2c0_0 .net "in_0", 7 0, L_0x55555650bd40;  alias, 1 drivers
v0x55555622af40_0 .net "in_1", 8 0, L_0x555556521900;  alias, 1 drivers
v0x555556228120_0 .var "input_0_exp", 16 0;
v0x555556225300_0 .var "o_busy", 0 0;
v0x5555562253c0_0 .var "out", 16 0;
v0x5555562224e0_0 .var "p", 16 0;
v0x55555621f6c0_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x55555621f760_0 .var "t", 16 0;
v0x555556216dc0_0 .net "w_o", 16 0, L_0x5555564f4f90;  1 drivers
v0x55555621c8a0_0 .net "w_p", 16 0, v0x5555562224e0_0;  1 drivers
v0x555556219a80_0 .net "w_t", 16 0, v0x55555621f760_0;  1 drivers
S_0x555555e9ca00 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x555555eb1290;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555562888d0 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x5555561006e0_0 .net "answer", 16 0, L_0x5555564f4f90;  alias, 1 drivers
v0x5555560fd8c0_0 .net "carry", 16 0, L_0x5555564f5580;  1 drivers
v0x5555560faaa0_0 .net "carry_out", 0 0, L_0x5555564f5dc0;  1 drivers
v0x5555560fab40_0 .net "input1", 16 0, v0x5555562224e0_0;  alias, 1 drivers
v0x5555560f7c80_0 .net "input2", 16 0, v0x55555621f760_0;  alias, 1 drivers
L_0x5555564eb4a0 .part v0x5555562224e0_0, 0, 1;
L_0x5555564eb590 .part v0x55555621f760_0, 0, 1;
L_0x5555564ebc10 .part v0x5555562224e0_0, 1, 1;
L_0x5555564ebcb0 .part v0x55555621f760_0, 1, 1;
L_0x5555564ebde0 .part L_0x5555564f5580, 0, 1;
L_0x5555564ec3f0 .part v0x5555562224e0_0, 2, 1;
L_0x5555564ec5f0 .part v0x55555621f760_0, 2, 1;
L_0x5555564ec7b0 .part L_0x5555564f5580, 1, 1;
L_0x5555564ecd80 .part v0x5555562224e0_0, 3, 1;
L_0x5555564eceb0 .part v0x55555621f760_0, 3, 1;
L_0x5555564ed040 .part L_0x5555564f5580, 2, 1;
L_0x5555564ed600 .part v0x5555562224e0_0, 4, 1;
L_0x5555564ed7a0 .part v0x55555621f760_0, 4, 1;
L_0x5555564ed8d0 .part L_0x5555564f5580, 3, 1;
L_0x5555564edeb0 .part v0x5555562224e0_0, 5, 1;
L_0x5555564edfe0 .part v0x55555621f760_0, 5, 1;
L_0x5555564ee1a0 .part L_0x5555564f5580, 4, 1;
L_0x5555564ee7b0 .part v0x5555562224e0_0, 6, 1;
L_0x5555564eea90 .part v0x55555621f760_0, 6, 1;
L_0x5555564eec40 .part L_0x5555564f5580, 5, 1;
L_0x5555564ee9f0 .part v0x5555562224e0_0, 7, 1;
L_0x5555564ef270 .part v0x55555621f760_0, 7, 1;
L_0x5555564eece0 .part L_0x5555564f5580, 6, 1;
L_0x5555564ef9d0 .part v0x5555562224e0_0, 8, 1;
L_0x5555564efbd0 .part v0x55555621f760_0, 8, 1;
L_0x5555564efd00 .part L_0x5555564f5580, 7, 1;
L_0x5555564f0440 .part v0x5555562224e0_0, 9, 1;
L_0x5555564f04e0 .part v0x55555621f760_0, 9, 1;
L_0x5555564eff40 .part L_0x5555564f5580, 8, 1;
L_0x5555564f0c80 .part v0x5555562224e0_0, 10, 1;
L_0x5555564f0eb0 .part v0x55555621f760_0, 10, 1;
L_0x5555564f0fe0 .part L_0x5555564f5580, 9, 1;
L_0x5555564f15b0 .part v0x5555562224e0_0, 11, 1;
L_0x5555564f16e0 .part v0x55555621f760_0, 11, 1;
L_0x5555564f1930 .part L_0x5555564f5580, 10, 1;
L_0x5555564f1f50 .part v0x5555562224e0_0, 12, 1;
L_0x5555564f1810 .part v0x55555621f760_0, 12, 1;
L_0x5555564f2240 .part L_0x5555564f5580, 11, 1;
L_0x5555564f28e0 .part v0x5555562224e0_0, 13, 1;
L_0x5555564f2a10 .part v0x55555621f760_0, 13, 1;
L_0x5555564f2370 .part L_0x5555564f5580, 12, 1;
L_0x5555564f3130 .part v0x5555562224e0_0, 14, 1;
L_0x5555564f2b40 .part v0x55555621f760_0, 14, 1;
L_0x5555564f35d0 .part L_0x5555564f5580, 13, 1;
L_0x5555564f3d10 .part v0x5555562224e0_0, 15, 1;
L_0x5555564f3e40 .part v0x55555621f760_0, 15, 1;
L_0x5555564f40f0 .part L_0x5555564f5580, 14, 1;
L_0x5555564f46c0 .part v0x5555562224e0_0, 16, 1;
L_0x5555564f4980 .part v0x55555621f760_0, 16, 1;
L_0x5555564f4ab0 .part L_0x5555564f5580, 15, 1;
LS_0x5555564f4f90_0_0 .concat8 [ 1 1 1 1], L_0x5555564eb270, L_0x5555564eb6f0, L_0x5555564ebf80, L_0x5555564ec9a0;
LS_0x5555564f4f90_0_4 .concat8 [ 1 1 1 1], L_0x5555564ed1e0, L_0x5555564eda90, L_0x5555564ee340, L_0x5555564eee00;
LS_0x5555564f4f90_0_8 .concat8 [ 1 1 1 1], L_0x5555564ef560, L_0x5555564f0020, L_0x5555564f0800, L_0x5555564f1220;
LS_0x5555564f4f90_0_12 .concat8 [ 1 1 1 1], L_0x5555564f1ad0, L_0x5555564f24b0, L_0x5555564f2d00, L_0x5555564f38e0;
LS_0x5555564f4f90_0_16 .concat8 [ 1 0 0 0], L_0x5555564f4290;
LS_0x5555564f4f90_1_0 .concat8 [ 4 4 4 4], LS_0x5555564f4f90_0_0, LS_0x5555564f4f90_0_4, LS_0x5555564f4f90_0_8, LS_0x5555564f4f90_0_12;
LS_0x5555564f4f90_1_4 .concat8 [ 1 0 0 0], LS_0x5555564f4f90_0_16;
L_0x5555564f4f90 .concat8 [ 16 1 0 0], LS_0x5555564f4f90_1_0, LS_0x5555564f4f90_1_4;
LS_0x5555564f5580_0_0 .concat8 [ 1 1 1 1], L_0x5555564eb3e0, L_0x5555564ebb00, L_0x5555564ec2e0, L_0x5555564ecc70;
LS_0x5555564f5580_0_4 .concat8 [ 1 1 1 1], L_0x5555564ed4f0, L_0x5555564edda0, L_0x5555564ee6a0, L_0x5555564ef160;
LS_0x5555564f5580_0_8 .concat8 [ 1 1 1 1], L_0x5555564ef8c0, L_0x5555564f0330, L_0x5555564f0b70, L_0x5555564f14a0;
LS_0x5555564f5580_0_12 .concat8 [ 1 1 1 1], L_0x5555564f1e40, L_0x5555564f27d0, L_0x5555564f3020, L_0x5555564f3c00;
LS_0x5555564f5580_0_16 .concat8 [ 1 0 0 0], L_0x5555564f45b0;
LS_0x5555564f5580_1_0 .concat8 [ 4 4 4 4], LS_0x5555564f5580_0_0, LS_0x5555564f5580_0_4, LS_0x5555564f5580_0_8, LS_0x5555564f5580_0_12;
LS_0x5555564f5580_1_4 .concat8 [ 1 0 0 0], LS_0x5555564f5580_0_16;
L_0x5555564f5580 .concat8 [ 16 1 0 0], LS_0x5555564f5580_1_0, LS_0x5555564f5580_1_4;
L_0x5555564f5dc0 .part L_0x5555564f5580, 16, 1;
S_0x555555e9fdd0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555f0df40 .param/l "i" 0 16 14, +C4<00>;
S_0x555555ea2bf0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555555e9fdd0;
 .timescale -12 -12;
S_0x555555ea5a10 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555555ea2bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555564eb270 .functor XOR 1, L_0x5555564eb4a0, L_0x5555564eb590, C4<0>, C4<0>;
L_0x5555564eb3e0 .functor AND 1, L_0x5555564eb4a0, L_0x5555564eb590, C4<1>, C4<1>;
v0x5555562859f0_0 .net "c", 0 0, L_0x5555564eb3e0;  1 drivers
v0x555556285ab0_0 .net "s", 0 0, L_0x5555564eb270;  1 drivers
v0x555556282bd0_0 .net "x", 0 0, L_0x5555564eb4a0;  1 drivers
v0x55555627a140_0 .net "y", 0 0, L_0x5555564eb590;  1 drivers
S_0x555555ea8830 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555ec7fc0 .param/l "i" 0 16 14, +C4<01>;
S_0x555555eab650 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ea8830;
 .timescale -12 -12;
S_0x555555eae470 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555eab650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564eb680 .functor XOR 1, L_0x5555564ebc10, L_0x5555564ebcb0, C4<0>, C4<0>;
L_0x5555564eb6f0 .functor XOR 1, L_0x5555564eb680, L_0x5555564ebde0, C4<0>, C4<0>;
L_0x5555564eb7b0 .functor AND 1, L_0x5555564ebcb0, L_0x5555564ebde0, C4<1>, C4<1>;
L_0x5555564eb8c0 .functor AND 1, L_0x5555564ebc10, L_0x5555564ebcb0, C4<1>, C4<1>;
L_0x5555564eb980 .functor OR 1, L_0x5555564eb7b0, L_0x5555564eb8c0, C4<0>, C4<0>;
L_0x5555564eba90 .functor AND 1, L_0x5555564ebc10, L_0x5555564ebde0, C4<1>, C4<1>;
L_0x5555564ebb00 .functor OR 1, L_0x5555564eb980, L_0x5555564eba90, C4<0>, C4<0>;
v0x55555627fdb0_0 .net *"_ivl_0", 0 0, L_0x5555564eb680;  1 drivers
v0x55555627cf90_0 .net *"_ivl_10", 0 0, L_0x5555564eba90;  1 drivers
v0x5555562a5550_0 .net *"_ivl_4", 0 0, L_0x5555564eb7b0;  1 drivers
v0x5555562a2730_0 .net *"_ivl_6", 0 0, L_0x5555564eb8c0;  1 drivers
v0x5555562d26b0_0 .net *"_ivl_8", 0 0, L_0x5555564eb980;  1 drivers
v0x5555562cf890_0 .net "c_in", 0 0, L_0x5555564ebde0;  1 drivers
v0x5555562cf950_0 .net "c_out", 0 0, L_0x5555564ebb00;  1 drivers
v0x5555562cca70_0 .net "s", 0 0, L_0x5555564eb6f0;  1 drivers
v0x5555562ccb30_0 .net "x", 0 0, L_0x5555564ebc10;  1 drivers
v0x5555562c9c50_0 .net "y", 0 0, L_0x5555564ebcb0;  1 drivers
S_0x555555efdf50 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555eb9920 .param/l "i" 0 16 14, +C4<010>;
S_0x555555ee9c70 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555efdf50;
 .timescale -12 -12;
S_0x555555eeca90 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ee9c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564ebf10 .functor XOR 1, L_0x5555564ec3f0, L_0x5555564ec5f0, C4<0>, C4<0>;
L_0x5555564ebf80 .functor XOR 1, L_0x5555564ebf10, L_0x5555564ec7b0, C4<0>, C4<0>;
L_0x5555564ebff0 .functor AND 1, L_0x5555564ec5f0, L_0x5555564ec7b0, C4<1>, C4<1>;
L_0x5555564ec060 .functor AND 1, L_0x5555564ec3f0, L_0x5555564ec5f0, C4<1>, C4<1>;
L_0x5555564ec120 .functor OR 1, L_0x5555564ebff0, L_0x5555564ec060, C4<0>, C4<0>;
L_0x5555564ec230 .functor AND 1, L_0x5555564ec3f0, L_0x5555564ec7b0, C4<1>, C4<1>;
L_0x5555564ec2e0 .functor OR 1, L_0x5555564ec120, L_0x5555564ec230, C4<0>, C4<0>;
v0x5555562c6e30_0 .net *"_ivl_0", 0 0, L_0x5555564ebf10;  1 drivers
v0x5555562c4010_0 .net *"_ivl_10", 0 0, L_0x5555564ec230;  1 drivers
v0x5555562be3d0_0 .net *"_ivl_4", 0 0, L_0x5555564ebff0;  1 drivers
v0x5555562bb5b0_0 .net *"_ivl_6", 0 0, L_0x5555564ec060;  1 drivers
v0x5555562b8790_0 .net *"_ivl_8", 0 0, L_0x5555564ec120;  1 drivers
v0x5555562b5970_0 .net "c_in", 0 0, L_0x5555564ec7b0;  1 drivers
v0x5555562b5a30_0 .net "c_out", 0 0, L_0x5555564ec2e0;  1 drivers
v0x5555562acf30_0 .net "s", 0 0, L_0x5555564ebf80;  1 drivers
v0x5555562acff0_0 .net "x", 0 0, L_0x5555564ec3f0;  1 drivers
v0x5555562b2c00_0 .net "y", 0 0, L_0x5555564ec5f0;  1 drivers
S_0x555555eef8b0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555ea2820 .param/l "i" 0 16 14, +C4<011>;
S_0x555555ef26d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555eef8b0;
 .timescale -12 -12;
S_0x555555ef54f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ef26d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564ec930 .functor XOR 1, L_0x5555564ecd80, L_0x5555564eceb0, C4<0>, C4<0>;
L_0x5555564ec9a0 .functor XOR 1, L_0x5555564ec930, L_0x5555564ed040, C4<0>, C4<0>;
L_0x5555564eca10 .functor AND 1, L_0x5555564eceb0, L_0x5555564ed040, C4<1>, C4<1>;
L_0x5555564eca80 .functor AND 1, L_0x5555564ecd80, L_0x5555564eceb0, C4<1>, C4<1>;
L_0x5555564ecaf0 .functor OR 1, L_0x5555564eca10, L_0x5555564eca80, C4<0>, C4<0>;
L_0x5555564ecc00 .functor AND 1, L_0x5555564ecd80, L_0x5555564ed040, C4<1>, C4<1>;
L_0x5555564ecc70 .functor OR 1, L_0x5555564ecaf0, L_0x5555564ecc00, C4<0>, C4<0>;
v0x5555562afd30_0 .net *"_ivl_0", 0 0, L_0x5555564ec930;  1 drivers
v0x5555562d82f0_0 .net *"_ivl_10", 0 0, L_0x5555564ecc00;  1 drivers
v0x5555562d54d0_0 .net *"_ivl_4", 0 0, L_0x5555564eca10;  1 drivers
v0x55555625f3c0_0 .net *"_ivl_6", 0 0, L_0x5555564eca80;  1 drivers
v0x55555625c5a0_0 .net *"_ivl_8", 0 0, L_0x5555564ecaf0;  1 drivers
v0x555556259780_0 .net "c_in", 0 0, L_0x5555564ed040;  1 drivers
v0x555556259840_0 .net "c_out", 0 0, L_0x5555564ecc70;  1 drivers
v0x555556256960_0 .net "s", 0 0, L_0x5555564ec9a0;  1 drivers
v0x555556256a20_0 .net "x", 0 0, L_0x5555564ecd80;  1 drivers
v0x55555624e020_0 .net "y", 0 0, L_0x5555564eceb0;  1 drivers
S_0x555555ef8310 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555eef4e0 .param/l "i" 0 16 14, +C4<0100>;
S_0x555555efb130 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ef8310;
 .timescale -12 -12;
S_0x555555ee6e50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555efb130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564ed170 .functor XOR 1, L_0x5555564ed600, L_0x5555564ed7a0, C4<0>, C4<0>;
L_0x5555564ed1e0 .functor XOR 1, L_0x5555564ed170, L_0x5555564ed8d0, C4<0>, C4<0>;
L_0x5555564ed250 .functor AND 1, L_0x5555564ed7a0, L_0x5555564ed8d0, C4<1>, C4<1>;
L_0x5555564ed2c0 .functor AND 1, L_0x5555564ed600, L_0x5555564ed7a0, C4<1>, C4<1>;
L_0x5555564ed330 .functor OR 1, L_0x5555564ed250, L_0x5555564ed2c0, C4<0>, C4<0>;
L_0x5555564ed440 .functor AND 1, L_0x5555564ed600, L_0x5555564ed8d0, C4<1>, C4<1>;
L_0x5555564ed4f0 .functor OR 1, L_0x5555564ed330, L_0x5555564ed440, C4<0>, C4<0>;
v0x555556253b40_0 .net *"_ivl_0", 0 0, L_0x5555564ed170;  1 drivers
v0x555556250d20_0 .net *"_ivl_10", 0 0, L_0x5555564ed440;  1 drivers
v0x555556274f80_0 .net *"_ivl_4", 0 0, L_0x5555564ed250;  1 drivers
v0x555556272160_0 .net *"_ivl_6", 0 0, L_0x5555564ed2c0;  1 drivers
v0x55555626f340_0 .net *"_ivl_8", 0 0, L_0x5555564ed330;  1 drivers
v0x55555626c520_0 .net "c_in", 0 0, L_0x5555564ed8d0;  1 drivers
v0x55555626c5e0_0 .net "c_out", 0 0, L_0x5555564ed4f0;  1 drivers
v0x555556263b80_0 .net "s", 0 0, L_0x5555564ed1e0;  1 drivers
v0x555556263c40_0 .net "x", 0 0, L_0x5555564ed600;  1 drivers
v0x5555562697b0_0 .net "y", 0 0, L_0x5555564ed7a0;  1 drivers
S_0x555555ed2b70 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555edb200 .param/l "i" 0 16 14, +C4<0101>;
S_0x555555ed5990 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ed2b70;
 .timescale -12 -12;
S_0x555555ed87b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ed5990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564ed730 .functor XOR 1, L_0x5555564edeb0, L_0x5555564edfe0, C4<0>, C4<0>;
L_0x5555564eda90 .functor XOR 1, L_0x5555564ed730, L_0x5555564ee1a0, C4<0>, C4<0>;
L_0x5555564edb00 .functor AND 1, L_0x5555564edfe0, L_0x5555564ee1a0, C4<1>, C4<1>;
L_0x5555564edb70 .functor AND 1, L_0x5555564edeb0, L_0x5555564edfe0, C4<1>, C4<1>;
L_0x5555564edbe0 .functor OR 1, L_0x5555564edb00, L_0x5555564edb70, C4<0>, C4<0>;
L_0x5555564edcf0 .functor AND 1, L_0x5555564edeb0, L_0x5555564ee1a0, C4<1>, C4<1>;
L_0x5555564edda0 .functor OR 1, L_0x5555564edbe0, L_0x5555564edcf0, C4<0>, C4<0>;
v0x5555562668e0_0 .net *"_ivl_0", 0 0, L_0x5555564ed730;  1 drivers
v0x5555562486a0_0 .net *"_ivl_10", 0 0, L_0x5555564edcf0;  1 drivers
v0x555556245880_0 .net *"_ivl_4", 0 0, L_0x5555564edb00;  1 drivers
v0x555556242a60_0 .net *"_ivl_6", 0 0, L_0x5555564edb70;  1 drivers
v0x55555623fc40_0 .net *"_ivl_8", 0 0, L_0x5555564edbe0;  1 drivers
v0x55555623ce20_0 .net "c_in", 0 0, L_0x5555564ee1a0;  1 drivers
v0x55555623cee0_0 .net "c_out", 0 0, L_0x5555564edda0;  1 drivers
v0x55555623a000_0 .net "s", 0 0, L_0x5555564eda90;  1 drivers
v0x55555623a0c0_0 .net "x", 0 0, L_0x5555564edeb0;  1 drivers
v0x555556237290_0 .net "y", 0 0, L_0x5555564edfe0;  1 drivers
S_0x555555edb5d0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555e7c1f0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555555ede3f0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555edb5d0;
 .timescale -12 -12;
S_0x555555ee1210 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ede3f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564ee2d0 .functor XOR 1, L_0x5555564ee7b0, L_0x5555564eea90, C4<0>, C4<0>;
L_0x5555564ee340 .functor XOR 1, L_0x5555564ee2d0, L_0x5555564eec40, C4<0>, C4<0>;
L_0x5555564ee3b0 .functor AND 1, L_0x5555564eea90, L_0x5555564eec40, C4<1>, C4<1>;
L_0x5555564ee420 .functor AND 1, L_0x5555564ee7b0, L_0x5555564eea90, C4<1>, C4<1>;
L_0x5555564ee4e0 .functor OR 1, L_0x5555564ee3b0, L_0x5555564ee420, C4<0>, C4<0>;
L_0x5555564ee5f0 .functor AND 1, L_0x5555564ee7b0, L_0x5555564eec40, C4<1>, C4<1>;
L_0x5555564ee6a0 .functor OR 1, L_0x5555564ee4e0, L_0x5555564ee5f0, C4<0>, C4<0>;
v0x555556373020_0 .net *"_ivl_0", 0 0, L_0x5555564ee2d0;  1 drivers
v0x555556370200_0 .net *"_ivl_10", 0 0, L_0x5555564ee5f0;  1 drivers
v0x55555636d3e0_0 .net *"_ivl_4", 0 0, L_0x5555564ee3b0;  1 drivers
v0x55555636a5c0_0 .net *"_ivl_6", 0 0, L_0x5555564ee420;  1 drivers
v0x5555563677a0_0 .net *"_ivl_8", 0 0, L_0x5555564ee4e0;  1 drivers
v0x55555635eea0_0 .net "c_in", 0 0, L_0x5555564eec40;  1 drivers
v0x55555635ef60_0 .net "c_out", 0 0, L_0x5555564ee6a0;  1 drivers
v0x555556364980_0 .net "s", 0 0, L_0x5555564ee340;  1 drivers
v0x555556364a40_0 .net "x", 0 0, L_0x5555564ee7b0;  1 drivers
v0x555556361c10_0 .net "y", 0 0, L_0x5555564eea90;  1 drivers
S_0x555555ee4030 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555e91db0 .param/l "i" 0 16 14, +C4<0111>;
S_0x555555e85020 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ee4030;
 .timescale -12 -12;
S_0x555555e9abe0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e85020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564eed90 .functor XOR 1, L_0x5555564ee9f0, L_0x5555564ef270, C4<0>, C4<0>;
L_0x5555564eee00 .functor XOR 1, L_0x5555564eed90, L_0x5555564eece0, C4<0>, C4<0>;
L_0x5555564eee70 .functor AND 1, L_0x5555564ef270, L_0x5555564eece0, C4<1>, C4<1>;
L_0x5555564eeee0 .functor AND 1, L_0x5555564ee9f0, L_0x5555564ef270, C4<1>, C4<1>;
L_0x5555564eefa0 .functor OR 1, L_0x5555564eee70, L_0x5555564eeee0, C4<0>, C4<0>;
L_0x5555564ef0b0 .functor AND 1, L_0x5555564ee9f0, L_0x5555564eece0, C4<1>, C4<1>;
L_0x5555564ef160 .functor OR 1, L_0x5555564eefa0, L_0x5555564ef0b0, C4<0>, C4<0>;
v0x555556359fe0_0 .net *"_ivl_0", 0 0, L_0x5555564eed90;  1 drivers
v0x5555563571c0_0 .net *"_ivl_10", 0 0, L_0x5555564ef0b0;  1 drivers
v0x5555563543a0_0 .net *"_ivl_4", 0 0, L_0x5555564eee70;  1 drivers
v0x555556351580_0 .net *"_ivl_6", 0 0, L_0x5555564eeee0;  1 drivers
v0x55555634e760_0 .net *"_ivl_8", 0 0, L_0x5555564eefa0;  1 drivers
v0x555556345e60_0 .net "c_in", 0 0, L_0x5555564eece0;  1 drivers
v0x555556345f20_0 .net "c_out", 0 0, L_0x5555564ef160;  1 drivers
v0x55555634b940_0 .net "s", 0 0, L_0x5555564eee00;  1 drivers
v0x55555634ba00_0 .net "x", 0 0, L_0x5555564ee9f0;  1 drivers
v0x555556348bd0_0 .net "y", 0 0, L_0x5555564ef270;  1 drivers
S_0x555555e73b60 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555556327f30 .param/l "i" 0 16 14, +C4<01000>;
S_0x555555e76980 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e73b60;
 .timescale -12 -12;
S_0x555555e797a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e76980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564ef4f0 .functor XOR 1, L_0x5555564ef9d0, L_0x5555564efbd0, C4<0>, C4<0>;
L_0x5555564ef560 .functor XOR 1, L_0x5555564ef4f0, L_0x5555564efd00, C4<0>, C4<0>;
L_0x5555564ef5d0 .functor AND 1, L_0x5555564efbd0, L_0x5555564efd00, C4<1>, C4<1>;
L_0x5555564ef640 .functor AND 1, L_0x5555564ef9d0, L_0x5555564efbd0, C4<1>, C4<1>;
L_0x5555564ef700 .functor OR 1, L_0x5555564ef5d0, L_0x5555564ef640, C4<0>, C4<0>;
L_0x5555564ef810 .functor AND 1, L_0x5555564ef9d0, L_0x5555564efd00, C4<1>, C4<1>;
L_0x5555564ef8c0 .functor OR 1, L_0x5555564ef700, L_0x5555564ef810, C4<0>, C4<0>;
v0x555556325080_0 .net *"_ivl_0", 0 0, L_0x5555564ef4f0;  1 drivers
v0x555556322260_0 .net *"_ivl_10", 0 0, L_0x5555564ef810;  1 drivers
v0x55555631f440_0 .net *"_ivl_4", 0 0, L_0x5555564ef5d0;  1 drivers
v0x55555631f500_0 .net *"_ivl_6", 0 0, L_0x5555564ef640;  1 drivers
v0x55555631c620_0 .net *"_ivl_8", 0 0, L_0x5555564ef700;  1 drivers
v0x555556319800_0 .net "c_in", 0 0, L_0x5555564efd00;  1 drivers
v0x5555563198c0_0 .net "c_out", 0 0, L_0x5555564ef8c0;  1 drivers
v0x5555563169e0_0 .net "s", 0 0, L_0x5555564ef560;  1 drivers
v0x555556316aa0_0 .net "x", 0 0, L_0x5555564ef9d0;  1 drivers
v0x555556340ff0_0 .net "y", 0 0, L_0x5555564efbd0;  1 drivers
S_0x555555e7c5c0 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555e570d0 .param/l "i" 0 16 14, +C4<01001>;
S_0x555555e7f3e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e7c5c0;
 .timescale -12 -12;
S_0x555555e82200 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e7f3e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564efb00 .functor XOR 1, L_0x5555564f0440, L_0x5555564f04e0, C4<0>, C4<0>;
L_0x5555564f0020 .functor XOR 1, L_0x5555564efb00, L_0x5555564eff40, C4<0>, C4<0>;
L_0x5555564f0090 .functor AND 1, L_0x5555564f04e0, L_0x5555564eff40, C4<1>, C4<1>;
L_0x5555564f0100 .functor AND 1, L_0x5555564f0440, L_0x5555564f04e0, C4<1>, C4<1>;
L_0x5555564f0170 .functor OR 1, L_0x5555564f0090, L_0x5555564f0100, C4<0>, C4<0>;
L_0x5555564f0280 .functor AND 1, L_0x5555564f0440, L_0x5555564eff40, C4<1>, C4<1>;
L_0x5555564f0330 .functor OR 1, L_0x5555564f0170, L_0x5555564f0280, C4<0>, C4<0>;
v0x55555633e120_0 .net *"_ivl_0", 0 0, L_0x5555564efb00;  1 drivers
v0x55555633b300_0 .net *"_ivl_10", 0 0, L_0x5555564f0280;  1 drivers
v0x5555563384e0_0 .net *"_ivl_4", 0 0, L_0x5555564f0090;  1 drivers
v0x5555563356c0_0 .net *"_ivl_6", 0 0, L_0x5555564f0100;  1 drivers
v0x55555632cdc0_0 .net *"_ivl_8", 0 0, L_0x5555564f0170;  1 drivers
v0x5555563328a0_0 .net "c_in", 0 0, L_0x5555564eff40;  1 drivers
v0x555556332960_0 .net "c_out", 0 0, L_0x5555564f0330;  1 drivers
v0x55555632fa80_0 .net "s", 0 0, L_0x5555564f0020;  1 drivers
v0x55555632fb40_0 .net "x", 0 0, L_0x5555564f0440;  1 drivers
v0x5555561bd3c0_0 .net "y", 0 0, L_0x5555564f04e0;  1 drivers
S_0x555555e97dc0 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555f845d0 .param/l "i" 0 16 14, +C4<01010>;
S_0x555555e6b4e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e97dc0;
 .timescale -12 -12;
S_0x555555e6e300 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e6b4e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f0790 .functor XOR 1, L_0x5555564f0c80, L_0x5555564f0eb0, C4<0>, C4<0>;
L_0x5555564f0800 .functor XOR 1, L_0x5555564f0790, L_0x5555564f0fe0, C4<0>, C4<0>;
L_0x5555564f0870 .functor AND 1, L_0x5555564f0eb0, L_0x5555564f0fe0, C4<1>, C4<1>;
L_0x5555564f0930 .functor AND 1, L_0x5555564f0c80, L_0x5555564f0eb0, C4<1>, C4<1>;
L_0x5555564f09f0 .functor OR 1, L_0x5555564f0870, L_0x5555564f0930, C4<0>, C4<0>;
L_0x5555564f0b00 .functor AND 1, L_0x5555564f0c80, L_0x5555564f0fe0, C4<1>, C4<1>;
L_0x5555564f0b70 .functor OR 1, L_0x5555564f09f0, L_0x5555564f0b00, C4<0>, C4<0>;
v0x5555561ba4f0_0 .net *"_ivl_0", 0 0, L_0x5555564f0790;  1 drivers
v0x5555561b76d0_0 .net *"_ivl_10", 0 0, L_0x5555564f0b00;  1 drivers
v0x5555561b48b0_0 .net *"_ivl_4", 0 0, L_0x5555564f0870;  1 drivers
v0x5555561b1a90_0 .net *"_ivl_6", 0 0, L_0x5555564f0930;  1 drivers
v0x5555561aec70_0 .net *"_ivl_8", 0 0, L_0x5555564f09f0;  1 drivers
v0x5555561a9030_0 .net "c_in", 0 0, L_0x5555564f0fe0;  1 drivers
v0x5555561a90f0_0 .net "c_out", 0 0, L_0x5555564f0b70;  1 drivers
v0x5555561a6210_0 .net "s", 0 0, L_0x5555564f0800;  1 drivers
v0x5555561a62d0_0 .net "x", 0 0, L_0x5555564f0c80;  1 drivers
v0x5555561a34a0_0 .net "y", 0 0, L_0x5555564f0eb0;  1 drivers
S_0x555555e89720 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555f6b590 .param/l "i" 0 16 14, +C4<01011>;
S_0x555555e8c540 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e89720;
 .timescale -12 -12;
S_0x555555e8f360 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e8c540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564e8b50 .functor XOR 1, L_0x5555564f15b0, L_0x5555564f16e0, C4<0>, C4<0>;
L_0x5555564f1220 .functor XOR 1, L_0x5555564e8b50, L_0x5555564f1930, C4<0>, C4<0>;
L_0x5555564f1290 .functor AND 1, L_0x5555564f16e0, L_0x5555564f1930, C4<1>, C4<1>;
L_0x5555564f1300 .functor AND 1, L_0x5555564f15b0, L_0x5555564f16e0, C4<1>, C4<1>;
L_0x5555564f1370 .functor OR 1, L_0x5555564f1290, L_0x5555564f1300, C4<0>, C4<0>;
L_0x5555564f1430 .functor AND 1, L_0x5555564f15b0, L_0x5555564f1930, C4<1>, C4<1>;
L_0x5555564f14a0 .functor OR 1, L_0x5555564f1370, L_0x5555564f1430, C4<0>, C4<0>;
v0x5555561a05d0_0 .net *"_ivl_0", 0 0, L_0x5555564e8b50;  1 drivers
v0x555556197b90_0 .net *"_ivl_10", 0 0, L_0x5555564f1430;  1 drivers
v0x55555619d7b0_0 .net *"_ivl_4", 0 0, L_0x5555564f1290;  1 drivers
v0x55555619a990_0 .net *"_ivl_6", 0 0, L_0x5555564f1300;  1 drivers
v0x5555561c2f50_0 .net *"_ivl_8", 0 0, L_0x5555564f1370;  1 drivers
v0x5555561c0130_0 .net "c_in", 0 0, L_0x5555564f1930;  1 drivers
v0x5555561c01f0_0 .net "c_out", 0 0, L_0x5555564f14a0;  1 drivers
v0x555556157830_0 .net "s", 0 0, L_0x5555564f1220;  1 drivers
v0x5555561578f0_0 .net "x", 0 0, L_0x5555564f15b0;  1 drivers
v0x555556154ac0_0 .net "y", 0 0, L_0x5555564f16e0;  1 drivers
S_0x555555e92180 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555f3c270 .param/l "i" 0 16 14, +C4<01100>;
S_0x555555e94fa0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e92180;
 .timescale -12 -12;
S_0x555555e686c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e94fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f1a60 .functor XOR 1, L_0x5555564f1f50, L_0x5555564f1810, C4<0>, C4<0>;
L_0x5555564f1ad0 .functor XOR 1, L_0x5555564f1a60, L_0x5555564f2240, C4<0>, C4<0>;
L_0x5555564f1b40 .functor AND 1, L_0x5555564f1810, L_0x5555564f2240, C4<1>, C4<1>;
L_0x5555564f1c00 .functor AND 1, L_0x5555564f1f50, L_0x5555564f1810, C4<1>, C4<1>;
L_0x5555564f1cc0 .functor OR 1, L_0x5555564f1b40, L_0x5555564f1c00, C4<0>, C4<0>;
L_0x5555564f1dd0 .functor AND 1, L_0x5555564f1f50, L_0x5555564f2240, C4<1>, C4<1>;
L_0x5555564f1e40 .functor OR 1, L_0x5555564f1cc0, L_0x5555564f1dd0, C4<0>, C4<0>;
v0x555556151bf0_0 .net *"_ivl_0", 0 0, L_0x5555564f1a60;  1 drivers
v0x55555614edd0_0 .net *"_ivl_10", 0 0, L_0x5555564f1dd0;  1 drivers
v0x55555614bfb0_0 .net *"_ivl_4", 0 0, L_0x5555564f1b40;  1 drivers
v0x555556149190_0 .net *"_ivl_6", 0 0, L_0x5555564f1c00;  1 drivers
v0x555556143550_0 .net *"_ivl_8", 0 0, L_0x5555564f1cc0;  1 drivers
v0x555556140730_0 .net "c_in", 0 0, L_0x5555564f2240;  1 drivers
v0x5555561407f0_0 .net "c_out", 0 0, L_0x5555564f1e40;  1 drivers
v0x55555613d910_0 .net "s", 0 0, L_0x5555564f1ad0;  1 drivers
v0x55555613d9d0_0 .net "x", 0 0, L_0x5555564f1f50;  1 drivers
v0x55555613aba0_0 .net "y", 0 0, L_0x5555564f1810;  1 drivers
S_0x555555f95e60 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x555555f58130 .param/l "i" 0 16 14, +C4<01101>;
S_0x555555f98c80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f95e60;
 .timescale -12 -12;
S_0x555555e5a020 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f98c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f18b0 .functor XOR 1, L_0x5555564f28e0, L_0x5555564f2a10, C4<0>, C4<0>;
L_0x5555564f24b0 .functor XOR 1, L_0x5555564f18b0, L_0x5555564f2370, C4<0>, C4<0>;
L_0x5555564f2520 .functor AND 1, L_0x5555564f2a10, L_0x5555564f2370, C4<1>, C4<1>;
L_0x5555564f2590 .functor AND 1, L_0x5555564f28e0, L_0x5555564f2a10, C4<1>, C4<1>;
L_0x5555564f2650 .functor OR 1, L_0x5555564f2520, L_0x5555564f2590, C4<0>, C4<0>;
L_0x5555564f2760 .functor AND 1, L_0x5555564f28e0, L_0x5555564f2370, C4<1>, C4<1>;
L_0x5555564f27d0 .functor OR 1, L_0x5555564f2650, L_0x5555564f2760, C4<0>, C4<0>;
v0x555556132060_0 .net *"_ivl_0", 0 0, L_0x5555564f18b0;  1 drivers
v0x555556137cd0_0 .net *"_ivl_10", 0 0, L_0x5555564f2760;  1 drivers
v0x555556134eb0_0 .net *"_ivl_4", 0 0, L_0x5555564f2520;  1 drivers
v0x55555615d470_0 .net *"_ivl_6", 0 0, L_0x5555564f2590;  1 drivers
v0x55555615a650_0 .net *"_ivl_8", 0 0, L_0x5555564f2650;  1 drivers
v0x55555618a5d0_0 .net "c_in", 0 0, L_0x5555564f2370;  1 drivers
v0x55555618a690_0 .net "c_out", 0 0, L_0x5555564f27d0;  1 drivers
v0x5555561877b0_0 .net "s", 0 0, L_0x5555564f24b0;  1 drivers
v0x555556187870_0 .net "x", 0 0, L_0x5555564f28e0;  1 drivers
v0x555556184a40_0 .net "y", 0 0, L_0x5555564f2a10;  1 drivers
S_0x555555e5ce40 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x55555638a180 .param/l "i" 0 16 14, +C4<01110>;
S_0x555555e5fc60 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e5ce40;
 .timescale -12 -12;
S_0x555555e62a80 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e5fc60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f2c90 .functor XOR 1, L_0x5555564f3130, L_0x5555564f2b40, C4<0>, C4<0>;
L_0x5555564f2d00 .functor XOR 1, L_0x5555564f2c90, L_0x5555564f35d0, C4<0>, C4<0>;
L_0x5555564f2d70 .functor AND 1, L_0x5555564f2b40, L_0x5555564f35d0, C4<1>, C4<1>;
L_0x5555564f2de0 .functor AND 1, L_0x5555564f3130, L_0x5555564f2b40, C4<1>, C4<1>;
L_0x5555564f2ea0 .functor OR 1, L_0x5555564f2d70, L_0x5555564f2de0, C4<0>, C4<0>;
L_0x5555564f2fb0 .functor AND 1, L_0x5555564f3130, L_0x5555564f35d0, C4<1>, C4<1>;
L_0x5555564f3020 .functor OR 1, L_0x5555564f2ea0, L_0x5555564f2fb0, C4<0>, C4<0>;
v0x555556181b70_0 .net *"_ivl_0", 0 0, L_0x5555564f2c90;  1 drivers
v0x55555617ed50_0 .net *"_ivl_10", 0 0, L_0x5555564f2fb0;  1 drivers
v0x55555617bf30_0 .net *"_ivl_4", 0 0, L_0x5555564f2d70;  1 drivers
v0x5555561734d0_0 .net *"_ivl_6", 0 0, L_0x5555564f2de0;  1 drivers
v0x5555561706b0_0 .net *"_ivl_8", 0 0, L_0x5555564f2ea0;  1 drivers
v0x55555616d890_0 .net "c_in", 0 0, L_0x5555564f35d0;  1 drivers
v0x55555616d950_0 .net "c_out", 0 0, L_0x5555564f3020;  1 drivers
v0x555556164e50_0 .net "s", 0 0, L_0x5555564f2d00;  1 drivers
v0x555556164f10_0 .net "x", 0 0, L_0x5555564f3130;  1 drivers
v0x55555616ab20_0 .net "y", 0 0, L_0x5555564f2b40;  1 drivers
S_0x555555e658a0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x5555559c0970 .param/l "i" 0 16 14, +C4<01111>;
S_0x555555f93040 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e658a0;
 .timescale -12 -12;
S_0x555555f7ce20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f93040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f3870 .functor XOR 1, L_0x5555564f3d10, L_0x5555564f3e40, C4<0>, C4<0>;
L_0x5555564f38e0 .functor XOR 1, L_0x5555564f3870, L_0x5555564f40f0, C4<0>, C4<0>;
L_0x5555564f3950 .functor AND 1, L_0x5555564f3e40, L_0x5555564f40f0, C4<1>, C4<1>;
L_0x5555564f39c0 .functor AND 1, L_0x5555564f3d10, L_0x5555564f3e40, C4<1>, C4<1>;
L_0x5555564f3a80 .functor OR 1, L_0x5555564f3950, L_0x5555564f39c0, C4<0>, C4<0>;
L_0x5555564f3b90 .functor AND 1, L_0x5555564f3d10, L_0x5555564f40f0, C4<1>, C4<1>;
L_0x5555564f3c00 .functor OR 1, L_0x5555564f3a80, L_0x5555564f3b90, C4<0>, C4<0>;
v0x555556167c50_0 .net *"_ivl_0", 0 0, L_0x5555564f3870;  1 drivers
v0x555556190210_0 .net *"_ivl_10", 0 0, L_0x5555564f3b90;  1 drivers
v0x55555618d3f0_0 .net *"_ivl_4", 0 0, L_0x5555564f3950;  1 drivers
v0x5555561172e0_0 .net *"_ivl_6", 0 0, L_0x5555564f39c0;  1 drivers
v0x5555561144c0_0 .net *"_ivl_8", 0 0, L_0x5555564f3a80;  1 drivers
v0x5555561116a0_0 .net "c_in", 0 0, L_0x5555564f40f0;  1 drivers
v0x555556111760_0 .net "c_out", 0 0, L_0x5555564f3c00;  1 drivers
v0x55555610e880_0 .net "s", 0 0, L_0x5555564f38e0;  1 drivers
v0x55555610e940_0 .net "x", 0 0, L_0x5555564f3d10;  1 drivers
v0x555556105f40_0 .net "y", 0 0, L_0x5555564f3e40;  1 drivers
S_0x555555f7fc40 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x555555e9ca00;
 .timescale -12 -12;
P_0x55555610bb70 .param/l "i" 0 16 14, +C4<010000>;
S_0x555555f849a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f7fc40;
 .timescale -12 -12;
S_0x555555f877c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f849a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555564f4220 .functor XOR 1, L_0x5555564f46c0, L_0x5555564f4980, C4<0>, C4<0>;
L_0x5555564f4290 .functor XOR 1, L_0x5555564f4220, L_0x5555564f4ab0, C4<0>, C4<0>;
L_0x5555564f4300 .functor AND 1, L_0x5555564f4980, L_0x5555564f4ab0, C4<1>, C4<1>;
L_0x5555564f4370 .functor AND 1, L_0x5555564f46c0, L_0x5555564f4980, C4<1>, C4<1>;
L_0x5555564f4430 .functor OR 1, L_0x5555564f4300, L_0x5555564f4370, C4<0>, C4<0>;
L_0x5555564f4540 .functor AND 1, L_0x5555564f46c0, L_0x5555564f4ab0, C4<1>, C4<1>;
L_0x5555564f45b0 .functor OR 1, L_0x5555564f4430, L_0x5555564f4540, C4<0>, C4<0>;
v0x555556108c40_0 .net *"_ivl_0", 0 0, L_0x5555564f4220;  1 drivers
v0x55555612cea0_0 .net *"_ivl_10", 0 0, L_0x5555564f4540;  1 drivers
v0x55555612a080_0 .net *"_ivl_4", 0 0, L_0x5555564f4300;  1 drivers
v0x555556127260_0 .net *"_ivl_6", 0 0, L_0x5555564f4370;  1 drivers
v0x555556124440_0 .net *"_ivl_8", 0 0, L_0x5555564f4430;  1 drivers
v0x55555611baa0_0 .net "c_in", 0 0, L_0x5555564f4ab0;  1 drivers
v0x55555611bb60_0 .net "c_out", 0 0, L_0x5555564f45b0;  1 drivers
v0x555556121620_0 .net "s", 0 0, L_0x5555564f4290;  1 drivers
v0x5555561216e0_0 .net "x", 0 0, L_0x5555564f46c0;  1 drivers
v0x55555611e800_0 .net "y", 0 0, L_0x5555564f4980;  1 drivers
S_0x555555f8a5e0 .scope module, "multiplier_Z" "multiplier_8_9Bit" 17 76, 18 2 0, S_0x55555607d490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x55555621c970 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x55555621c9b0 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x555555eb4960_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x555555eb4a00_0 .var "count", 4 0;
v0x555555eabf00_0 .var "data_valid", 0 0;
v0x555555eabfa0_0 .net "in_0", 7 0, L_0x5555565217c0;  alias, 1 drivers
v0x555555ea90e0_0 .net "in_1", 8 0, L_0x5555564e0950;  alias, 1 drivers
v0x555555ea62c0_0 .var "input_0_exp", 16 0;
v0x555555ea6380_0 .var "o_busy", 0 0;
v0x555555e9d830_0 .var "out", 16 0;
v0x555555ea34a0_0 .var "p", 16 0;
v0x555555ea0680_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x555555ea0720_0 .var "t", 16 0;
v0x555555ec8c40_0 .net "w_o", 16 0, L_0x55555650a9d0;  1 drivers
v0x555555ec8d00_0 .net "w_p", 16 0, v0x555555ea34a0_0;  1 drivers
v0x555555ec5e20_0 .net "w_t", 16 0, v0x555555ea0720_0;  1 drivers
S_0x555555f8d400 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x555555f8a5e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555620f1a0 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x555555ec01e0_0 .net "answer", 16 0, L_0x55555650a9d0;  alias, 1 drivers
v0x555555ebd3c0_0 .net "carry", 16 0, L_0x55555650afc0;  1 drivers
v0x555555eba5a0_0 .net "carry_out", 0 0, L_0x55555650b800;  1 drivers
v0x555555eba640_0 .net "input1", 16 0, v0x555555ea34a0_0;  alias, 1 drivers
v0x555555eb7780_0 .net "input2", 16 0, v0x555555ea0720_0;  alias, 1 drivers
L_0x555556500df0 .part v0x555555ea34a0_0, 0, 1;
L_0x555556500ee0 .part v0x555555ea0720_0, 0, 1;
L_0x5555565015a0 .part v0x555555ea34a0_0, 1, 1;
L_0x5555565016d0 .part v0x555555ea0720_0, 1, 1;
L_0x555556501800 .part L_0x55555650afc0, 0, 1;
L_0x555556501e10 .part v0x555555ea34a0_0, 2, 1;
L_0x555556502010 .part v0x555555ea0720_0, 2, 1;
L_0x5555565021d0 .part L_0x55555650afc0, 1, 1;
L_0x5555565027a0 .part v0x555555ea34a0_0, 3, 1;
L_0x5555565028d0 .part v0x555555ea0720_0, 3, 1;
L_0x555556502a00 .part L_0x55555650afc0, 2, 1;
L_0x555556502fc0 .part v0x555555ea34a0_0, 4, 1;
L_0x555556503160 .part v0x555555ea0720_0, 4, 1;
L_0x555556503290 .part L_0x55555650afc0, 3, 1;
L_0x555556503870 .part v0x555555ea34a0_0, 5, 1;
L_0x5555565039a0 .part v0x555555ea0720_0, 5, 1;
L_0x555556503b60 .part L_0x55555650afc0, 4, 1;
L_0x555556504170 .part v0x555555ea34a0_0, 6, 1;
L_0x555556504340 .part v0x555555ea0720_0, 6, 1;
L_0x5555565043e0 .part L_0x55555650afc0, 5, 1;
L_0x5555565042a0 .part v0x555555ea34a0_0, 7, 1;
L_0x555556504a10 .part v0x555555ea0720_0, 7, 1;
L_0x555556504480 .part L_0x55555650afc0, 6, 1;
L_0x555556505170 .part v0x555555ea34a0_0, 8, 1;
L_0x555556504b40 .part v0x555555ea0720_0, 8, 1;
L_0x555556505400 .part L_0x55555650afc0, 7, 1;
L_0x555556505a30 .part v0x555555ea34a0_0, 9, 1;
L_0x555556505ad0 .part v0x555555ea0720_0, 9, 1;
L_0x555556505530 .part L_0x55555650afc0, 8, 1;
L_0x555556506270 .part v0x555555ea34a0_0, 10, 1;
L_0x5555565064a0 .part v0x555555ea0720_0, 10, 1;
L_0x5555565065d0 .part L_0x55555650afc0, 9, 1;
L_0x555556506cf0 .part v0x555555ea34a0_0, 11, 1;
L_0x555556506e20 .part v0x555555ea0720_0, 11, 1;
L_0x555556507070 .part L_0x55555650afc0, 10, 1;
L_0x555556507680 .part v0x555555ea34a0_0, 12, 1;
L_0x555556506f50 .part v0x555555ea0720_0, 12, 1;
L_0x555556507970 .part L_0x55555650afc0, 11, 1;
L_0x555556508050 .part v0x555555ea34a0_0, 13, 1;
L_0x555556508180 .part v0x555555ea0720_0, 13, 1;
L_0x555556507aa0 .part L_0x55555650afc0, 12, 1;
L_0x5555565088e0 .part v0x555555ea34a0_0, 14, 1;
L_0x5555565082b0 .part v0x555555ea0720_0, 14, 1;
L_0x555556508f90 .part L_0x55555650afc0, 13, 1;
L_0x555556509710 .part v0x555555ea34a0_0, 15, 1;
L_0x555556509840 .part v0x555555ea0720_0, 15, 1;
L_0x555556509af0 .part L_0x55555650afc0, 14, 1;
L_0x55555650a100 .part v0x555555ea34a0_0, 16, 1;
L_0x55555650a3c0 .part v0x555555ea0720_0, 16, 1;
L_0x55555650a4f0 .part L_0x55555650afc0, 15, 1;
LS_0x55555650a9d0_0_0 .concat8 [ 1 1 1 1], L_0x555556500c70, L_0x555556501040, L_0x5555565019a0, L_0x5555565023c0;
LS_0x55555650a9d0_0_4 .concat8 [ 1 1 1 1], L_0x555556502ba0, L_0x555556503450, L_0x555556503d00, L_0x5555565045a0;
LS_0x55555650a9d0_0_8 .concat8 [ 1 1 1 1], L_0x555556504d00, L_0x555556505610, L_0x555556505df0, L_0x555556506880;
LS_0x55555650a9d0_0_12 .concat8 [ 1 1 1 1], L_0x555556507210, L_0x555556507be0, L_0x555556508470, L_0x5555565092a0;
LS_0x55555650a9d0_0_16 .concat8 [ 1 0 0 0], L_0x555556509c90;
LS_0x55555650a9d0_1_0 .concat8 [ 4 4 4 4], LS_0x55555650a9d0_0_0, LS_0x55555650a9d0_0_4, LS_0x55555650a9d0_0_8, LS_0x55555650a9d0_0_12;
LS_0x55555650a9d0_1_4 .concat8 [ 1 0 0 0], LS_0x55555650a9d0_0_16;
L_0x55555650a9d0 .concat8 [ 16 1 0 0], LS_0x55555650a9d0_1_0, LS_0x55555650a9d0_1_4;
LS_0x55555650afc0_0_0 .concat8 [ 1 1 1 1], L_0x555556500ce0, L_0x555556501490, L_0x555556501d00, L_0x555556502690;
LS_0x55555650afc0_0_4 .concat8 [ 1 1 1 1], L_0x555556502eb0, L_0x555556503760, L_0x555556504060, L_0x555556504900;
LS_0x55555650afc0_0_8 .concat8 [ 1 1 1 1], L_0x555556505060, L_0x555556505920, L_0x555556506160, L_0x555556506be0;
LS_0x55555650afc0_0_12 .concat8 [ 1 1 1 1], L_0x555556507570, L_0x555556507f40, L_0x5555565087d0, L_0x555556509600;
LS_0x55555650afc0_0_16 .concat8 [ 1 0 0 0], L_0x555556509ff0;
LS_0x55555650afc0_1_0 .concat8 [ 4 4 4 4], LS_0x55555650afc0_0_0, LS_0x55555650afc0_0_4, LS_0x55555650afc0_0_8, LS_0x55555650afc0_0_12;
LS_0x55555650afc0_1_4 .concat8 [ 1 0 0 0], LS_0x55555650afc0_0_16;
L_0x55555650afc0 .concat8 [ 16 1 0 0], LS_0x55555650afc0_1_0, LS_0x55555650afc0_1_4;
L_0x55555650b800 .part L_0x55555650afc0, 16, 1;
S_0x555555f90220 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x5555560920c0 .param/l "i" 0 16 14, +C4<00>;
S_0x555555f7a000 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555555f90220;
 .timescale -12 -12;
S_0x555555f4ace0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555555f7a000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556500c70 .functor XOR 1, L_0x555556500df0, L_0x555556500ee0, C4<0>, C4<0>;
L_0x555556500ce0 .functor AND 1, L_0x555556500df0, L_0x555556500ee0, C4<1>, C4<1>;
v0x55555620c2c0_0 .net "c", 0 0, L_0x555556500ce0;  1 drivers
v0x55555620c380_0 .net "s", 0 0, L_0x555556500c70;  1 drivers
v0x5555562094a0_0 .net "x", 0 0, L_0x555556500df0;  1 drivers
v0x555556206680_0 .net "y", 0 0, L_0x555556500ee0;  1 drivers
S_0x555555f4db00 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x5555560ccc60 .param/l "i" 0 16 14, +C4<01>;
S_0x555555f6b960 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f4db00;
 .timescale -12 -12;
S_0x555555f6e780 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f6b960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556500fd0 .functor XOR 1, L_0x5555565015a0, L_0x5555565016d0, C4<0>, C4<0>;
L_0x555556501040 .functor XOR 1, L_0x555556500fd0, L_0x555556501800, C4<0>, C4<0>;
L_0x555556501100 .functor AND 1, L_0x5555565016d0, L_0x555556501800, C4<1>, C4<1>;
L_0x555556501210 .functor AND 1, L_0x5555565015a0, L_0x5555565016d0, C4<1>, C4<1>;
L_0x5555565012d0 .functor OR 1, L_0x555556501100, L_0x555556501210, C4<0>, C4<0>;
L_0x5555565013e0 .functor AND 1, L_0x5555565015a0, L_0x555556501800, C4<1>, C4<1>;
L_0x555556501490 .functor OR 1, L_0x5555565012d0, L_0x5555565013e0, C4<0>, C4<0>;
v0x5555561fdd80_0 .net *"_ivl_0", 0 0, L_0x555556500fd0;  1 drivers
v0x555556203860_0 .net *"_ivl_10", 0 0, L_0x5555565013e0;  1 drivers
v0x555556200a40_0 .net *"_ivl_4", 0 0, L_0x555556501100;  1 drivers
v0x5555561dfdc0_0 .net *"_ivl_6", 0 0, L_0x555556501210;  1 drivers
v0x5555561dcfa0_0 .net *"_ivl_8", 0 0, L_0x5555565012d0;  1 drivers
v0x5555561da180_0 .net "c_in", 0 0, L_0x555556501800;  1 drivers
v0x5555561da240_0 .net "c_out", 0 0, L_0x555556501490;  1 drivers
v0x5555561d7360_0 .net "s", 0 0, L_0x555556501040;  1 drivers
v0x5555561d7420_0 .net "x", 0 0, L_0x5555565015a0;  1 drivers
v0x5555561d4540_0 .net "y", 0 0, L_0x5555565016d0;  1 drivers
S_0x555555f715a0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x5555560dd240 .param/l "i" 0 16 14, +C4<010>;
S_0x555555f743c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f715a0;
 .timescale -12 -12;
S_0x555555f771e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f743c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556501930 .functor XOR 1, L_0x555556501e10, L_0x555556502010, C4<0>, C4<0>;
L_0x5555565019a0 .functor XOR 1, L_0x555556501930, L_0x5555565021d0, C4<0>, C4<0>;
L_0x555556501a10 .functor AND 1, L_0x555556502010, L_0x5555565021d0, C4<1>, C4<1>;
L_0x555556501a80 .functor AND 1, L_0x555556501e10, L_0x555556502010, C4<1>, C4<1>;
L_0x555556501b40 .functor OR 1, L_0x555556501a10, L_0x555556501a80, C4<0>, C4<0>;
L_0x555556501c50 .functor AND 1, L_0x555556501e10, L_0x5555565021d0, C4<1>, C4<1>;
L_0x555556501d00 .functor OR 1, L_0x555556501b40, L_0x555556501c50, C4<0>, C4<0>;
v0x5555561d1720_0 .net *"_ivl_0", 0 0, L_0x555556501930;  1 drivers
v0x5555561ce900_0 .net *"_ivl_10", 0 0, L_0x555556501c50;  1 drivers
v0x5555561f8e60_0 .net *"_ivl_4", 0 0, L_0x555556501a10;  1 drivers
v0x5555561f6040_0 .net *"_ivl_6", 0 0, L_0x555556501a80;  1 drivers
v0x5555561f3220_0 .net *"_ivl_8", 0 0, L_0x555556501b40;  1 drivers
v0x5555561f0400_0 .net "c_in", 0 0, L_0x5555565021d0;  1 drivers
v0x5555561f04c0_0 .net "c_out", 0 0, L_0x555556501d00;  1 drivers
v0x5555561ed5e0_0 .net "s", 0 0, L_0x5555565019a0;  1 drivers
v0x5555561ed6a0_0 .net "x", 0 0, L_0x555556501e10;  1 drivers
v0x5555561e4d90_0 .net "y", 0 0, L_0x555556502010;  1 drivers
S_0x555555f47ec0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x555555fbb820 .param/l "i" 0 16 14, +C4<011>;
S_0x555555f63d80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f47ec0;
 .timescale -12 -12;
S_0x555555f66ba0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f63d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556502350 .functor XOR 1, L_0x5555565027a0, L_0x5555565028d0, C4<0>, C4<0>;
L_0x5555565023c0 .functor XOR 1, L_0x555556502350, L_0x555556502a00, C4<0>, C4<0>;
L_0x555556502430 .functor AND 1, L_0x5555565028d0, L_0x555556502a00, C4<1>, C4<1>;
L_0x5555565024a0 .functor AND 1, L_0x5555565027a0, L_0x5555565028d0, C4<1>, C4<1>;
L_0x555556502510 .functor OR 1, L_0x555556502430, L_0x5555565024a0, C4<0>, C4<0>;
L_0x555556502620 .functor AND 1, L_0x5555565027a0, L_0x555556502a00, C4<1>, C4<1>;
L_0x555556502690 .functor OR 1, L_0x555556502510, L_0x555556502620, C4<0>, C4<0>;
v0x5555561ea7c0_0 .net *"_ivl_0", 0 0, L_0x555556502350;  1 drivers
v0x5555561e79a0_0 .net *"_ivl_10", 0 0, L_0x555556502620;  1 drivers
v0x5555560752e0_0 .net *"_ivl_4", 0 0, L_0x555556502430;  1 drivers
v0x5555560724c0_0 .net *"_ivl_6", 0 0, L_0x5555565024a0;  1 drivers
v0x55555606f6a0_0 .net *"_ivl_8", 0 0, L_0x555556502510;  1 drivers
v0x55555606c880_0 .net "c_in", 0 0, L_0x555556502a00;  1 drivers
v0x55555606c940_0 .net "c_out", 0 0, L_0x555556502690;  1 drivers
v0x555556069a60_0 .net "s", 0 0, L_0x5555565023c0;  1 drivers
v0x555556069b20_0 .net "x", 0 0, L_0x5555565027a0;  1 drivers
v0x555556066cf0_0 .net "y", 0 0, L_0x5555565028d0;  1 drivers
S_0x555555f39820 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x555555fd2040 .param/l "i" 0 16 14, +C4<0100>;
S_0x555555f3c640 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f39820;
 .timescale -12 -12;
S_0x555555f3f460 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f3c640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556502b30 .functor XOR 1, L_0x555556502fc0, L_0x555556503160, C4<0>, C4<0>;
L_0x555556502ba0 .functor XOR 1, L_0x555556502b30, L_0x555556503290, C4<0>, C4<0>;
L_0x555556502c10 .functor AND 1, L_0x555556503160, L_0x555556503290, C4<1>, C4<1>;
L_0x555556502c80 .functor AND 1, L_0x555556502fc0, L_0x555556503160, C4<1>, C4<1>;
L_0x555556502cf0 .functor OR 1, L_0x555556502c10, L_0x555556502c80, C4<0>, C4<0>;
L_0x555556502e00 .functor AND 1, L_0x555556502fc0, L_0x555556503290, C4<1>, C4<1>;
L_0x555556502eb0 .functor OR 1, L_0x555556502cf0, L_0x555556502e00, C4<0>, C4<0>;
v0x55555605e1e0_0 .net *"_ivl_0", 0 0, L_0x555556502b30;  1 drivers
v0x55555605b3c0_0 .net *"_ivl_10", 0 0, L_0x555556502e00;  1 drivers
v0x5555560585a0_0 .net *"_ivl_4", 0 0, L_0x555556502c10;  1 drivers
v0x55555604fb60_0 .net *"_ivl_6", 0 0, L_0x555556502c80;  1 drivers
v0x555556055780_0 .net *"_ivl_8", 0 0, L_0x555556502cf0;  1 drivers
v0x555556052960_0 .net "c_in", 0 0, L_0x555556503290;  1 drivers
v0x555556052a20_0 .net "c_out", 0 0, L_0x555556502eb0;  1 drivers
v0x55555607af20_0 .net "s", 0 0, L_0x555556502ba0;  1 drivers
v0x55555607afe0_0 .net "x", 0 0, L_0x555556502fc0;  1 drivers
v0x5555560781b0_0 .net "y", 0 0, L_0x555556503160;  1 drivers
S_0x555555f42280 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x555556045330 .param/l "i" 0 16 14, +C4<0101>;
S_0x555555f450a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f42280;
 .timescale -12 -12;
S_0x555555f60f60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f450a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565030f0 .functor XOR 1, L_0x555556503870, L_0x5555565039a0, C4<0>, C4<0>;
L_0x555556503450 .functor XOR 1, L_0x5555565030f0, L_0x555556503b60, C4<0>, C4<0>;
L_0x5555565034c0 .functor AND 1, L_0x5555565039a0, L_0x555556503b60, C4<1>, C4<1>;
L_0x555556503530 .functor AND 1, L_0x555556503870, L_0x5555565039a0, C4<1>, C4<1>;
L_0x5555565035a0 .functor OR 1, L_0x5555565034c0, L_0x555556503530, C4<0>, C4<0>;
L_0x5555565036b0 .functor AND 1, L_0x555556503870, L_0x555556503b60, C4<1>, C4<1>;
L_0x555556503760 .functor OR 1, L_0x5555565035a0, L_0x5555565036b0, C4<0>, C4<0>;
v0x55555600f800_0 .net *"_ivl_0", 0 0, L_0x5555565030f0;  1 drivers
v0x55555600c9e0_0 .net *"_ivl_10", 0 0, L_0x5555565036b0;  1 drivers
v0x555556009bc0_0 .net *"_ivl_4", 0 0, L_0x5555565034c0;  1 drivers
v0x555556006da0_0 .net *"_ivl_6", 0 0, L_0x555556503530;  1 drivers
v0x555556003f80_0 .net *"_ivl_8", 0 0, L_0x5555565035a0;  1 drivers
v0x555556001160_0 .net "c_in", 0 0, L_0x555556503b60;  1 drivers
v0x555556001220_0 .net "c_out", 0 0, L_0x555556503760;  1 drivers
v0x555555ff8700_0 .net "s", 0 0, L_0x555556503450;  1 drivers
v0x555555ff87c0_0 .net "x", 0 0, L_0x555556503870;  1 drivers
v0x555555ff5990_0 .net "y", 0 0, L_0x5555565039a0;  1 drivers
S_0x555555e41970 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x5555560153b0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555555e41d50 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e41970;
 .timescale -12 -12;
S_0x555555f528c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e41d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556503c90 .functor XOR 1, L_0x555556504170, L_0x555556504340, C4<0>, C4<0>;
L_0x555556503d00 .functor XOR 1, L_0x555556503c90, L_0x5555565043e0, C4<0>, C4<0>;
L_0x555556503d70 .functor AND 1, L_0x555556504340, L_0x5555565043e0, C4<1>, C4<1>;
L_0x555556503de0 .functor AND 1, L_0x555556504170, L_0x555556504340, C4<1>, C4<1>;
L_0x555556503ea0 .functor OR 1, L_0x555556503d70, L_0x555556503de0, C4<0>, C4<0>;
L_0x555556503fb0 .functor AND 1, L_0x555556504170, L_0x5555565043e0, C4<1>, C4<1>;
L_0x555556504060 .functor OR 1, L_0x555556503ea0, L_0x555556503fb0, C4<0>, C4<0>;
v0x555555ff2ac0_0 .net *"_ivl_0", 0 0, L_0x555556503c90;  1 drivers
v0x555555fea030_0 .net *"_ivl_10", 0 0, L_0x555556503fb0;  1 drivers
v0x555555fefca0_0 .net *"_ivl_4", 0 0, L_0x555556503d70;  1 drivers
v0x555555fece80_0 .net *"_ivl_6", 0 0, L_0x555556503de0;  1 drivers
v0x555556015440_0 .net *"_ivl_8", 0 0, L_0x555556503ea0;  1 drivers
v0x555556012620_0 .net "c_in", 0 0, L_0x5555565043e0;  1 drivers
v0x5555560126e0_0 .net "c_out", 0 0, L_0x555556504060;  1 drivers
v0x5555560425a0_0 .net "s", 0 0, L_0x555556503d00;  1 drivers
v0x555556042660_0 .net "x", 0 0, L_0x555556504170;  1 drivers
v0x55555603f830_0 .net "y", 0 0, L_0x555556504340;  1 drivers
S_0x555555f556e0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x555556063d90 .param/l "i" 0 16 14, +C4<0111>;
S_0x555555f58500 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f556e0;
 .timescale -12 -12;
S_0x555555f5b320 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f58500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556504530 .functor XOR 1, L_0x5555565042a0, L_0x555556504a10, C4<0>, C4<0>;
L_0x5555565045a0 .functor XOR 1, L_0x555556504530, L_0x555556504480, C4<0>, C4<0>;
L_0x555556504610 .functor AND 1, L_0x555556504a10, L_0x555556504480, C4<1>, C4<1>;
L_0x555556504680 .functor AND 1, L_0x5555565042a0, L_0x555556504a10, C4<1>, C4<1>;
L_0x555556504740 .functor OR 1, L_0x555556504610, L_0x555556504680, C4<0>, C4<0>;
L_0x555556504850 .functor AND 1, L_0x5555565042a0, L_0x555556504480, C4<1>, C4<1>;
L_0x555556504900 .functor OR 1, L_0x555556504740, L_0x555556504850, C4<0>, C4<0>;
v0x55555603c960_0 .net *"_ivl_0", 0 0, L_0x555556504530;  1 drivers
v0x555556039b40_0 .net *"_ivl_10", 0 0, L_0x555556504850;  1 drivers
v0x555556036d20_0 .net *"_ivl_4", 0 0, L_0x555556504610;  1 drivers
v0x555556033f00_0 .net *"_ivl_6", 0 0, L_0x555556504680;  1 drivers
v0x55555602b4a0_0 .net *"_ivl_8", 0 0, L_0x555556504740;  1 drivers
v0x555556028680_0 .net "c_in", 0 0, L_0x555556504480;  1 drivers
v0x555556028740_0 .net "c_out", 0 0, L_0x555556504900;  1 drivers
v0x555556025860_0 .net "s", 0 0, L_0x5555565045a0;  1 drivers
v0x555556025920_0 .net "x", 0 0, L_0x5555565042a0;  1 drivers
v0x55555601ced0_0 .net "y", 0 0, L_0x555556504a10;  1 drivers
S_0x555555f5e140 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x555556022ad0 .param/l "i" 0 16 14, +C4<01000>;
S_0x555555e2fa90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f5e140;
 .timescale -12 -12;
S_0x555555e17c50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e2fa90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556504c90 .functor XOR 1, L_0x555556505170, L_0x555556504b40, C4<0>, C4<0>;
L_0x555556504d00 .functor XOR 1, L_0x555556504c90, L_0x555556505400, C4<0>, C4<0>;
L_0x555556504d70 .functor AND 1, L_0x555556504b40, L_0x555556505400, C4<1>, C4<1>;
L_0x555556504de0 .functor AND 1, L_0x555556505170, L_0x555556504b40, C4<1>, C4<1>;
L_0x555556504ea0 .functor OR 1, L_0x555556504d70, L_0x555556504de0, C4<0>, C4<0>;
L_0x555556504fb0 .functor AND 1, L_0x555556505170, L_0x555556505400, C4<1>, C4<1>;
L_0x555556505060 .functor OR 1, L_0x555556504ea0, L_0x555556504fb0, C4<0>, C4<0>;
v0x55555601fc20_0 .net *"_ivl_0", 0 0, L_0x555556504c90;  1 drivers
v0x5555560481e0_0 .net *"_ivl_10", 0 0, L_0x555556504fb0;  1 drivers
v0x5555560453c0_0 .net *"_ivl_4", 0 0, L_0x555556504d70;  1 drivers
v0x555556045480_0 .net *"_ivl_6", 0 0, L_0x555556504de0;  1 drivers
v0x555555fcf2b0_0 .net *"_ivl_8", 0 0, L_0x555556504ea0;  1 drivers
v0x555555fcc490_0 .net "c_in", 0 0, L_0x555556505400;  1 drivers
v0x555555fcc550_0 .net "c_out", 0 0, L_0x555556505060;  1 drivers
v0x555555fc9670_0 .net "s", 0 0, L_0x555556504d00;  1 drivers
v0x555555fc9730_0 .net "x", 0 0, L_0x555556505170;  1 drivers
v0x555555fc6900_0 .net "y", 0 0, L_0x555556504b40;  1 drivers
S_0x555555e03e30 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x5555561da0f0 .param/l "i" 0 16 14, +C4<01001>;
S_0x555555e061d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e03e30;
 .timescale -12 -12;
S_0x555555e1cf80 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e061d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565052a0 .functor XOR 1, L_0x555556505a30, L_0x555556505ad0, C4<0>, C4<0>;
L_0x555556505610 .functor XOR 1, L_0x5555565052a0, L_0x555556505530, C4<0>, C4<0>;
L_0x555556505680 .functor AND 1, L_0x555556505ad0, L_0x555556505530, C4<1>, C4<1>;
L_0x5555565056f0 .functor AND 1, L_0x555556505a30, L_0x555556505ad0, C4<1>, C4<1>;
L_0x555556505760 .functor OR 1, L_0x555556505680, L_0x5555565056f0, C4<0>, C4<0>;
L_0x555556505870 .functor AND 1, L_0x555556505a30, L_0x555556505530, C4<1>, C4<1>;
L_0x555556505920 .functor OR 1, L_0x555556505760, L_0x555556505870, C4<0>, C4<0>;
v0x555555fbde60_0 .net *"_ivl_0", 0 0, L_0x5555565052a0;  1 drivers
v0x555555fc3a30_0 .net *"_ivl_10", 0 0, L_0x555556505870;  1 drivers
v0x555555fc0c10_0 .net *"_ivl_4", 0 0, L_0x555556505680;  1 drivers
v0x555555fe4e70_0 .net *"_ivl_6", 0 0, L_0x5555565056f0;  1 drivers
v0x555555fe2050_0 .net *"_ivl_8", 0 0, L_0x555556505760;  1 drivers
v0x555555fdf230_0 .net "c_in", 0 0, L_0x555556505530;  1 drivers
v0x555555fdf2f0_0 .net "c_out", 0 0, L_0x555556505920;  1 drivers
v0x555555fdc410_0 .net "s", 0 0, L_0x555556505610;  1 drivers
v0x555555fdc4d0_0 .net "x", 0 0, L_0x555556505a30;  1 drivers
v0x555555fd3b20_0 .net "y", 0 0, L_0x555556505ad0;  1 drivers
S_0x555555e1d730 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x555556209410 .param/l "i" 0 16 14, +C4<01010>;
S_0x555555e1db10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e1d730;
 .timescale -12 -12;
S_0x555555e2f6b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e1db10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556505d80 .functor XOR 1, L_0x555556506270, L_0x5555565064a0, C4<0>, C4<0>;
L_0x555556505df0 .functor XOR 1, L_0x555556505d80, L_0x5555565065d0, C4<0>, C4<0>;
L_0x555556505e60 .functor AND 1, L_0x5555565064a0, L_0x5555565065d0, C4<1>, C4<1>;
L_0x555556505f20 .functor AND 1, L_0x555556506270, L_0x5555565064a0, C4<1>, C4<1>;
L_0x555556505fe0 .functor OR 1, L_0x555556505e60, L_0x555556505f20, C4<0>, C4<0>;
L_0x5555565060f0 .functor AND 1, L_0x555556506270, L_0x5555565065d0, C4<1>, C4<1>;
L_0x555556506160 .functor OR 1, L_0x555556505fe0, L_0x5555565060f0, C4<0>, C4<0>;
v0x555555fd95f0_0 .net *"_ivl_0", 0 0, L_0x555556505d80;  1 drivers
v0x555555fd67d0_0 .net *"_ivl_10", 0 0, L_0x5555565060f0;  1 drivers
v0x555555fb8590_0 .net *"_ivl_4", 0 0, L_0x555556505e60;  1 drivers
v0x555555fb5770_0 .net *"_ivl_6", 0 0, L_0x555556505f20;  1 drivers
v0x555555fb2950_0 .net *"_ivl_8", 0 0, L_0x555556505fe0;  1 drivers
v0x555555fafb30_0 .net "c_in", 0 0, L_0x5555565065d0;  1 drivers
v0x555555fafbf0_0 .net "c_out", 0 0, L_0x555556506160;  1 drivers
v0x555555facd10_0 .net "s", 0 0, L_0x555556505df0;  1 drivers
v0x555555facdd0_0 .net "x", 0 0, L_0x555556506270;  1 drivers
v0x555555fa9fa0_0 .net "y", 0 0, L_0x5555565064a0;  1 drivers
S_0x555555e12300 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x5555562199f0 .param/l "i" 0 16 14, +C4<01011>;
S_0x555555df2fe0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e12300;
 .timescale -12 -12;
S_0x555555df33c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555df2fe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556506810 .functor XOR 1, L_0x555556506cf0, L_0x555556506e20, C4<0>, C4<0>;
L_0x555556506880 .functor XOR 1, L_0x555556506810, L_0x555556507070, C4<0>, C4<0>;
L_0x5555565068f0 .functor AND 1, L_0x555556506e20, L_0x555556507070, C4<1>, C4<1>;
L_0x555556506960 .functor AND 1, L_0x555556506cf0, L_0x555556506e20, C4<1>, C4<1>;
L_0x555556506a20 .functor OR 1, L_0x5555565068f0, L_0x555556506960, C4<0>, C4<0>;
L_0x555556506b30 .functor AND 1, L_0x555556506cf0, L_0x555556507070, C4<1>, C4<1>;
L_0x555556506be0 .functor OR 1, L_0x555556506a20, L_0x555556506b30, C4<0>, C4<0>;
v0x555555fa70d0_0 .net *"_ivl_0", 0 0, L_0x555556506810;  1 drivers
v0x555555f9dac0_0 .net *"_ivl_10", 0 0, L_0x555556506b30;  1 drivers
v0x5555560e2f10_0 .net *"_ivl_4", 0 0, L_0x5555565068f0;  1 drivers
v0x5555560e00f0_0 .net *"_ivl_6", 0 0, L_0x555556506960;  1 drivers
v0x5555560dd2d0_0 .net *"_ivl_8", 0 0, L_0x555556506a20;  1 drivers
v0x5555560da4b0_0 .net "c_in", 0 0, L_0x555556507070;  1 drivers
v0x5555560da570_0 .net "c_out", 0 0, L_0x555556506be0;  1 drivers
v0x5555560d7690_0 .net "s", 0 0, L_0x555556506880;  1 drivers
v0x5555560d7750_0 .net "x", 0 0, L_0x555556506cf0;  1 drivers
v0x5555560cee40_0 .net "y", 0 0, L_0x555556506e20;  1 drivers
S_0x555555df0600 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x5555560ef190 .param/l "i" 0 16 14, +C4<01100>;
S_0x555555df6680 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555df0600;
 .timescale -12 -12;
S_0x555555df6a60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555df6680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565071a0 .functor XOR 1, L_0x555556507680, L_0x555556506f50, C4<0>, C4<0>;
L_0x555556507210 .functor XOR 1, L_0x5555565071a0, L_0x555556507970, C4<0>, C4<0>;
L_0x555556507280 .functor AND 1, L_0x555556506f50, L_0x555556507970, C4<1>, C4<1>;
L_0x5555565072f0 .functor AND 1, L_0x555556507680, L_0x555556506f50, C4<1>, C4<1>;
L_0x5555565073b0 .functor OR 1, L_0x555556507280, L_0x5555565072f0, C4<0>, C4<0>;
L_0x5555565074c0 .functor AND 1, L_0x555556507680, L_0x555556507970, C4<1>, C4<1>;
L_0x555556507570 .functor OR 1, L_0x5555565073b0, L_0x5555565074c0, C4<0>, C4<0>;
v0x5555560d4870_0 .net *"_ivl_0", 0 0, L_0x5555565071a0;  1 drivers
v0x5555560d1a50_0 .net *"_ivl_10", 0 0, L_0x5555565074c0;  1 drivers
v0x5555560c9ed0_0 .net *"_ivl_4", 0 0, L_0x555556507280;  1 drivers
v0x5555560c70b0_0 .net *"_ivl_6", 0 0, L_0x5555565072f0;  1 drivers
v0x5555560c4290_0 .net *"_ivl_8", 0 0, L_0x5555565073b0;  1 drivers
v0x5555560c1470_0 .net "c_in", 0 0, L_0x555556507970;  1 drivers
v0x5555560c1530_0 .net "c_out", 0 0, L_0x555556507570;  1 drivers
v0x5555560be650_0 .net "s", 0 0, L_0x555556507210;  1 drivers
v0x5555560be710_0 .net "x", 0 0, L_0x555556507680;  1 drivers
v0x5555560b5e00_0 .net "y", 0 0, L_0x555556506f50;  1 drivers
S_0x555555df9ba0 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x5555560ec480 .param/l "i" 0 16 14, +C4<01101>;
S_0x555555df9f80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555df9ba0;
 .timescale -12 -12;
S_0x555555df0250 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555df9f80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556506ff0 .functor XOR 1, L_0x555556508050, L_0x555556508180, C4<0>, C4<0>;
L_0x555556507be0 .functor XOR 1, L_0x555556506ff0, L_0x555556507aa0, C4<0>, C4<0>;
L_0x555556507c50 .functor AND 1, L_0x555556508180, L_0x555556507aa0, C4<1>, C4<1>;
L_0x555556507cc0 .functor AND 1, L_0x555556508050, L_0x555556508180, C4<1>, C4<1>;
L_0x555556507d80 .functor OR 1, L_0x555556507c50, L_0x555556507cc0, C4<0>, C4<0>;
L_0x555556507e90 .functor AND 1, L_0x555556508050, L_0x555556507aa0, C4<1>, C4<1>;
L_0x555556507f40 .functor OR 1, L_0x555556507d80, L_0x555556507e90, C4<0>, C4<0>;
v0x5555560bb830_0 .net *"_ivl_0", 0 0, L_0x555556506ff0;  1 drivers
v0x5555560b8a10_0 .net *"_ivl_10", 0 0, L_0x555556507e90;  1 drivers
v0x555556097d90_0 .net *"_ivl_4", 0 0, L_0x555556507c50;  1 drivers
v0x555556094f70_0 .net *"_ivl_6", 0 0, L_0x555556507cc0;  1 drivers
v0x555556092150_0 .net *"_ivl_8", 0 0, L_0x555556507d80;  1 drivers
v0x55555608f330_0 .net "c_in", 0 0, L_0x555556507aa0;  1 drivers
v0x55555608f3f0_0 .net "c_out", 0 0, L_0x555556507f40;  1 drivers
v0x55555608c510_0 .net "s", 0 0, L_0x555556507be0;  1 drivers
v0x55555608c5d0_0 .net "x", 0 0, L_0x555556508050;  1 drivers
v0x5555560897a0_0 .net "y", 0 0, L_0x555556508180;  1 drivers
S_0x555555dbd4e0 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x55555612fc30 .param/l "i" 0 16 14, +C4<01110>;
S_0x555555dbdc90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555dbd4e0;
 .timescale -12 -12;
S_0x555555dbe070 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555dbdc90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556508400 .functor XOR 1, L_0x5555565088e0, L_0x5555565082b0, C4<0>, C4<0>;
L_0x555556508470 .functor XOR 1, L_0x555556508400, L_0x555556508f90, C4<0>, C4<0>;
L_0x5555565084e0 .functor AND 1, L_0x5555565082b0, L_0x555556508f90, C4<1>, C4<1>;
L_0x555556508550 .functor AND 1, L_0x5555565088e0, L_0x5555565082b0, C4<1>, C4<1>;
L_0x555556508610 .functor OR 1, L_0x5555565084e0, L_0x555556508550, C4<0>, C4<0>;
L_0x555556508720 .functor AND 1, L_0x5555565088e0, L_0x555556508f90, C4<1>, C4<1>;
L_0x5555565087d0 .functor OR 1, L_0x555556508610, L_0x555556508720, C4<0>, C4<0>;
v0x5555560868d0_0 .net *"_ivl_0", 0 0, L_0x555556508400;  1 drivers
v0x5555560b0e30_0 .net *"_ivl_10", 0 0, L_0x555556508720;  1 drivers
v0x5555560ae010_0 .net *"_ivl_4", 0 0, L_0x5555565084e0;  1 drivers
v0x5555560ab1f0_0 .net *"_ivl_6", 0 0, L_0x555556508550;  1 drivers
v0x5555560a83d0_0 .net *"_ivl_8", 0 0, L_0x555556508610;  1 drivers
v0x5555560a55b0_0 .net "c_in", 0 0, L_0x555556508f90;  1 drivers
v0x5555560a5670_0 .net "c_out", 0 0, L_0x5555565087d0;  1 drivers
v0x55555609ccb0_0 .net "s", 0 0, L_0x555556508470;  1 drivers
v0x55555609cd70_0 .net "x", 0 0, L_0x5555565088e0;  1 drivers
v0x5555560a2840_0 .net "y", 0 0, L_0x5555565082b0;  1 drivers
S_0x555555dd10f0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x55555611a070 .param/l "i" 0 16 14, +C4<01111>;
S_0x555555dd14b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555dd10f0;
 .timescale -12 -12;
S_0x555555dd5530 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555dd14b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556509230 .functor XOR 1, L_0x555556509710, L_0x555556509840, C4<0>, C4<0>;
L_0x5555565092a0 .functor XOR 1, L_0x555556509230, L_0x555556509af0, C4<0>, C4<0>;
L_0x555556509310 .functor AND 1, L_0x555556509840, L_0x555556509af0, C4<1>, C4<1>;
L_0x555556509380 .functor AND 1, L_0x555556509710, L_0x555556509840, C4<1>, C4<1>;
L_0x555556509440 .functor OR 1, L_0x555556509310, L_0x555556509380, C4<0>, C4<0>;
L_0x555556509550 .functor AND 1, L_0x555556509710, L_0x555556509af0, C4<1>, C4<1>;
L_0x555556509600 .functor OR 1, L_0x555556509440, L_0x555556509550, C4<0>, C4<0>;
v0x55555609f970_0 .net *"_ivl_0", 0 0, L_0x555556509230;  1 drivers
v0x555555f9cff0_0 .net *"_ivl_10", 0 0, L_0x555556509550;  1 drivers
v0x555555f28ae0_0 .net *"_ivl_4", 0 0, L_0x555556509310;  1 drivers
v0x555555f25cc0_0 .net *"_ivl_6", 0 0, L_0x555556509380;  1 drivers
v0x555555f22ea0_0 .net *"_ivl_8", 0 0, L_0x555556509440;  1 drivers
v0x555555f20080_0 .net "c_in", 0 0, L_0x555556509af0;  1 drivers
v0x555555f20140_0 .net "c_out", 0 0, L_0x555556509600;  1 drivers
v0x555555f1d260_0 .net "s", 0 0, L_0x5555565092a0;  1 drivers
v0x555555f1d320_0 .net "x", 0 0, L_0x555556509710;  1 drivers
v0x555555f1a4f0_0 .net "y", 0 0, L_0x555556509840;  1 drivers
S_0x555555dd5850 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x555555f8d400;
 .timescale -12 -12;
P_0x555555f11af0 .param/l "i" 0 16 14, +C4<010000>;
S_0x555555dbb170 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555dd5850;
 .timescale -12 -12;
S_0x555555d01d20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555dbb170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556509c20 .functor XOR 1, L_0x55555650a100, L_0x55555650a3c0, C4<0>, C4<0>;
L_0x555556509c90 .functor XOR 1, L_0x555556509c20, L_0x55555650a4f0, C4<0>, C4<0>;
L_0x555556509d00 .functor AND 1, L_0x55555650a3c0, L_0x55555650a4f0, C4<1>, C4<1>;
L_0x555556509d70 .functor AND 1, L_0x55555650a100, L_0x55555650a3c0, C4<1>, C4<1>;
L_0x555556509e30 .functor OR 1, L_0x555556509d00, L_0x555556509d70, C4<0>, C4<0>;
L_0x555556509f40 .functor AND 1, L_0x55555650a100, L_0x55555650a4f0, C4<1>, C4<1>;
L_0x555556509ff0 .functor OR 1, L_0x555556509e30, L_0x555556509f40, C4<0>, C4<0>;
v0x555555f0ebc0_0 .net *"_ivl_0", 0 0, L_0x555556509c20;  1 drivers
v0x555555f0bda0_0 .net *"_ivl_10", 0 0, L_0x555556509f40;  1 drivers
v0x555555f03360_0 .net *"_ivl_4", 0 0, L_0x555556509d00;  1 drivers
v0x555555f08f80_0 .net *"_ivl_6", 0 0, L_0x555556509d70;  1 drivers
v0x555555f06160_0 .net *"_ivl_8", 0 0, L_0x555556509e30;  1 drivers
v0x555555f2e720_0 .net "c_in", 0 0, L_0x55555650a4f0;  1 drivers
v0x555555f2e7e0_0 .net "c_out", 0 0, L_0x555556509ff0;  1 drivers
v0x555555f2b900_0 .net "s", 0 0, L_0x555556509c90;  1 drivers
v0x555555f2b9c0_0 .net "x", 0 0, L_0x55555650a100;  1 drivers
v0x555555ec3000_0 .net "y", 0 0, L_0x55555650a3c0;  1 drivers
S_0x555556343d60 .scope generate, "bfs[1]" "bfs[1]" 14 20, 14 20 0, S_0x55555631eb90;
 .timescale -12 -12;
P_0x55555619a900 .param/l "i" 0 14 20, +C4<01>;
S_0x55555632acc0 .scope module, "butterfly" "bfprocessor" 14 22, 15 1 0, S_0x555556343d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x555555ecb9a0_0 .net "A_im", 7 0, L_0x555556566480;  1 drivers
v0x555555ecbaa0_0 .net "A_re", 7 0, L_0x555556566390;  1 drivers
v0x555555ecbb80_0 .net "B_im", 7 0, L_0x555556566730;  1 drivers
v0x555555efe740_0 .net "B_re", 7 0, L_0x555556566630;  1 drivers
v0x555555efe810_0 .net "C_minus_S", 8 0, L_0x555556566a10;  1 drivers
v0x555555efe900_0 .net "C_plus_S", 8 0, L_0x5555565668e0;  1 drivers
v0x555555eff080_0 .var "D_im", 7 0;
v0x555555eff160_0 .var "D_re", 7 0;
v0x555555eff240_0 .net "E_im", 7 0, L_0x555556550740;  1 drivers
v0x555555eff300_0 .net "E_re", 7 0, L_0x555556550680;  1 drivers
v0x555555ecc2e0_0 .net *"_ivl_13", 0 0, L_0x55555655adb0;  1 drivers
v0x555555ecc3a0_0 .net *"_ivl_17", 0 0, L_0x55555655afe0;  1 drivers
v0x555555ecc480_0 .net *"_ivl_21", 0 0, L_0x555556560430;  1 drivers
v0x555555ecc560_0 .net *"_ivl_25", 0 0, L_0x5555565605e0;  1 drivers
v0x555555f31dc0_0 .net *"_ivl_29", 0 0, L_0x555556565b00;  1 drivers
v0x555555f31ea0_0 .net *"_ivl_33", 0 0, L_0x555556565cd0;  1 drivers
v0x555555f31f80_0 .net *"_ivl_5", 0 0, L_0x5555565559d0;  1 drivers
v0x55555604b9d0_0 .net *"_ivl_9", 0 0, L_0x555556555bb0;  1 drivers
v0x55555604bab0_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x555555f32020_0 .net "data_valid", 0 0, L_0x555556550570;  1 drivers
v0x555556018ae0_0 .net "i_C", 7 0, L_0x5555565667d0;  1 drivers
v0x555556018b80_0 .net "start_calc", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x555556018c20_0 .net "w_d_im", 8 0, L_0x55555655a3b0;  1 drivers
v0x555556018ce0_0 .net "w_d_re", 8 0, L_0x555556554fd0;  1 drivers
v0x55555607e5c0_0 .net "w_e_im", 8 0, L_0x55555655f970;  1 drivers
v0x55555607e690_0 .net "w_e_re", 8 0, L_0x555556565040;  1 drivers
v0x55555607e760_0 .net "w_neg_b_im", 7 0, L_0x5555565661f0;  1 drivers
v0x55555607e830_0 .net "w_neg_b_re", 7 0, L_0x555556565fc0;  1 drivers
L_0x555556550800 .part L_0x555556565040, 1, 8;
L_0x555556550930 .part L_0x55555655f970, 1, 8;
L_0x5555565559d0 .part L_0x555556566390, 7, 1;
L_0x555556555a70 .concat [ 8 1 0 0], L_0x555556566390, L_0x5555565559d0;
L_0x555556555bb0 .part L_0x555556566630, 7, 1;
L_0x555556555ca0 .concat [ 8 1 0 0], L_0x555556566630, L_0x555556555bb0;
L_0x55555655adb0 .part L_0x555556566480, 7, 1;
L_0x55555655ae50 .concat [ 8 1 0 0], L_0x555556566480, L_0x55555655adb0;
L_0x55555655afe0 .part L_0x555556566730, 7, 1;
L_0x55555655b0d0 .concat [ 8 1 0 0], L_0x555556566730, L_0x55555655afe0;
L_0x555556560430 .part L_0x555556566480, 7, 1;
L_0x5555565604d0 .concat [ 8 1 0 0], L_0x555556566480, L_0x555556560430;
L_0x5555565605e0 .part L_0x5555565661f0, 7, 1;
L_0x5555565606d0 .concat [ 8 1 0 0], L_0x5555565661f0, L_0x5555565605e0;
L_0x555556565b00 .part L_0x555556566390, 7, 1;
L_0x555556565ba0 .concat [ 8 1 0 0], L_0x555556566390, L_0x555556565b00;
L_0x555556565cd0 .part L_0x555556565fc0, 7, 1;
L_0x555556565dc0 .concat [ 8 1 0 0], L_0x555556565fc0, L_0x555556565cd0;
S_0x55555635ce00 .scope module, "adder_D_im" "N_bit_adder" 15 51, 16 1 0, S_0x55555632acc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555561a8fa0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x55555608c840_0 .net "answer", 8 0, L_0x55555655a3b0;  alias, 1 drivers
v0x55555608c920_0 .net "carry", 8 0, L_0x55555655a950;  1 drivers
v0x5555560d79c0_0 .net "carry_out", 0 0, L_0x55555655a640;  1 drivers
v0x5555560d7a60_0 .net "input1", 8 0, L_0x55555655ae50;  1 drivers
v0x5555560be980_0 .net "input2", 8 0, L_0x55555655b0d0;  1 drivers
L_0x555556555f10 .part L_0x55555655ae50, 0, 1;
L_0x555556555fb0 .part L_0x55555655b0d0, 0, 1;
L_0x555556556620 .part L_0x55555655ae50, 1, 1;
L_0x5555565566c0 .part L_0x55555655b0d0, 1, 1;
L_0x5555565567f0 .part L_0x55555655a950, 0, 1;
L_0x555556556ea0 .part L_0x55555655ae50, 2, 1;
L_0x555556557010 .part L_0x55555655b0d0, 2, 1;
L_0x555556557140 .part L_0x55555655a950, 1, 1;
L_0x5555565577b0 .part L_0x55555655ae50, 3, 1;
L_0x555556557970 .part L_0x55555655b0d0, 3, 1;
L_0x555556557b30 .part L_0x55555655a950, 2, 1;
L_0x555556558050 .part L_0x55555655ae50, 4, 1;
L_0x5555565581f0 .part L_0x55555655b0d0, 4, 1;
L_0x555556558320 .part L_0x55555655a950, 3, 1;
L_0x555556558980 .part L_0x55555655ae50, 5, 1;
L_0x555556558ab0 .part L_0x55555655b0d0, 5, 1;
L_0x555556558c70 .part L_0x55555655a950, 4, 1;
L_0x555556559280 .part L_0x55555655ae50, 6, 1;
L_0x555556559450 .part L_0x55555655b0d0, 6, 1;
L_0x5555565594f0 .part L_0x55555655a950, 5, 1;
L_0x5555565593b0 .part L_0x55555655ae50, 7, 1;
L_0x555556559c40 .part L_0x55555655b0d0, 7, 1;
L_0x555556559620 .part L_0x55555655a950, 6, 1;
L_0x55555655a280 .part L_0x55555655ae50, 8, 1;
L_0x555556559ce0 .part L_0x55555655b0d0, 8, 1;
L_0x55555655a510 .part L_0x55555655a950, 7, 1;
LS_0x55555655a3b0_0_0 .concat8 [ 1 1 1 1], L_0x555556555d90, L_0x5555565560c0, L_0x555556556990, L_0x555556557330;
LS_0x55555655a3b0_0_4 .concat8 [ 1 1 1 1], L_0x555556557cd0, L_0x555556558560, L_0x555556558e10, L_0x555556559740;
LS_0x55555655a3b0_0_8 .concat8 [ 1 0 0 0], L_0x555556559e10;
L_0x55555655a3b0 .concat8 [ 4 4 1 0], LS_0x55555655a3b0_0_0, LS_0x55555655a3b0_0_4, LS_0x55555655a3b0_0_8;
LS_0x55555655a950_0_0 .concat8 [ 1 1 1 1], L_0x555556555e00, L_0x555556556510, L_0x555556556d90, L_0x5555565576a0;
LS_0x55555655a950_0_4 .concat8 [ 1 1 1 1], L_0x555556557f40, L_0x555556558870, L_0x555556559170, L_0x555556559aa0;
LS_0x55555655a950_0_8 .concat8 [ 1 0 0 0], L_0x55555655a170;
L_0x55555655a950 .concat8 [ 4 4 1 0], LS_0x55555655a950_0_0, LS_0x55555655a950_0_4, LS_0x55555655a950_0_8;
L_0x55555655a640 .part L_0x55555655a950, 8, 1;
S_0x555556375e40 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x55555635ce00;
 .timescale -12 -12;
P_0x5555561b7640 .param/l "i" 0 16 14, +C4<00>;
S_0x55555624b4c0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555556375e40;
 .timescale -12 -12;
S_0x555555d54210 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x55555624b4c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556555d90 .functor XOR 1, L_0x555556555f10, L_0x555556555fb0, C4<0>, C4<0>;
L_0x555556555e00 .functor AND 1, L_0x555556555f10, L_0x555556555fb0, C4<1>, C4<1>;
v0x555555f88070_0 .net "c", 0 0, L_0x555556555e00;  1 drivers
v0x555555f85250_0 .net "s", 0 0, L_0x555556555d90;  1 drivers
v0x555555f85310_0 .net "x", 0 0, L_0x555556555f10;  1 drivers
v0x555555f7d6d0_0 .net "y", 0 0, L_0x555556555fb0;  1 drivers
S_0x5555561762f0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x55555635ce00;
 .timescale -12 -12;
P_0x55555633e090 .param/l "i" 0 16 14, +C4<01>;
S_0x555556061000 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561762f0;
 .timescale -12 -12;
S_0x555555caf830 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556061000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556556050 .functor XOR 1, L_0x555556556620, L_0x5555565566c0, C4<0>, C4<0>;
L_0x5555565560c0 .functor XOR 1, L_0x555556556050, L_0x5555565567f0, C4<0>, C4<0>;
L_0x555556556180 .functor AND 1, L_0x5555565566c0, L_0x5555565567f0, C4<1>, C4<1>;
L_0x555556556290 .functor AND 1, L_0x555556556620, L_0x5555565566c0, C4<1>, C4<1>;
L_0x555556556350 .functor OR 1, L_0x555556556180, L_0x555556556290, C4<0>, C4<0>;
L_0x555556556460 .functor AND 1, L_0x555556556620, L_0x5555565567f0, C4<1>, C4<1>;
L_0x555556556510 .functor OR 1, L_0x555556556350, L_0x555556556460, C4<0>, C4<0>;
v0x555555f7a8b0_0 .net *"_ivl_0", 0 0, L_0x555556556050;  1 drivers
v0x555555f77a90_0 .net *"_ivl_10", 0 0, L_0x555556556460;  1 drivers
v0x555555f74c70_0 .net *"_ivl_4", 0 0, L_0x555556556180;  1 drivers
v0x555555f74d30_0 .net *"_ivl_6", 0 0, L_0x555556556290;  1 drivers
v0x555555f71e50_0 .net *"_ivl_8", 0 0, L_0x555556556350;  1 drivers
v0x555555f69550_0 .net "c_in", 0 0, L_0x5555565567f0;  1 drivers
v0x555555f69610_0 .net "c_out", 0 0, L_0x555556556510;  1 drivers
v0x555555f6f030_0 .net "s", 0 0, L_0x5555565560c0;  1 drivers
v0x555555f6f0f0_0 .net "x", 0 0, L_0x555556556620;  1 drivers
v0x555555f6c210_0 .net "y", 0 0, L_0x5555565566c0;  1 drivers
S_0x5555561fbc80 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x55555635ce00;
 .timescale -12 -12;
P_0x55555635d270 .param/l "i" 0 16 14, +C4<010>;
S_0x5555561e2be0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561fbc80;
 .timescale -12 -12;
S_0x555556214d20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561e2be0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556556920 .functor XOR 1, L_0x555556556ea0, L_0x555556557010, C4<0>, C4<0>;
L_0x555556556990 .functor XOR 1, L_0x555556556920, L_0x555556557140, C4<0>, C4<0>;
L_0x555556556a00 .functor AND 1, L_0x555556557010, L_0x555556557140, C4<1>, C4<1>;
L_0x555556556b10 .functor AND 1, L_0x555556556ea0, L_0x555556557010, C4<1>, C4<1>;
L_0x555556556bd0 .functor OR 1, L_0x555556556a00, L_0x555556556b10, C4<0>, C4<0>;
L_0x555556556ce0 .functor AND 1, L_0x555556556ea0, L_0x555556557140, C4<1>, C4<1>;
L_0x555556556d90 .functor OR 1, L_0x555556556bd0, L_0x555556556ce0, C4<0>, C4<0>;
v0x555555f4b590_0 .net *"_ivl_0", 0 0, L_0x555556556920;  1 drivers
v0x555555f48770_0 .net *"_ivl_10", 0 0, L_0x555556556ce0;  1 drivers
v0x555555f45950_0 .net *"_ivl_4", 0 0, L_0x555556556a00;  1 drivers
v0x555555f45a10_0 .net *"_ivl_6", 0 0, L_0x555556556b10;  1 drivers
v0x555555f42b30_0 .net *"_ivl_8", 0 0, L_0x555556556bd0;  1 drivers
v0x555555f3fd10_0 .net "c_in", 0 0, L_0x555556557140;  1 drivers
v0x555555f3fdd0_0 .net "c_out", 0 0, L_0x555556556d90;  1 drivers
v0x555555f3cef0_0 .net "s", 0 0, L_0x555556556990;  1 drivers
v0x555555f3cfb0_0 .net "x", 0 0, L_0x555556556ea0;  1 drivers
v0x555555f3a0d0_0 .net "y", 0 0, L_0x555556557010;  1 drivers
S_0x55555622dd60 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x55555635ce00;
 .timescale -12 -12;
P_0x555556239f70 .param/l "i" 0 16 14, +C4<011>;
S_0x555556103500 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555622dd60;
 .timescale -12 -12;
S_0x555555ffb520 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556103500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565572c0 .functor XOR 1, L_0x5555565577b0, L_0x555556557970, C4<0>, C4<0>;
L_0x555556557330 .functor XOR 1, L_0x5555565572c0, L_0x555556557b30, C4<0>, C4<0>;
L_0x5555565573a0 .functor AND 1, L_0x555556557970, L_0x555556557b30, C4<1>, C4<1>;
L_0x555556557460 .functor AND 1, L_0x5555565577b0, L_0x555556557970, C4<1>, C4<1>;
L_0x555556557520 .functor OR 1, L_0x5555565573a0, L_0x555556557460, C4<0>, C4<0>;
L_0x555556557630 .functor AND 1, L_0x5555565577b0, L_0x555556557b30, C4<1>, C4<1>;
L_0x5555565576a0 .functor OR 1, L_0x555556557520, L_0x555556557630, C4<0>, C4<0>;
v0x555555f64630_0 .net *"_ivl_0", 0 0, L_0x5555565572c0;  1 drivers
v0x555555f61810_0 .net *"_ivl_10", 0 0, L_0x555556557630;  1 drivers
v0x555555f5e9f0_0 .net *"_ivl_4", 0 0, L_0x5555565573a0;  1 drivers
v0x555555f5bbd0_0 .net *"_ivl_6", 0 0, L_0x555556557460;  1 drivers
v0x555555f58db0_0 .net *"_ivl_8", 0 0, L_0x555556557520;  1 drivers
v0x555555f504b0_0 .net "c_in", 0 0, L_0x555556557b30;  1 drivers
v0x555555f50570_0 .net "c_out", 0 0, L_0x5555565576a0;  1 drivers
v0x555555f55f90_0 .net "s", 0 0, L_0x555556557330;  1 drivers
v0x555555f56050_0 .net "x", 0 0, L_0x5555565577b0;  1 drivers
v0x555555f53170_0 .net "y", 0 0, L_0x555556557970;  1 drivers
S_0x555555c5d340 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x55555635ce00;
 .timescale -12 -12;
P_0x555556234440 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555560b3c50 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555c5d340;
 .timescale -12 -12;
S_0x55555609abb0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560b3c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556557c60 .functor XOR 1, L_0x555556558050, L_0x5555565581f0, C4<0>, C4<0>;
L_0x555556557cd0 .functor XOR 1, L_0x555556557c60, L_0x555556558320, C4<0>, C4<0>;
L_0x555556557d40 .functor AND 1, L_0x5555565581f0, L_0x555556558320, C4<1>, C4<1>;
L_0x555556557db0 .functor AND 1, L_0x555556558050, L_0x5555565581f0, C4<1>, C4<1>;
L_0x555556557e20 .functor OR 1, L_0x555556557d40, L_0x555556557db0, C4<0>, C4<0>;
L_0x555556557e90 .functor AND 1, L_0x555556558050, L_0x555556558320, C4<1>, C4<1>;
L_0x555556557f40 .functor OR 1, L_0x555556557e20, L_0x555556557e90, C4<0>, C4<0>;
v0x5555560eab80_0 .net *"_ivl_0", 0 0, L_0x555556557c60;  1 drivers
v0x555555de7c70_0 .net *"_ivl_10", 0 0, L_0x555556557e90;  1 drivers
v0x555556231a20_0 .net *"_ivl_4", 0 0, L_0x555556557d40;  1 drivers
v0x555556231ae0_0 .net *"_ivl_6", 0 0, L_0x555556557db0;  1 drivers
v0x555555e41270_0 .net *"_ivl_8", 0 0, L_0x555556557e20;  1 drivers
v0x555555e00000_0 .net "c_in", 0 0, L_0x555556558320;  1 drivers
v0x555555e000c0_0 .net "c_out", 0 0, L_0x555556557f40;  1 drivers
v0x555555dffc50_0 .net "s", 0 0, L_0x555556557cd0;  1 drivers
v0x555555dffd10_0 .net "x", 0 0, L_0x555556558050;  1 drivers
v0x555555e06f10_0 .net "y", 0 0, L_0x5555565581f0;  1 drivers
S_0x5555560cccf0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x55555635ce00;
 .timescale -12 -12;
P_0x55555637a120 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555560e5d30 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560cccf0;
 .timescale -12 -12;
S_0x555555fbb3b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560e5d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556558180 .functor XOR 1, L_0x555556558980, L_0x555556558ab0, C4<0>, C4<0>;
L_0x555556558560 .functor XOR 1, L_0x555556558180, L_0x555556558c70, C4<0>, C4<0>;
L_0x5555565585d0 .functor AND 1, L_0x555556558ab0, L_0x555556558c70, C4<1>, C4<1>;
L_0x555556558640 .functor AND 1, L_0x555556558980, L_0x555556558ab0, C4<1>, C4<1>;
L_0x5555565586b0 .functor OR 1, L_0x5555565585d0, L_0x555556558640, C4<0>, C4<0>;
L_0x5555565587c0 .functor AND 1, L_0x555556558980, L_0x555556558c70, C4<1>, C4<1>;
L_0x555556558870 .functor OR 1, L_0x5555565586b0, L_0x5555565587c0, C4<0>, C4<0>;
v0x555555e06b90_0 .net *"_ivl_0", 0 0, L_0x555556558180;  1 drivers
v0x555555e06810_0 .net *"_ivl_10", 0 0, L_0x5555565587c0;  1 drivers
v0x555555e06520_0 .net *"_ivl_4", 0 0, L_0x5555565585d0;  1 drivers
v0x555555dff8a0_0 .net *"_ivl_6", 0 0, L_0x555556558640;  1 drivers
v0x555555e13330_0 .net *"_ivl_8", 0 0, L_0x5555565586b0;  1 drivers
v0x555555e0d4b0_0 .net "c_in", 0 0, L_0x555556558c70;  1 drivers
v0x555555e0d570_0 .net "c_out", 0 0, L_0x555556558870;  1 drivers
v0x555555e0d100_0 .net "s", 0 0, L_0x555556558560;  1 drivers
v0x555555e0d1a0_0 .net "x", 0 0, L_0x555556558980;  1 drivers
v0x555555e003b0_0 .net "y", 0 0, L_0x555556558ab0;  1 drivers
S_0x55555602e2c0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x55555635ce00;
 .timescale -12 -12;
P_0x5555562cce80 .param/l "i" 0 16 14, +C4<0110>;
S_0x555555f14800 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555602e2c0;
 .timescale -12 -12;
S_0x555555f67450 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f14800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556558da0 .functor XOR 1, L_0x555556559280, L_0x555556559450, C4<0>, C4<0>;
L_0x555556558e10 .functor XOR 1, L_0x555556558da0, L_0x5555565594f0, C4<0>, C4<0>;
L_0x555556558e80 .functor AND 1, L_0x555556559450, L_0x5555565594f0, C4<1>, C4<1>;
L_0x555556558ef0 .functor AND 1, L_0x555556559280, L_0x555556559450, C4<1>, C4<1>;
L_0x555556558fb0 .functor OR 1, L_0x555556558e80, L_0x555556558ef0, C4<0>, C4<0>;
L_0x5555565590c0 .functor AND 1, L_0x555556559280, L_0x5555565594f0, C4<1>, C4<1>;
L_0x555556559170 .functor OR 1, L_0x555556558fb0, L_0x5555565590c0, C4<0>, C4<0>;
v0x5555560e9e10_0 .net *"_ivl_0", 0 0, L_0x555556558da0;  1 drivers
v0x555555e2eb20_0 .net *"_ivl_10", 0 0, L_0x5555565590c0;  1 drivers
v0x555555e2ec00_0 .net *"_ivl_4", 0 0, L_0x555556558e80;  1 drivers
v0x555555dac400_0 .net *"_ivl_6", 0 0, L_0x555556558ef0;  1 drivers
v0x555555dac4e0_0 .net *"_ivl_8", 0 0, L_0x555556558fb0;  1 drivers
v0x55555631c950_0 .net "c_in", 0 0, L_0x5555565594f0;  1 drivers
v0x55555631ca10_0 .net "c_out", 0 0, L_0x555556559170;  1 drivers
v0x555556367ad0_0 .net "s", 0 0, L_0x555556558e10;  1 drivers
v0x555556367b90_0 .net "x", 0 0, L_0x555556559280;  1 drivers
v0x55555634ea90_0 .net "y", 0 0, L_0x555556559450;  1 drivers
S_0x555555f4e3b0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x55555635ce00;
 .timescale -12 -12;
P_0x555556316df0 .param/l "i" 0 16 14, +C4<0111>;
S_0x555555f804f0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f4e3b0;
 .timescale -12 -12;
S_0x555555f99530 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f804f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565596d0 .functor XOR 1, L_0x5555565593b0, L_0x555556559c40, C4<0>, C4<0>;
L_0x555556559740 .functor XOR 1, L_0x5555565596d0, L_0x555556559620, C4<0>, C4<0>;
L_0x5555565597b0 .functor AND 1, L_0x555556559c40, L_0x555556559620, C4<1>, C4<1>;
L_0x555556559820 .functor AND 1, L_0x5555565593b0, L_0x555556559c40, C4<1>, C4<1>;
L_0x5555565598e0 .functor OR 1, L_0x5555565597b0, L_0x555556559820, C4<0>, C4<0>;
L_0x5555565599f0 .functor AND 1, L_0x5555565593b0, L_0x555556559620, C4<1>, C4<1>;
L_0x555556559aa0 .functor OR 1, L_0x5555565598e0, L_0x5555565599f0, C4<0>, C4<0>;
v0x5555563359f0_0 .net *"_ivl_0", 0 0, L_0x5555565596d0;  1 drivers
v0x555556335ad0_0 .net *"_ivl_10", 0 0, L_0x5555565599f0;  1 drivers
v0x55555623d150_0 .net *"_ivl_4", 0 0, L_0x5555565597b0;  1 drivers
v0x55555623d220_0 .net *"_ivl_6", 0 0, L_0x555556559820;  1 drivers
v0x5555562fccc0_0 .net *"_ivl_8", 0 0, L_0x5555565598e0;  1 drivers
v0x5555562971e0_0 .net "c_in", 0 0, L_0x555556559620;  1 drivers
v0x5555562972a0_0 .net "c_out", 0 0, L_0x555556559aa0;  1 drivers
v0x5555562c9f80_0 .net "s", 0 0, L_0x555556559740;  1 drivers
v0x5555562ca040_0 .net "x", 0 0, L_0x5555565593b0;  1 drivers
v0x5555561d4870_0 .net "y", 0 0, L_0x555556559c40;  1 drivers
S_0x555555e6ebb0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x55555635ce00;
 .timescale -12 -12;
P_0x55555621fa80 .param/l "i" 0 16 14, +C4<01000>;
S_0x555555ee1ac0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e6ebb0;
 .timescale -12 -12;
S_0x555555eaed20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ee1ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556559da0 .functor XOR 1, L_0x55555655a280, L_0x555556559ce0, C4<0>, C4<0>;
L_0x555556559e10 .functor XOR 1, L_0x555556559da0, L_0x55555655a510, C4<0>, C4<0>;
L_0x555556559e80 .functor AND 1, L_0x555556559ce0, L_0x55555655a510, C4<1>, C4<1>;
L_0x555556559ef0 .functor AND 1, L_0x55555655a280, L_0x555556559ce0, C4<1>, C4<1>;
L_0x555556559fb0 .functor OR 1, L_0x555556559e80, L_0x555556559ef0, C4<0>, C4<0>;
L_0x55555655a0c0 .functor AND 1, L_0x55555655a280, L_0x55555655a510, C4<1>, C4<1>;
L_0x55555655a170 .functor OR 1, L_0x555556559fb0, L_0x55555655a0c0, C4<0>, C4<0>;
v0x5555562069b0_0 .net *"_ivl_0", 0 0, L_0x555556559da0;  1 drivers
v0x5555561ed910_0 .net *"_ivl_10", 0 0, L_0x55555655a0c0;  1 drivers
v0x5555561ed9f0_0 .net *"_ivl_4", 0 0, L_0x555556559e80;  1 drivers
v0x5555560f2370_0 .net *"_ivl_6", 0 0, L_0x555556559ef0;  1 drivers
v0x5555560f2450_0 .net *"_ivl_8", 0 0, L_0x555556559fb0;  1 drivers
v0x5555561b4be0_0 .net "c_in", 0 0, L_0x55555655a510;  1 drivers
v0x5555561b4ca0_0 .net "c_out", 0 0, L_0x55555655a170;  1 drivers
v0x55555614f100_0 .net "s", 0 0, L_0x555556559e10;  1 drivers
v0x55555614f1c0_0 .net "x", 0 0, L_0x55555655a280;  1 drivers
v0x555556181f30_0 .net "y", 0 0, L_0x555556559ce0;  1 drivers
S_0x555555e53650 .scope module, "adder_D_re" "N_bit_adder" 15 42, 16 1 0, S_0x55555632acc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555560dd6e0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x5555562849a0_0 .net "answer", 8 0, L_0x555556554fd0;  alias, 1 drivers
v0x555556284aa0_0 .net "carry", 8 0, L_0x555556555570;  1 drivers
v0x555556280750_0 .net "carry_out", 0 0, L_0x555556555260;  1 drivers
v0x5555562807f0_0 .net "input1", 8 0, L_0x555556555a70;  1 drivers
v0x555556281b80_0 .net "input2", 8 0, L_0x555556555ca0;  1 drivers
L_0x555556550be0 .part L_0x555556555a70, 0, 1;
L_0x555556550c80 .part L_0x555556555ca0, 0, 1;
L_0x5555565512f0 .part L_0x555556555a70, 1, 1;
L_0x555556551420 .part L_0x555556555ca0, 1, 1;
L_0x555556551550 .part L_0x555556555570, 0, 1;
L_0x555556551c00 .part L_0x555556555a70, 2, 1;
L_0x555556551d70 .part L_0x555556555ca0, 2, 1;
L_0x555556551ea0 .part L_0x555556555570, 1, 1;
L_0x555556552510 .part L_0x555556555a70, 3, 1;
L_0x5555565526d0 .part L_0x555556555ca0, 3, 1;
L_0x555556552890 .part L_0x555556555570, 2, 1;
L_0x555556552db0 .part L_0x555556555a70, 4, 1;
L_0x555556552f50 .part L_0x555556555ca0, 4, 1;
L_0x555556553080 .part L_0x555556555570, 3, 1;
L_0x555556553660 .part L_0x555556555a70, 5, 1;
L_0x555556553790 .part L_0x555556555ca0, 5, 1;
L_0x555556553950 .part L_0x555556555570, 4, 1;
L_0x555556553f60 .part L_0x555556555a70, 6, 1;
L_0x555556554130 .part L_0x555556555ca0, 6, 1;
L_0x5555565541d0 .part L_0x555556555570, 5, 1;
L_0x555556554090 .part L_0x555556555a70, 7, 1;
L_0x555556554810 .part L_0x555556555ca0, 7, 1;
L_0x555556554300 .part L_0x555556555570, 6, 1;
L_0x555556554ea0 .part L_0x555556555a70, 8, 1;
L_0x5555565548b0 .part L_0x555556555ca0, 8, 1;
L_0x555556555130 .part L_0x555556555570, 7, 1;
LS_0x555556554fd0_0_0 .concat8 [ 1 1 1 1], L_0x555556550a60, L_0x555556550d90, L_0x5555565516f0, L_0x555556552090;
LS_0x555556554fd0_0_4 .concat8 [ 1 1 1 1], L_0x555556552a30, L_0x555556553240, L_0x555556553af0, L_0x5555565543b0;
LS_0x555556554fd0_0_8 .concat8 [ 1 0 0 0], L_0x5555565549e0;
L_0x555556554fd0 .concat8 [ 4 4 1 0], LS_0x555556554fd0_0_0, LS_0x555556554fd0_0_4, LS_0x555556554fd0_0_8;
LS_0x555556555570_0_0 .concat8 [ 1 1 1 1], L_0x555556550ad0, L_0x5555565511e0, L_0x555556551af0, L_0x555556552400;
LS_0x555556555570_0_4 .concat8 [ 1 1 1 1], L_0x555556552ca0, L_0x555556553550, L_0x555556553e50, L_0x555556554670;
LS_0x555556555570_0_8 .concat8 [ 1 0 0 0], L_0x555556554d90;
L_0x555556555570 .concat8 [ 4 4 1 0], LS_0x555556555570_0_0, LS_0x555556555570_0_4, LS_0x555556555570_0_8;
L_0x555556555260 .part L_0x555556555570, 8, 1;
S_0x555555e1b400 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555555e53650;
 .timescale -12 -12;
P_0x5555560981a0 .param/l "i" 0 16 14, +C4<00>;
S_0x555555e19ff0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555555e1b400;
 .timescale -12 -12;
S_0x555555e19440 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555555e19ff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556550a60 .functor XOR 1, L_0x555556550be0, L_0x555556550c80, C4<0>, C4<0>;
L_0x555556550ad0 .functor AND 1, L_0x555556550be0, L_0x555556550c80, C4<1>, C4<1>;
v0x5555560a59a0_0 .net "c", 0 0, L_0x555556550ad0;  1 drivers
v0x555555fad040_0 .net "s", 0 0, L_0x555556550a60;  1 drivers
v0x555555fad100_0 .net "x", 0 0, L_0x555556550be0;  1 drivers
v0x55555606cbb0_0 .net "y", 0 0, L_0x555556550c80;  1 drivers
S_0x5555563a5e30 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555555e53650;
 .timescale -12 -12;
P_0x555555f2bd10 .param/l "i" 0 16 14, +C4<01>;
S_0x5555562dfe80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563a5e30;
 .timescale -12 -12;
S_0x55555630b9d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555562dfe80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556550d20 .functor XOR 1, L_0x5555565512f0, L_0x555556551420, C4<0>, C4<0>;
L_0x555556550d90 .functor XOR 1, L_0x555556550d20, L_0x555556551550, C4<0>, C4<0>;
L_0x555556550e50 .functor AND 1, L_0x555556551420, L_0x555556551550, C4<1>, C4<1>;
L_0x555556550f60 .functor AND 1, L_0x5555565512f0, L_0x555556551420, C4<1>, C4<1>;
L_0x555556551020 .functor OR 1, L_0x555556550e50, L_0x555556550f60, C4<0>, C4<0>;
L_0x555556551130 .functor AND 1, L_0x5555565512f0, L_0x555556551550, C4<1>, C4<1>;
L_0x5555565511e0 .functor OR 1, L_0x555556551020, L_0x555556551130, C4<0>, C4<0>;
v0x5555560070d0_0 .net *"_ivl_0", 0 0, L_0x555556550d20;  1 drivers
v0x555556039e70_0 .net *"_ivl_10", 0 0, L_0x555556551130;  1 drivers
v0x555556039f50_0 .net *"_ivl_4", 0 0, L_0x555556550e50;  1 drivers
v0x555555f40040_0 .net *"_ivl_6", 0 0, L_0x555556550f60;  1 drivers
v0x555555f40120_0 .net *"_ivl_8", 0 0, L_0x555556551020;  1 drivers
v0x555555f8b1c0_0 .net "c_in", 0 0, L_0x555556551550;  1 drivers
v0x555555f8b280_0 .net "c_out", 0 0, L_0x5555565511e0;  1 drivers
v0x555555f72180_0 .net "s", 0 0, L_0x555556550d90;  1 drivers
v0x555555f72240_0 .net "x", 0 0, L_0x5555565512f0;  1 drivers
v0x555555f590e0_0 .net "y", 0 0, L_0x555556551420;  1 drivers
S_0x55555630ce00 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555555e53650;
 .timescale -12 -12;
P_0x555555ef61b0 .param/l "i" 0 16 14, +C4<010>;
S_0x555556308bb0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555630ce00;
 .timescale -12 -12;
S_0x555556309fe0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556308bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556551680 .functor XOR 1, L_0x555556551c00, L_0x555556551d70, C4<0>, C4<0>;
L_0x5555565516f0 .functor XOR 1, L_0x555556551680, L_0x555556551ea0, C4<0>, C4<0>;
L_0x555556551760 .functor AND 1, L_0x555556551d70, L_0x555556551ea0, C4<1>, C4<1>;
L_0x555556551870 .functor AND 1, L_0x555556551c00, L_0x555556551d70, C4<1>, C4<1>;
L_0x555556551930 .functor OR 1, L_0x555556551760, L_0x555556551870, C4<0>, C4<0>;
L_0x555556551a40 .functor AND 1, L_0x555556551c00, L_0x555556551ea0, C4<1>, C4<1>;
L_0x555556551af0 .functor OR 1, L_0x555556551930, L_0x555556551a40, C4<0>, C4<0>;
v0x555555e60840_0 .net *"_ivl_0", 0 0, L_0x555556551680;  1 drivers
v0x555555f203b0_0 .net *"_ivl_10", 0 0, L_0x555556551a40;  1 drivers
v0x555555f20490_0 .net *"_ivl_4", 0 0, L_0x555556551760;  1 drivers
v0x555555eba8d0_0 .net *"_ivl_6", 0 0, L_0x555556551870;  1 drivers
v0x555555eba9b0_0 .net *"_ivl_8", 0 0, L_0x555556551930;  1 drivers
v0x555555eed670_0 .net "c_in", 0 0, L_0x555556551ea0;  1 drivers
v0x555555eed710_0 .net "c_out", 0 0, L_0x555556551af0;  1 drivers
v0x5555563898c0_0 .net "s", 0 0, L_0x5555565516f0;  1 drivers
v0x555556389960_0 .net "x", 0 0, L_0x555556551c00;  1 drivers
v0x55555637c4b0_0 .net "y", 0 0, L_0x555556551d70;  1 drivers
S_0x555556305d90 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555555e53650;
 .timescale -12 -12;
P_0x555555f4b9a0 .param/l "i" 0 16 14, +C4<011>;
S_0x5555563071c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556305d90;
 .timescale -12 -12;
S_0x555556302f70 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563071c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556552020 .functor XOR 1, L_0x555556552510, L_0x5555565526d0, C4<0>, C4<0>;
L_0x555556552090 .functor XOR 1, L_0x555556552020, L_0x555556552890, C4<0>, C4<0>;
L_0x555556552100 .functor AND 1, L_0x5555565526d0, L_0x555556552890, C4<1>, C4<1>;
L_0x5555565521c0 .functor AND 1, L_0x555556552510, L_0x5555565526d0, C4<1>, C4<1>;
L_0x555556552280 .functor OR 1, L_0x555556552100, L_0x5555565521c0, C4<0>, C4<0>;
L_0x555556552390 .functor AND 1, L_0x555556552510, L_0x555556552890, C4<1>, C4<1>;
L_0x555556552400 .functor OR 1, L_0x555556552280, L_0x555556552390, C4<0>, C4<0>;
v0x555555dd5180_0 .net *"_ivl_0", 0 0, L_0x555556552020;  1 drivers
v0x5555563043a0_0 .net *"_ivl_10", 0 0, L_0x555556552390;  1 drivers
v0x555556304480_0 .net *"_ivl_4", 0 0, L_0x555556552100;  1 drivers
v0x555556300150_0 .net *"_ivl_6", 0 0, L_0x5555565521c0;  1 drivers
v0x555556300230_0 .net *"_ivl_8", 0 0, L_0x555556552280;  1 drivers
v0x555556301580_0 .net "c_in", 0 0, L_0x555556552890;  1 drivers
v0x555556301640_0 .net "c_out", 0 0, L_0x555556552400;  1 drivers
v0x5555562fd330_0 .net "s", 0 0, L_0x555556552090;  1 drivers
v0x5555562fd3d0_0 .net "x", 0 0, L_0x555556552510;  1 drivers
v0x5555562fe810_0 .net "y", 0 0, L_0x5555565526d0;  1 drivers
S_0x5555562fa510 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555555e53650;
 .timescale -12 -12;
P_0x555556274b50 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555562fb940 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555562fa510;
 .timescale -12 -12;
S_0x5555562f76f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555562fb940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565529c0 .functor XOR 1, L_0x555556552db0, L_0x555556552f50, C4<0>, C4<0>;
L_0x555556552a30 .functor XOR 1, L_0x5555565529c0, L_0x555556553080, C4<0>, C4<0>;
L_0x555556552aa0 .functor AND 1, L_0x555556552f50, L_0x555556553080, C4<1>, C4<1>;
L_0x555556552b10 .functor AND 1, L_0x555556552db0, L_0x555556552f50, C4<1>, C4<1>;
L_0x555556552b80 .functor OR 1, L_0x555556552aa0, L_0x555556552b10, C4<0>, C4<0>;
L_0x555556552bf0 .functor AND 1, L_0x555556552db0, L_0x555556553080, C4<1>, C4<1>;
L_0x555556552ca0 .functor OR 1, L_0x555556552b80, L_0x555556552bf0, C4<0>, C4<0>;
v0x5555562f8b20_0 .net *"_ivl_0", 0 0, L_0x5555565529c0;  1 drivers
v0x5555562f8c00_0 .net *"_ivl_10", 0 0, L_0x555556552bf0;  1 drivers
v0x5555562f48d0_0 .net *"_ivl_4", 0 0, L_0x555556552aa0;  1 drivers
v0x5555562f49c0_0 .net *"_ivl_6", 0 0, L_0x555556552b10;  1 drivers
v0x5555562f5d00_0 .net *"_ivl_8", 0 0, L_0x555556552b80;  1 drivers
v0x5555562f1ab0_0 .net "c_in", 0 0, L_0x555556553080;  1 drivers
v0x5555562f1b70_0 .net "c_out", 0 0, L_0x555556552ca0;  1 drivers
v0x5555562f2ee0_0 .net "s", 0 0, L_0x555556552a30;  1 drivers
v0x5555562f2f80_0 .net "x", 0 0, L_0x555556552db0;  1 drivers
v0x5555562eed40_0 .net "y", 0 0, L_0x555556552f50;  1 drivers
S_0x5555562f00c0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555555e53650;
 .timescale -12 -12;
P_0x5555561bcee0 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555562ebe70 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555562f00c0;
 .timescale -12 -12;
S_0x5555562ed2a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555562ebe70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556552ee0 .functor XOR 1, L_0x555556553660, L_0x555556553790, C4<0>, C4<0>;
L_0x555556553240 .functor XOR 1, L_0x555556552ee0, L_0x555556553950, C4<0>, C4<0>;
L_0x5555565532b0 .functor AND 1, L_0x555556553790, L_0x555556553950, C4<1>, C4<1>;
L_0x555556553320 .functor AND 1, L_0x555556553660, L_0x555556553790, C4<1>, C4<1>;
L_0x555556553390 .functor OR 1, L_0x5555565532b0, L_0x555556553320, C4<0>, C4<0>;
L_0x5555565534a0 .functor AND 1, L_0x555556553660, L_0x555556553950, C4<1>, C4<1>;
L_0x555556553550 .functor OR 1, L_0x555556553390, L_0x5555565534a0, C4<0>, C4<0>;
v0x5555562e9050_0 .net *"_ivl_0", 0 0, L_0x555556552ee0;  1 drivers
v0x5555562e9130_0 .net *"_ivl_10", 0 0, L_0x5555565534a0;  1 drivers
v0x5555562ea480_0 .net *"_ivl_4", 0 0, L_0x5555565532b0;  1 drivers
v0x5555562ea570_0 .net *"_ivl_6", 0 0, L_0x555556553320;  1 drivers
v0x5555562e6230_0 .net *"_ivl_8", 0 0, L_0x555556553390;  1 drivers
v0x5555562e7660_0 .net "c_in", 0 0, L_0x555556553950;  1 drivers
v0x5555562e7720_0 .net "c_out", 0 0, L_0x555556553550;  1 drivers
v0x5555562e3410_0 .net "s", 0 0, L_0x555556553240;  1 drivers
v0x5555562e34b0_0 .net "x", 0 0, L_0x555556553660;  1 drivers
v0x5555562e48f0_0 .net "y", 0 0, L_0x555556553790;  1 drivers
S_0x5555562e05f0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555555e53650;
 .timescale -12 -12;
P_0x5555560fd490 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555562e1a20 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555562e05f0;
 .timescale -12 -12;
S_0x55555627a3f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555562e1a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556553a80 .functor XOR 1, L_0x555556553f60, L_0x555556554130, C4<0>, C4<0>;
L_0x555556553af0 .functor XOR 1, L_0x555556553a80, L_0x5555565541d0, C4<0>, C4<0>;
L_0x555556553b60 .functor AND 1, L_0x555556554130, L_0x5555565541d0, C4<1>, C4<1>;
L_0x555556553bd0 .functor AND 1, L_0x555556553f60, L_0x555556554130, C4<1>, C4<1>;
L_0x555556553c90 .functor OR 1, L_0x555556553b60, L_0x555556553bd0, C4<0>, C4<0>;
L_0x555556553da0 .functor AND 1, L_0x555556553f60, L_0x5555565541d0, C4<1>, C4<1>;
L_0x555556553e50 .functor OR 1, L_0x555556553c90, L_0x555556553da0, C4<0>, C4<0>;
v0x5555562a5ef0_0 .net *"_ivl_0", 0 0, L_0x555556553a80;  1 drivers
v0x5555562a5fd0_0 .net *"_ivl_10", 0 0, L_0x555556553da0;  1 drivers
v0x5555562a7320_0 .net *"_ivl_4", 0 0, L_0x555556553b60;  1 drivers
v0x5555562a7410_0 .net *"_ivl_6", 0 0, L_0x555556553bd0;  1 drivers
v0x5555562a30d0_0 .net *"_ivl_8", 0 0, L_0x555556553c90;  1 drivers
v0x5555562a4500_0 .net "c_in", 0 0, L_0x5555565541d0;  1 drivers
v0x5555562a45c0_0 .net "c_out", 0 0, L_0x555556553e50;  1 drivers
v0x5555562a02b0_0 .net "s", 0 0, L_0x555556553af0;  1 drivers
v0x5555562a0350_0 .net "x", 0 0, L_0x555556553f60;  1 drivers
v0x5555562a1790_0 .net "y", 0 0, L_0x555556554130;  1 drivers
S_0x55555629d490 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555555e53650;
 .timescale -12 -12;
P_0x55555604f9e0 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555629e8c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555629d490;
 .timescale -12 -12;
S_0x55555629a670 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555629e8c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556513640 .functor XOR 1, L_0x555556554090, L_0x555556554810, C4<0>, C4<0>;
L_0x5555565543b0 .functor XOR 1, L_0x555556513640, L_0x555556554300, C4<0>, C4<0>;
L_0x555556554420 .functor AND 1, L_0x555556554810, L_0x555556554300, C4<1>, C4<1>;
L_0x555556554490 .functor AND 1, L_0x555556554090, L_0x555556554810, C4<1>, C4<1>;
L_0x555556554500 .functor OR 1, L_0x555556554420, L_0x555556554490, C4<0>, C4<0>;
L_0x5555565545c0 .functor AND 1, L_0x555556554090, L_0x555556554300, C4<1>, C4<1>;
L_0x555556554670 .functor OR 1, L_0x555556554500, L_0x5555565545c0, C4<0>, C4<0>;
v0x55555629baa0_0 .net *"_ivl_0", 0 0, L_0x555556513640;  1 drivers
v0x55555629bb80_0 .net *"_ivl_10", 0 0, L_0x5555565545c0;  1 drivers
v0x555556297850_0 .net *"_ivl_4", 0 0, L_0x555556554420;  1 drivers
v0x555556297940_0 .net *"_ivl_6", 0 0, L_0x555556554490;  1 drivers
v0x555556298c80_0 .net *"_ivl_8", 0 0, L_0x555556554500;  1 drivers
v0x555556294a30_0 .net "c_in", 0 0, L_0x555556554300;  1 drivers
v0x555556294af0_0 .net "c_out", 0 0, L_0x555556554670;  1 drivers
v0x555556295e60_0 .net "s", 0 0, L_0x5555565543b0;  1 drivers
v0x555556295f00_0 .net "x", 0 0, L_0x555556554090;  1 drivers
v0x555556291cc0_0 .net "y", 0 0, L_0x555556554810;  1 drivers
S_0x555556293040 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555555e53650;
 .timescale -12 -12;
P_0x55555628ee80 .param/l "i" 0 16 14, +C4<01000>;
S_0x555556290220 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556293040;
 .timescale -12 -12;
S_0x55555628bfd0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556290220;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556554970 .functor XOR 1, L_0x555556554ea0, L_0x5555565548b0, C4<0>, C4<0>;
L_0x5555565549e0 .functor XOR 1, L_0x555556554970, L_0x555556555130, C4<0>, C4<0>;
L_0x555556554a50 .functor AND 1, L_0x5555565548b0, L_0x555556555130, C4<1>, C4<1>;
L_0x555556554b10 .functor AND 1, L_0x555556554ea0, L_0x5555565548b0, C4<1>, C4<1>;
L_0x555556554bd0 .functor OR 1, L_0x555556554a50, L_0x555556554b10, C4<0>, C4<0>;
L_0x555556554ce0 .functor AND 1, L_0x555556554ea0, L_0x555556555130, C4<1>, C4<1>;
L_0x555556554d90 .functor OR 1, L_0x555556554bd0, L_0x555556554ce0, C4<0>, C4<0>;
v0x55555628d400_0 .net *"_ivl_0", 0 0, L_0x555556554970;  1 drivers
v0x55555628d500_0 .net *"_ivl_10", 0 0, L_0x555556554ce0;  1 drivers
v0x5555562891b0_0 .net *"_ivl_4", 0 0, L_0x555556554a50;  1 drivers
v0x5555562892a0_0 .net *"_ivl_6", 0 0, L_0x555556554b10;  1 drivers
v0x55555628a5e0_0 .net *"_ivl_8", 0 0, L_0x555556554bd0;  1 drivers
v0x555556286390_0 .net "c_in", 0 0, L_0x555556555130;  1 drivers
v0x555556286450_0 .net "c_out", 0 0, L_0x555556554d90;  1 drivers
v0x5555562877c0_0 .net "s", 0 0, L_0x5555565549e0;  1 drivers
v0x555556287860_0 .net "x", 0 0, L_0x555556554ea0;  1 drivers
v0x555556283570_0 .net "y", 0 0, L_0x5555565548b0;  1 drivers
S_0x55555627d930 .scope module, "adder_E_im" "N_bit_adder" 15 59, 16 1 0, S_0x55555632acc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555555f4ef80 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x555556237b80_0 .net "answer", 8 0, L_0x55555655f970;  alias, 1 drivers
v0x555556237c80_0 .net "carry", 8 0, L_0x55555655ffd0;  1 drivers
v0x555556238fb0_0 .net "carry_out", 0 0, L_0x55555655fd10;  1 drivers
v0x555556239050_0 .net "input1", 8 0, L_0x5555565604d0;  1 drivers
v0x555556234d60_0 .net "input2", 8 0, L_0x5555565606d0;  1 drivers
L_0x55555655b350 .part L_0x5555565604d0, 0, 1;
L_0x55555655b3f0 .part L_0x5555565606d0, 0, 1;
L_0x55555655ba20 .part L_0x5555565604d0, 1, 1;
L_0x55555655bac0 .part L_0x5555565606d0, 1, 1;
L_0x55555655bbf0 .part L_0x55555655ffd0, 0, 1;
L_0x55555655c260 .part L_0x5555565604d0, 2, 1;
L_0x55555655c3d0 .part L_0x5555565606d0, 2, 1;
L_0x55555655c500 .part L_0x55555655ffd0, 1, 1;
L_0x55555655cb70 .part L_0x5555565604d0, 3, 1;
L_0x55555655cd30 .part L_0x5555565606d0, 3, 1;
L_0x55555655cf50 .part L_0x55555655ffd0, 2, 1;
L_0x55555655d470 .part L_0x5555565604d0, 4, 1;
L_0x55555655d610 .part L_0x5555565606d0, 4, 1;
L_0x55555655d740 .part L_0x55555655ffd0, 3, 1;
L_0x55555655dd20 .part L_0x5555565604d0, 5, 1;
L_0x55555655de50 .part L_0x5555565606d0, 5, 1;
L_0x55555655e010 .part L_0x55555655ffd0, 4, 1;
L_0x55555655e620 .part L_0x5555565604d0, 6, 1;
L_0x55555655e7f0 .part L_0x5555565606d0, 6, 1;
L_0x55555655e890 .part L_0x55555655ffd0, 5, 1;
L_0x55555655e750 .part L_0x5555565604d0, 7, 1;
L_0x55555655f0f0 .part L_0x5555565606d0, 7, 1;
L_0x55555655e9c0 .part L_0x55555655ffd0, 6, 1;
L_0x55555655f840 .part L_0x5555565604d0, 8, 1;
L_0x55555655f2a0 .part L_0x5555565606d0, 8, 1;
L_0x55555655fad0 .part L_0x55555655ffd0, 7, 1;
LS_0x55555655f970_0_0 .concat8 [ 1 1 1 1], L_0x55555655b220, L_0x55555655b500, L_0x55555655bd90, L_0x55555655c6f0;
LS_0x55555655f970_0_4 .concat8 [ 1 1 1 1], L_0x55555655d0f0, L_0x55555655d900, L_0x55555655e1b0, L_0x55555655eae0;
LS_0x55555655f970_0_8 .concat8 [ 1 0 0 0], L_0x55555655f3d0;
L_0x55555655f970 .concat8 [ 4 4 1 0], LS_0x55555655f970_0_0, LS_0x55555655f970_0_4, LS_0x55555655f970_0_8;
LS_0x55555655ffd0_0_0 .concat8 [ 1 1 1 1], L_0x55555655b290, L_0x55555655b910, L_0x55555655c150, L_0x55555655ca60;
LS_0x55555655ffd0_0_4 .concat8 [ 1 1 1 1], L_0x55555655d360, L_0x55555655dc10, L_0x55555655e510, L_0x55555655ee40;
LS_0x55555655ffd0_0_8 .concat8 [ 1 0 0 0], L_0x55555655f730;
L_0x55555655ffd0 .concat8 [ 4 4 1 0], LS_0x55555655ffd0_0_0, LS_0x55555655ffd0_0_4, LS_0x55555655ffd0_0_8;
L_0x55555655fd10 .part L_0x55555655ffd0, 8, 1;
S_0x55555627ab10 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x55555627d930;
 .timescale -12 -12;
P_0x555555f02f00 .param/l "i" 0 16 14, +C4<00>;
S_0x55555627bf40 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x55555627ab10;
 .timescale -12 -12;
S_0x5555562ad140 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x55555627bf40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555655b220 .functor XOR 1, L_0x55555655b350, L_0x55555655b3f0, C4<0>, C4<0>;
L_0x55555655b290 .functor AND 1, L_0x55555655b350, L_0x55555655b3f0, C4<1>, C4<1>;
v0x55555627ee50_0 .net "c", 0 0, L_0x55555655b290;  1 drivers
v0x5555562d8c90_0 .net "s", 0 0, L_0x55555655b220;  1 drivers
v0x5555562d8d50_0 .net "x", 0 0, L_0x55555655b350;  1 drivers
v0x5555562da0c0_0 .net "y", 0 0, L_0x55555655b3f0;  1 drivers
S_0x5555562d5e70 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x55555627d930;
 .timescale -12 -12;
P_0x555555f906a0 .param/l "i" 0 16 14, +C4<01>;
S_0x5555562d72a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555562d5e70;
 .timescale -12 -12;
S_0x5555562d3050 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555562d72a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555655b490 .functor XOR 1, L_0x55555655ba20, L_0x55555655bac0, C4<0>, C4<0>;
L_0x55555655b500 .functor XOR 1, L_0x55555655b490, L_0x55555655bbf0, C4<0>, C4<0>;
L_0x55555655b5c0 .functor AND 1, L_0x55555655bac0, L_0x55555655bbf0, C4<1>, C4<1>;
L_0x55555655b6d0 .functor AND 1, L_0x55555655ba20, L_0x55555655bac0, C4<1>, C4<1>;
L_0x55555655b790 .functor OR 1, L_0x55555655b5c0, L_0x55555655b6d0, C4<0>, C4<0>;
L_0x55555655b8a0 .functor AND 1, L_0x55555655ba20, L_0x55555655bbf0, C4<1>, C4<1>;
L_0x55555655b910 .functor OR 1, L_0x55555655b790, L_0x55555655b8a0, C4<0>, C4<0>;
v0x5555562d4480_0 .net *"_ivl_0", 0 0, L_0x55555655b490;  1 drivers
v0x5555562d4580_0 .net *"_ivl_10", 0 0, L_0x55555655b8a0;  1 drivers
v0x5555562d0230_0 .net *"_ivl_4", 0 0, L_0x55555655b5c0;  1 drivers
v0x5555562d0300_0 .net *"_ivl_6", 0 0, L_0x55555655b6d0;  1 drivers
v0x5555562d1660_0 .net *"_ivl_8", 0 0, L_0x55555655b790;  1 drivers
v0x5555562cd410_0 .net "c_in", 0 0, L_0x55555655bbf0;  1 drivers
v0x5555562cd4d0_0 .net "c_out", 0 0, L_0x55555655b910;  1 drivers
v0x5555562ce840_0 .net "s", 0 0, L_0x55555655b500;  1 drivers
v0x5555562ce8e0_0 .net "x", 0 0, L_0x55555655ba20;  1 drivers
v0x5555562ca5f0_0 .net "y", 0 0, L_0x55555655bac0;  1 drivers
S_0x5555562cba20 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x55555627d930;
 .timescale -12 -12;
P_0x5555562afe30 .param/l "i" 0 16 14, +C4<010>;
S_0x5555562c77d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555562cba20;
 .timescale -12 -12;
S_0x5555562c8c00 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555562c77d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555655bd20 .functor XOR 1, L_0x55555655c260, L_0x55555655c3d0, C4<0>, C4<0>;
L_0x55555655bd90 .functor XOR 1, L_0x55555655bd20, L_0x55555655c500, C4<0>, C4<0>;
L_0x55555655be00 .functor AND 1, L_0x55555655c3d0, L_0x55555655c500, C4<1>, C4<1>;
L_0x55555655bf10 .functor AND 1, L_0x55555655c260, L_0x55555655c3d0, C4<1>, C4<1>;
L_0x55555655bfd0 .functor OR 1, L_0x55555655be00, L_0x55555655bf10, C4<0>, C4<0>;
L_0x55555655c0e0 .functor AND 1, L_0x55555655c260, L_0x55555655c500, C4<1>, C4<1>;
L_0x55555655c150 .functor OR 1, L_0x55555655bfd0, L_0x55555655c0e0, C4<0>, C4<0>;
v0x5555562c49b0_0 .net *"_ivl_0", 0 0, L_0x55555655bd20;  1 drivers
v0x5555562c4a90_0 .net *"_ivl_10", 0 0, L_0x55555655c0e0;  1 drivers
v0x5555562c5de0_0 .net *"_ivl_4", 0 0, L_0x55555655be00;  1 drivers
v0x5555562c5ed0_0 .net *"_ivl_6", 0 0, L_0x55555655bf10;  1 drivers
v0x5555562c1b90_0 .net *"_ivl_8", 0 0, L_0x55555655bfd0;  1 drivers
v0x5555562c2fc0_0 .net "c_in", 0 0, L_0x55555655c500;  1 drivers
v0x5555562c3080_0 .net "c_out", 0 0, L_0x55555655c150;  1 drivers
v0x5555562bed70_0 .net "s", 0 0, L_0x55555655bd90;  1 drivers
v0x5555562bee10_0 .net "x", 0 0, L_0x55555655c260;  1 drivers
v0x5555562c0250_0 .net "y", 0 0, L_0x55555655c3d0;  1 drivers
S_0x5555562bbf50 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x55555627d930;
 .timescale -12 -12;
P_0x555556167d50 .param/l "i" 0 16 14, +C4<011>;
S_0x5555562bd380 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555562bbf50;
 .timescale -12 -12;
S_0x5555562b9130 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555562bd380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555655c680 .functor XOR 1, L_0x55555655cb70, L_0x55555655cd30, C4<0>, C4<0>;
L_0x55555655c6f0 .functor XOR 1, L_0x55555655c680, L_0x55555655cf50, C4<0>, C4<0>;
L_0x55555655c760 .functor AND 1, L_0x55555655cd30, L_0x55555655cf50, C4<1>, C4<1>;
L_0x55555655c820 .functor AND 1, L_0x55555655cb70, L_0x55555655cd30, C4<1>, C4<1>;
L_0x55555655c8e0 .functor OR 1, L_0x55555655c760, L_0x55555655c820, C4<0>, C4<0>;
L_0x55555655c9f0 .functor AND 1, L_0x55555655cb70, L_0x55555655cf50, C4<1>, C4<1>;
L_0x55555655ca60 .functor OR 1, L_0x55555655c8e0, L_0x55555655c9f0, C4<0>, C4<0>;
v0x5555562ba560_0 .net *"_ivl_0", 0 0, L_0x55555655c680;  1 drivers
v0x5555562ba640_0 .net *"_ivl_10", 0 0, L_0x55555655c9f0;  1 drivers
v0x5555562b6310_0 .net *"_ivl_4", 0 0, L_0x55555655c760;  1 drivers
v0x5555562b6400_0 .net *"_ivl_6", 0 0, L_0x55555655c820;  1 drivers
v0x5555562b7740_0 .net *"_ivl_8", 0 0, L_0x55555655c8e0;  1 drivers
v0x5555562b34f0_0 .net "c_in", 0 0, L_0x55555655cf50;  1 drivers
v0x5555562b35b0_0 .net "c_out", 0 0, L_0x55555655ca60;  1 drivers
v0x5555562b4920_0 .net "s", 0 0, L_0x55555655c6f0;  1 drivers
v0x5555562b49c0_0 .net "x", 0 0, L_0x55555655cb70;  1 drivers
v0x5555562b06d0_0 .net "y", 0 0, L_0x55555655cd30;  1 drivers
S_0x5555562b1b00 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x55555627d930;
 .timescale -12 -12;
P_0x555555fbdf60 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555562ad8b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555562b1b00;
 .timescale -12 -12;
S_0x5555562aece0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555562ad8b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555655d080 .functor XOR 1, L_0x55555655d470, L_0x55555655d610, C4<0>, C4<0>;
L_0x55555655d0f0 .functor XOR 1, L_0x55555655d080, L_0x55555655d740, C4<0>, C4<0>;
L_0x55555655d160 .functor AND 1, L_0x55555655d610, L_0x55555655d740, C4<1>, C4<1>;
L_0x55555655d1d0 .functor AND 1, L_0x55555655d470, L_0x55555655d610, C4<1>, C4<1>;
L_0x55555655d240 .functor OR 1, L_0x55555655d160, L_0x55555655d1d0, C4<0>, C4<0>;
L_0x55555655d2b0 .functor AND 1, L_0x55555655d470, L_0x55555655d740, C4<1>, C4<1>;
L_0x55555655d360 .functor OR 1, L_0x55555655d240, L_0x55555655d2b0, C4<0>, C4<0>;
v0x55555624e220_0 .net *"_ivl_0", 0 0, L_0x55555655d080;  1 drivers
v0x55555624e320_0 .net *"_ivl_10", 0 0, L_0x55555655d2b0;  1 drivers
v0x55555625fd60_0 .net *"_ivl_4", 0 0, L_0x55555655d160;  1 drivers
v0x55555625fe00_0 .net *"_ivl_6", 0 0, L_0x55555655d1d0;  1 drivers
v0x555556261190_0 .net *"_ivl_8", 0 0, L_0x55555655d240;  1 drivers
v0x55555625cf40_0 .net "c_in", 0 0, L_0x55555655d740;  1 drivers
v0x55555625d000_0 .net "c_out", 0 0, L_0x55555655d360;  1 drivers
v0x55555625e370_0 .net "s", 0 0, L_0x55555655d0f0;  1 drivers
v0x55555625e410_0 .net "x", 0 0, L_0x55555655d470;  1 drivers
v0x55555625a120_0 .net "y", 0 0, L_0x55555655d610;  1 drivers
S_0x55555625b550 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x55555627d930;
 .timescale -12 -12;
P_0x555555e77330 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556257300 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555625b550;
 .timescale -12 -12;
S_0x555556258730 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556257300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555655d5a0 .functor XOR 1, L_0x55555655dd20, L_0x55555655de50, C4<0>, C4<0>;
L_0x55555655d900 .functor XOR 1, L_0x55555655d5a0, L_0x55555655e010, C4<0>, C4<0>;
L_0x55555655d970 .functor AND 1, L_0x55555655de50, L_0x55555655e010, C4<1>, C4<1>;
L_0x55555655d9e0 .functor AND 1, L_0x55555655dd20, L_0x55555655de50, C4<1>, C4<1>;
L_0x55555655da50 .functor OR 1, L_0x55555655d970, L_0x55555655d9e0, C4<0>, C4<0>;
L_0x55555655db60 .functor AND 1, L_0x55555655dd20, L_0x55555655e010, C4<1>, C4<1>;
L_0x55555655dc10 .functor OR 1, L_0x55555655da50, L_0x55555655db60, C4<0>, C4<0>;
v0x5555562544e0_0 .net *"_ivl_0", 0 0, L_0x55555655d5a0;  1 drivers
v0x5555562545e0_0 .net *"_ivl_10", 0 0, L_0x55555655db60;  1 drivers
v0x555556255910_0 .net *"_ivl_4", 0 0, L_0x55555655d970;  1 drivers
v0x5555562559e0_0 .net *"_ivl_6", 0 0, L_0x55555655d9e0;  1 drivers
v0x5555562516c0_0 .net *"_ivl_8", 0 0, L_0x55555655da50;  1 drivers
v0x555556252af0_0 .net "c_in", 0 0, L_0x55555655e010;  1 drivers
v0x555556252bb0_0 .net "c_out", 0 0, L_0x55555655dc10;  1 drivers
v0x55555624e8a0_0 .net "s", 0 0, L_0x55555655d900;  1 drivers
v0x55555624e940_0 .net "x", 0 0, L_0x55555655dd20;  1 drivers
v0x55555624fd80_0 .net "y", 0 0, L_0x55555655de50;  1 drivers
S_0x555556263d90 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x55555627d930;
 .timescale -12 -12;
P_0x55555606ccd0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555556275920 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556263d90;
 .timescale -12 -12;
S_0x555556276d50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556275920;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555655e140 .functor XOR 1, L_0x55555655e620, L_0x55555655e7f0, C4<0>, C4<0>;
L_0x55555655e1b0 .functor XOR 1, L_0x55555655e140, L_0x55555655e890, C4<0>, C4<0>;
L_0x55555655e220 .functor AND 1, L_0x55555655e7f0, L_0x55555655e890, C4<1>, C4<1>;
L_0x55555655e290 .functor AND 1, L_0x55555655e620, L_0x55555655e7f0, C4<1>, C4<1>;
L_0x55555655e350 .functor OR 1, L_0x55555655e220, L_0x55555655e290, C4<0>, C4<0>;
L_0x55555655e460 .functor AND 1, L_0x55555655e620, L_0x55555655e890, C4<1>, C4<1>;
L_0x55555655e510 .functor OR 1, L_0x55555655e350, L_0x55555655e460, C4<0>, C4<0>;
v0x555556272b00_0 .net *"_ivl_0", 0 0, L_0x55555655e140;  1 drivers
v0x555556272c00_0 .net *"_ivl_10", 0 0, L_0x55555655e460;  1 drivers
v0x555556273f30_0 .net *"_ivl_4", 0 0, L_0x55555655e220;  1 drivers
v0x555556274000_0 .net *"_ivl_6", 0 0, L_0x55555655e290;  1 drivers
v0x55555626fce0_0 .net *"_ivl_8", 0 0, L_0x55555655e350;  1 drivers
v0x555556271110_0 .net "c_in", 0 0, L_0x55555655e890;  1 drivers
v0x5555562711d0_0 .net "c_out", 0 0, L_0x55555655e510;  1 drivers
v0x55555626cec0_0 .net "s", 0 0, L_0x55555655e1b0;  1 drivers
v0x55555626cf60_0 .net "x", 0 0, L_0x55555655e620;  1 drivers
v0x55555626e3a0_0 .net "y", 0 0, L_0x55555655e7f0;  1 drivers
S_0x55555626a0a0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x55555627d930;
 .timescale -12 -12;
P_0x55555624e9e0 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555626b4d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555626a0a0;
 .timescale -12 -12;
S_0x555556267280 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555626b4d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555655ea70 .functor XOR 1, L_0x55555655e750, L_0x55555655f0f0, C4<0>, C4<0>;
L_0x55555655eae0 .functor XOR 1, L_0x55555655ea70, L_0x55555655e9c0, C4<0>, C4<0>;
L_0x55555655eb50 .functor AND 1, L_0x55555655f0f0, L_0x55555655e9c0, C4<1>, C4<1>;
L_0x55555655ebc0 .functor AND 1, L_0x55555655e750, L_0x55555655f0f0, C4<1>, C4<1>;
L_0x55555655ec80 .functor OR 1, L_0x55555655eb50, L_0x55555655ebc0, C4<0>, C4<0>;
L_0x55555655ed90 .functor AND 1, L_0x55555655e750, L_0x55555655e9c0, C4<1>, C4<1>;
L_0x55555655ee40 .functor OR 1, L_0x55555655ec80, L_0x55555655ed90, C4<0>, C4<0>;
v0x5555562686b0_0 .net *"_ivl_0", 0 0, L_0x55555655ea70;  1 drivers
v0x555556268790_0 .net *"_ivl_10", 0 0, L_0x55555655ed90;  1 drivers
v0x555556264460_0 .net *"_ivl_4", 0 0, L_0x55555655eb50;  1 drivers
v0x555556264550_0 .net *"_ivl_6", 0 0, L_0x55555655ebc0;  1 drivers
v0x555556265890_0 .net *"_ivl_8", 0 0, L_0x55555655ec80;  1 drivers
v0x5555562345f0_0 .net "c_in", 0 0, L_0x55555655e9c0;  1 drivers
v0x5555562346b0_0 .net "c_out", 0 0, L_0x55555655ee40;  1 drivers
v0x555556249040_0 .net "s", 0 0, L_0x55555655eae0;  1 drivers
v0x555556249100_0 .net "x", 0 0, L_0x55555655e750;  1 drivers
v0x55555624a520_0 .net "y", 0 0, L_0x55555655f0f0;  1 drivers
S_0x555556246220 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x55555627d930;
 .timescale -12 -12;
P_0x5555562c3440 .param/l "i" 0 16 14, +C4<01000>;
S_0x555556243400 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556246220;
 .timescale -12 -12;
S_0x555556244830 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556243400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555655f360 .functor XOR 1, L_0x55555655f840, L_0x55555655f2a0, C4<0>, C4<0>;
L_0x55555655f3d0 .functor XOR 1, L_0x55555655f360, L_0x55555655fad0, C4<0>, C4<0>;
L_0x55555655f440 .functor AND 1, L_0x55555655f2a0, L_0x55555655fad0, C4<1>, C4<1>;
L_0x55555655f4b0 .functor AND 1, L_0x55555655f840, L_0x55555655f2a0, C4<1>, C4<1>;
L_0x55555655f570 .functor OR 1, L_0x55555655f440, L_0x55555655f4b0, C4<0>, C4<0>;
L_0x55555655f680 .functor AND 1, L_0x55555655f840, L_0x55555655fad0, C4<1>, C4<1>;
L_0x55555655f730 .functor OR 1, L_0x55555655f570, L_0x55555655f680, C4<0>, C4<0>;
v0x5555562405e0_0 .net *"_ivl_0", 0 0, L_0x55555655f360;  1 drivers
v0x5555562406c0_0 .net *"_ivl_10", 0 0, L_0x55555655f680;  1 drivers
v0x555556241a10_0 .net *"_ivl_4", 0 0, L_0x55555655f440;  1 drivers
v0x555556241b00_0 .net *"_ivl_6", 0 0, L_0x55555655f4b0;  1 drivers
v0x55555623d7c0_0 .net *"_ivl_8", 0 0, L_0x55555655f570;  1 drivers
v0x55555623ebf0_0 .net "c_in", 0 0, L_0x55555655fad0;  1 drivers
v0x55555623ecb0_0 .net "c_out", 0 0, L_0x55555655f730;  1 drivers
v0x55555623a9a0_0 .net "s", 0 0, L_0x55555655f3d0;  1 drivers
v0x55555623aa40_0 .net "x", 0 0, L_0x55555655f840;  1 drivers
v0x55555623be80_0 .net "y", 0 0, L_0x55555655f2a0;  1 drivers
S_0x555556236190 .scope module, "adder_E_re" "N_bit_adder" 15 67, 16 1 0, S_0x55555632acc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555562b4d80 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x5555561b94a0_0 .net "answer", 8 0, L_0x555556565040;  alias, 1 drivers
v0x5555561b95a0_0 .net "carry", 8 0, L_0x5555565656a0;  1 drivers
v0x5555561b5250_0 .net "carry_out", 0 0, L_0x5555565653e0;  1 drivers
v0x5555561b52f0_0 .net "input1", 8 0, L_0x555556565ba0;  1 drivers
v0x5555561b6680_0 .net "input2", 8 0, L_0x555556565dc0;  1 drivers
L_0x5555565608d0 .part L_0x555556565ba0, 0, 1;
L_0x555556560970 .part L_0x555556565dc0, 0, 1;
L_0x555556560fa0 .part L_0x555556565ba0, 1, 1;
L_0x5555565610d0 .part L_0x555556565dc0, 1, 1;
L_0x555556561200 .part L_0x5555565656a0, 0, 1;
L_0x5555565618b0 .part L_0x555556565ba0, 2, 1;
L_0x555556561a20 .part L_0x555556565dc0, 2, 1;
L_0x555556561b50 .part L_0x5555565656a0, 1, 1;
L_0x5555565621c0 .part L_0x555556565ba0, 3, 1;
L_0x555556562380 .part L_0x555556565dc0, 3, 1;
L_0x5555565625a0 .part L_0x5555565656a0, 2, 1;
L_0x555556562ac0 .part L_0x555556565ba0, 4, 1;
L_0x555556562c60 .part L_0x555556565dc0, 4, 1;
L_0x555556562d90 .part L_0x5555565656a0, 3, 1;
L_0x5555565633f0 .part L_0x555556565ba0, 5, 1;
L_0x555556563520 .part L_0x555556565dc0, 5, 1;
L_0x5555565636e0 .part L_0x5555565656a0, 4, 1;
L_0x555556563cf0 .part L_0x555556565ba0, 6, 1;
L_0x555556563ec0 .part L_0x555556565dc0, 6, 1;
L_0x555556563f60 .part L_0x5555565656a0, 5, 1;
L_0x555556563e20 .part L_0x555556565ba0, 7, 1;
L_0x5555565647c0 .part L_0x555556565dc0, 7, 1;
L_0x555556564090 .part L_0x5555565656a0, 6, 1;
L_0x555556564f10 .part L_0x555556565ba0, 8, 1;
L_0x555556564970 .part L_0x555556565dc0, 8, 1;
L_0x5555565651a0 .part L_0x5555565656a0, 7, 1;
LS_0x555556565040_0_0 .concat8 [ 1 1 1 1], L_0x555556560570, L_0x555556560a80, L_0x5555565613a0, L_0x555556561d40;
LS_0x555556565040_0_4 .concat8 [ 1 1 1 1], L_0x555556562740, L_0x555556562fd0, L_0x555556563880, L_0x5555565641b0;
LS_0x555556565040_0_8 .concat8 [ 1 0 0 0], L_0x555556564aa0;
L_0x555556565040 .concat8 [ 4 4 1 0], LS_0x555556565040_0_0, LS_0x555556565040_0_4, LS_0x555556565040_0_8;
LS_0x5555565656a0_0_0 .concat8 [ 1 1 1 1], L_0x5555565607c0, L_0x555556560e90, L_0x5555565617a0, L_0x5555565620b0;
LS_0x5555565656a0_0_4 .concat8 [ 1 1 1 1], L_0x5555565629b0, L_0x5555565632e0, L_0x555556563be0, L_0x555556564510;
LS_0x5555565656a0_0_8 .concat8 [ 1 0 0 0], L_0x555556564e00;
L_0x5555565656a0 .concat8 [ 4 4 1 0], LS_0x5555565656a0_0_0, LS_0x5555565656a0_0_4, LS_0x5555565656a0_0_8;
L_0x5555565653e0 .part L_0x5555565656a0, 8, 1;
S_0x55555635f0b0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555556236190;
 .timescale -12 -12;
P_0x5555562615f0 .param/l "i" 0 16 14, +C4<00>;
S_0x5555563739c0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x55555635f0b0;
 .timescale -12 -12;
S_0x555556374df0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555563739c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556560570 .functor XOR 1, L_0x5555565608d0, L_0x555556560970, C4<0>, C4<0>;
L_0x5555565607c0 .functor AND 1, L_0x5555565608d0, L_0x555556560970, C4<1>, C4<1>;
v0x555556378090_0 .net "c", 0 0, L_0x5555565607c0;  1 drivers
v0x555556370ba0_0 .net "s", 0 0, L_0x555556560570;  1 drivers
v0x555556370c60_0 .net "x", 0 0, L_0x5555565608d0;  1 drivers
v0x555556371fd0_0 .net "y", 0 0, L_0x555556560970;  1 drivers
S_0x55555636dd80 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555556236190;
 .timescale -12 -12;
P_0x555556250130 .param/l "i" 0 16 14, +C4<01>;
S_0x55555636f1b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555636dd80;
 .timescale -12 -12;
S_0x55555636af60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555636f1b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556560a10 .functor XOR 1, L_0x555556560fa0, L_0x5555565610d0, C4<0>, C4<0>;
L_0x555556560a80 .functor XOR 1, L_0x555556560a10, L_0x555556561200, C4<0>, C4<0>;
L_0x555556560b40 .functor AND 1, L_0x5555565610d0, L_0x555556561200, C4<1>, C4<1>;
L_0x555556560c50 .functor AND 1, L_0x555556560fa0, L_0x5555565610d0, C4<1>, C4<1>;
L_0x555556560d10 .functor OR 1, L_0x555556560b40, L_0x555556560c50, C4<0>, C4<0>;
L_0x555556560e20 .functor AND 1, L_0x555556560fa0, L_0x555556561200, C4<1>, C4<1>;
L_0x555556560e90 .functor OR 1, L_0x555556560d10, L_0x555556560e20, C4<0>, C4<0>;
v0x55555636c390_0 .net *"_ivl_0", 0 0, L_0x555556560a10;  1 drivers
v0x55555636c450_0 .net *"_ivl_10", 0 0, L_0x555556560e20;  1 drivers
v0x555556368140_0 .net *"_ivl_4", 0 0, L_0x555556560b40;  1 drivers
v0x555556368230_0 .net *"_ivl_6", 0 0, L_0x555556560c50;  1 drivers
v0x555556369570_0 .net *"_ivl_8", 0 0, L_0x555556560d10;  1 drivers
v0x555556365320_0 .net "c_in", 0 0, L_0x555556561200;  1 drivers
v0x5555563653e0_0 .net "c_out", 0 0, L_0x555556560e90;  1 drivers
v0x555556366750_0 .net "s", 0 0, L_0x555556560a80;  1 drivers
v0x5555563667f0_0 .net "x", 0 0, L_0x555556560fa0;  1 drivers
v0x555556362500_0 .net "y", 0 0, L_0x5555565610d0;  1 drivers
S_0x555556363930 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555556236190;
 .timescale -12 -12;
P_0x55555626e750 .param/l "i" 0 16 14, +C4<010>;
S_0x55555635f730 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556363930;
 .timescale -12 -12;
S_0x555556360b10 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555635f730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556561330 .functor XOR 1, L_0x5555565618b0, L_0x555556561a20, C4<0>, C4<0>;
L_0x5555565613a0 .functor XOR 1, L_0x555556561330, L_0x555556561b50, C4<0>, C4<0>;
L_0x555556561410 .functor AND 1, L_0x555556561a20, L_0x555556561b50, C4<1>, C4<1>;
L_0x555556561520 .functor AND 1, L_0x5555565618b0, L_0x555556561a20, C4<1>, C4<1>;
L_0x5555565615e0 .functor OR 1, L_0x555556561410, L_0x555556561520, C4<0>, C4<0>;
L_0x5555565616f0 .functor AND 1, L_0x5555565618b0, L_0x555556561b50, C4<1>, C4<1>;
L_0x5555565617a0 .functor OR 1, L_0x5555565615e0, L_0x5555565616f0, C4<0>, C4<0>;
v0x555556346070_0 .net *"_ivl_0", 0 0, L_0x555556561330;  1 drivers
v0x555556346130_0 .net *"_ivl_10", 0 0, L_0x5555565616f0;  1 drivers
v0x55555635a980_0 .net *"_ivl_4", 0 0, L_0x555556561410;  1 drivers
v0x55555635aa70_0 .net *"_ivl_6", 0 0, L_0x555556561520;  1 drivers
v0x55555635bdb0_0 .net *"_ivl_8", 0 0, L_0x5555565615e0;  1 drivers
v0x555556357b60_0 .net "c_in", 0 0, L_0x555556561b50;  1 drivers
v0x555556357c20_0 .net "c_out", 0 0, L_0x5555565617a0;  1 drivers
v0x555556358f90_0 .net "s", 0 0, L_0x5555565613a0;  1 drivers
v0x555556359030_0 .net "x", 0 0, L_0x5555565618b0;  1 drivers
v0x555556354df0_0 .net "y", 0 0, L_0x555556561a20;  1 drivers
S_0x555556356170 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555556236190;
 .timescale -12 -12;
P_0x55555624a8d0 .param/l "i" 0 16 14, +C4<011>;
S_0x555556351f20 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556356170;
 .timescale -12 -12;
S_0x555556353350 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556351f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556561cd0 .functor XOR 1, L_0x5555565621c0, L_0x555556562380, C4<0>, C4<0>;
L_0x555556561d40 .functor XOR 1, L_0x555556561cd0, L_0x5555565625a0, C4<0>, C4<0>;
L_0x555556561db0 .functor AND 1, L_0x555556562380, L_0x5555565625a0, C4<1>, C4<1>;
L_0x555556561e70 .functor AND 1, L_0x5555565621c0, L_0x555556562380, C4<1>, C4<1>;
L_0x555556561f30 .functor OR 1, L_0x555556561db0, L_0x555556561e70, C4<0>, C4<0>;
L_0x555556562040 .functor AND 1, L_0x5555565621c0, L_0x5555565625a0, C4<1>, C4<1>;
L_0x5555565620b0 .functor OR 1, L_0x555556561f30, L_0x555556562040, C4<0>, C4<0>;
v0x55555634f100_0 .net *"_ivl_0", 0 0, L_0x555556561cd0;  1 drivers
v0x55555634f1e0_0 .net *"_ivl_10", 0 0, L_0x555556562040;  1 drivers
v0x555556350530_0 .net *"_ivl_4", 0 0, L_0x555556561db0;  1 drivers
v0x555556350620_0 .net *"_ivl_6", 0 0, L_0x555556561e70;  1 drivers
v0x55555634c2e0_0 .net *"_ivl_8", 0 0, L_0x555556561f30;  1 drivers
v0x55555634d710_0 .net "c_in", 0 0, L_0x5555565625a0;  1 drivers
v0x55555634d7d0_0 .net "c_out", 0 0, L_0x5555565620b0;  1 drivers
v0x5555563494c0_0 .net "s", 0 0, L_0x555556561d40;  1 drivers
v0x555556349560_0 .net "x", 0 0, L_0x5555565621c0;  1 drivers
v0x55555634a9a0_0 .net "y", 0 0, L_0x555556562380;  1 drivers
S_0x5555563466f0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555556236190;
 .timescale -12 -12;
P_0x5555562365f0 .param/l "i" 0 16 14, +C4<0100>;
S_0x555556347ad0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563466f0;
 .timescale -12 -12;
S_0x555556313df0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556347ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565626d0 .functor XOR 1, L_0x555556562ac0, L_0x555556562c60, C4<0>, C4<0>;
L_0x555556562740 .functor XOR 1, L_0x5555565626d0, L_0x555556562d90, C4<0>, C4<0>;
L_0x5555565627b0 .functor AND 1, L_0x555556562c60, L_0x555556562d90, C4<1>, C4<1>;
L_0x555556562820 .functor AND 1, L_0x555556562ac0, L_0x555556562c60, C4<1>, C4<1>;
L_0x555556562890 .functor OR 1, L_0x5555565627b0, L_0x555556562820, C4<0>, C4<0>;
L_0x555556562900 .functor AND 1, L_0x555556562ac0, L_0x555556562d90, C4<1>, C4<1>;
L_0x5555565629b0 .functor OR 1, L_0x555556562890, L_0x555556562900, C4<0>, C4<0>;
v0x555556328840_0 .net *"_ivl_0", 0 0, L_0x5555565626d0;  1 drivers
v0x555556328900_0 .net *"_ivl_10", 0 0, L_0x555556562900;  1 drivers
v0x555556329c70_0 .net *"_ivl_4", 0 0, L_0x5555565627b0;  1 drivers
v0x555556329d30_0 .net *"_ivl_6", 0 0, L_0x555556562820;  1 drivers
v0x555556325a20_0 .net *"_ivl_8", 0 0, L_0x555556562890;  1 drivers
v0x555556326e50_0 .net "c_in", 0 0, L_0x555556562d90;  1 drivers
v0x555556326f10_0 .net "c_out", 0 0, L_0x5555565629b0;  1 drivers
v0x555556322c00_0 .net "s", 0 0, L_0x555556562740;  1 drivers
v0x555556322ca0_0 .net "x", 0 0, L_0x555556562ac0;  1 drivers
v0x5555563240e0_0 .net "y", 0 0, L_0x555556562c60;  1 drivers
S_0x55555631fde0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555556236190;
 .timescale -12 -12;
P_0x55555636c7f0 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556321210 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555631fde0;
 .timescale -12 -12;
S_0x55555631cfc0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556321210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556562bf0 .functor XOR 1, L_0x5555565633f0, L_0x555556563520, C4<0>, C4<0>;
L_0x555556562fd0 .functor XOR 1, L_0x555556562bf0, L_0x5555565636e0, C4<0>, C4<0>;
L_0x555556563040 .functor AND 1, L_0x555556563520, L_0x5555565636e0, C4<1>, C4<1>;
L_0x5555565630b0 .functor AND 1, L_0x5555565633f0, L_0x555556563520, C4<1>, C4<1>;
L_0x555556563120 .functor OR 1, L_0x555556563040, L_0x5555565630b0, C4<0>, C4<0>;
L_0x555556563230 .functor AND 1, L_0x5555565633f0, L_0x5555565636e0, C4<1>, C4<1>;
L_0x5555565632e0 .functor OR 1, L_0x555556563120, L_0x555556563230, C4<0>, C4<0>;
v0x55555631e3f0_0 .net *"_ivl_0", 0 0, L_0x555556562bf0;  1 drivers
v0x55555631e4d0_0 .net *"_ivl_10", 0 0, L_0x555556563230;  1 drivers
v0x55555631a1a0_0 .net *"_ivl_4", 0 0, L_0x555556563040;  1 drivers
v0x55555631a260_0 .net *"_ivl_6", 0 0, L_0x5555565630b0;  1 drivers
v0x55555631b5d0_0 .net *"_ivl_8", 0 0, L_0x555556563120;  1 drivers
v0x555556317380_0 .net "c_in", 0 0, L_0x5555565636e0;  1 drivers
v0x555556317440_0 .net "c_out", 0 0, L_0x5555565632e0;  1 drivers
v0x5555563187b0_0 .net "s", 0 0, L_0x555556562fd0;  1 drivers
v0x555556318850_0 .net "x", 0 0, L_0x5555565633f0;  1 drivers
v0x555556314610_0 .net "y", 0 0, L_0x555556563520;  1 drivers
S_0x555556315990 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555556236190;
 .timescale -12 -12;
P_0x55555635c210 .param/l "i" 0 16 14, +C4<0110>;
S_0x55555632cfd0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556315990;
 .timescale -12 -12;
S_0x5555563418e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555632cfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556563810 .functor XOR 1, L_0x555556563cf0, L_0x555556563ec0, C4<0>, C4<0>;
L_0x555556563880 .functor XOR 1, L_0x555556563810, L_0x555556563f60, C4<0>, C4<0>;
L_0x5555565638f0 .functor AND 1, L_0x555556563ec0, L_0x555556563f60, C4<1>, C4<1>;
L_0x555556563960 .functor AND 1, L_0x555556563cf0, L_0x555556563ec0, C4<1>, C4<1>;
L_0x555556563a20 .functor OR 1, L_0x5555565638f0, L_0x555556563960, C4<0>, C4<0>;
L_0x555556563b30 .functor AND 1, L_0x555556563cf0, L_0x555556563f60, C4<1>, C4<1>;
L_0x555556563be0 .functor OR 1, L_0x555556563a20, L_0x555556563b30, C4<0>, C4<0>;
v0x555556342d10_0 .net *"_ivl_0", 0 0, L_0x555556563810;  1 drivers
v0x555556342df0_0 .net *"_ivl_10", 0 0, L_0x555556563b30;  1 drivers
v0x55555633eac0_0 .net *"_ivl_4", 0 0, L_0x5555565638f0;  1 drivers
v0x55555633ebb0_0 .net *"_ivl_6", 0 0, L_0x555556563960;  1 drivers
v0x55555633fef0_0 .net *"_ivl_8", 0 0, L_0x555556563a20;  1 drivers
v0x55555633bca0_0 .net "c_in", 0 0, L_0x555556563f60;  1 drivers
v0x55555633bd60_0 .net "c_out", 0 0, L_0x555556563be0;  1 drivers
v0x55555633d0d0_0 .net "s", 0 0, L_0x555556563880;  1 drivers
v0x55555633d190_0 .net "x", 0 0, L_0x555556563cf0;  1 drivers
v0x555556338f30_0 .net "y", 0 0, L_0x555556563ec0;  1 drivers
S_0x55555633a2b0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555556236190;
 .timescale -12 -12;
P_0x55555634db90 .param/l "i" 0 16 14, +C4<0111>;
S_0x555556336060 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555633a2b0;
 .timescale -12 -12;
S_0x555556337490 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556336060;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556564140 .functor XOR 1, L_0x555556563e20, L_0x5555565647c0, C4<0>, C4<0>;
L_0x5555565641b0 .functor XOR 1, L_0x555556564140, L_0x555556564090, C4<0>, C4<0>;
L_0x555556564220 .functor AND 1, L_0x5555565647c0, L_0x555556564090, C4<1>, C4<1>;
L_0x555556564290 .functor AND 1, L_0x555556563e20, L_0x5555565647c0, C4<1>, C4<1>;
L_0x555556564350 .functor OR 1, L_0x555556564220, L_0x555556564290, C4<0>, C4<0>;
L_0x555556564460 .functor AND 1, L_0x555556563e20, L_0x555556564090, C4<1>, C4<1>;
L_0x555556564510 .functor OR 1, L_0x555556564350, L_0x555556564460, C4<0>, C4<0>;
v0x555556333240_0 .net *"_ivl_0", 0 0, L_0x555556564140;  1 drivers
v0x555556333340_0 .net *"_ivl_10", 0 0, L_0x555556564460;  1 drivers
v0x555556334670_0 .net *"_ivl_4", 0 0, L_0x555556564220;  1 drivers
v0x555556334730_0 .net *"_ivl_6", 0 0, L_0x555556564290;  1 drivers
v0x555556330420_0 .net *"_ivl_8", 0 0, L_0x555556564350;  1 drivers
v0x555556331850_0 .net "c_in", 0 0, L_0x555556564090;  1 drivers
v0x555556331910_0 .net "c_out", 0 0, L_0x555556564510;  1 drivers
v0x55555632d650_0 .net "s", 0 0, L_0x5555565641b0;  1 drivers
v0x55555632d6f0_0 .net "x", 0 0, L_0x555556563e20;  1 drivers
v0x55555632eae0_0 .net "y", 0 0, L_0x5555565647c0;  1 drivers
S_0x555556197da0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555556236190;
 .timescale -12 -12;
P_0x555556239410 .param/l "i" 0 16 14, +C4<01000>;
S_0x5555561c4d20 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556197da0;
 .timescale -12 -12;
S_0x5555561c0ad0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561c4d20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556564a30 .functor XOR 1, L_0x555556564f10, L_0x555556564970, C4<0>, C4<0>;
L_0x555556564aa0 .functor XOR 1, L_0x555556564a30, L_0x5555565651a0, C4<0>, C4<0>;
L_0x555556564b10 .functor AND 1, L_0x555556564970, L_0x5555565651a0, C4<1>, C4<1>;
L_0x555556564b80 .functor AND 1, L_0x555556564f10, L_0x555556564970, C4<1>, C4<1>;
L_0x555556564c40 .functor OR 1, L_0x555556564b10, L_0x555556564b80, C4<0>, C4<0>;
L_0x555556564d50 .functor AND 1, L_0x555556564f10, L_0x5555565651a0, C4<1>, C4<1>;
L_0x555556564e00 .functor OR 1, L_0x555556564c40, L_0x555556564d50, C4<0>, C4<0>;
v0x5555561c1f00_0 .net *"_ivl_0", 0 0, L_0x555556564a30;  1 drivers
v0x5555561c1fe0_0 .net *"_ivl_10", 0 0, L_0x555556564d50;  1 drivers
v0x5555561bdcb0_0 .net *"_ivl_4", 0 0, L_0x555556564b10;  1 drivers
v0x5555561bdda0_0 .net *"_ivl_6", 0 0, L_0x555556564b80;  1 drivers
v0x5555561bf0e0_0 .net *"_ivl_8", 0 0, L_0x555556564c40;  1 drivers
v0x5555561bae90_0 .net "c_in", 0 0, L_0x5555565651a0;  1 drivers
v0x5555561baf50_0 .net "c_out", 0 0, L_0x555556564e00;  1 drivers
v0x5555561bc2c0_0 .net "s", 0 0, L_0x555556564aa0;  1 drivers
v0x5555561bc380_0 .net "x", 0 0, L_0x555556564f10;  1 drivers
v0x5555561b8120_0 .net "y", 0 0, L_0x555556564970;  1 drivers
S_0x5555561b2430 .scope module, "neg_b_im" "pos_2_neg" 15 82, 16 39 0, S_0x55555632acc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555556343170 .param/l "N" 0 16 40, +C4<00000000000000000000000000001000>;
L_0x555556566060 .functor NOT 8, L_0x555556566730, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555561b38f0_0 .net *"_ivl_0", 7 0, L_0x555556566060;  1 drivers
L_0x7f1be06cbde0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555561af610_0 .net/2u *"_ivl_2", 7 0, L_0x7f1be06cbde0;  1 drivers
v0x5555561af6f0_0 .net "neg", 7 0, L_0x5555565661f0;  alias, 1 drivers
v0x5555561b0a40_0 .net "pos", 7 0, L_0x555556566730;  alias, 1 drivers
L_0x5555565661f0 .arith/sum 8, L_0x555556566060, L_0x7f1be06cbde0;
S_0x5555561ac7f0 .scope module, "neg_b_re" "pos_2_neg" 15 75, 16 39 0, S_0x55555632acc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x55555633d530 .param/l "N" 0 16 40, +C4<00000000000000000000000000001000>;
L_0x555556565f50 .functor NOT 8, L_0x555556566630, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555561adc20_0 .net *"_ivl_0", 7 0, L_0x555556565f50;  1 drivers
L_0x7f1be06cbd98 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555561adce0_0 .net/2u *"_ivl_2", 7 0, L_0x7f1be06cbd98;  1 drivers
v0x5555561a99d0_0 .net "neg", 7 0, L_0x555556565fc0;  alias, 1 drivers
v0x5555561a9ac0_0 .net "pos", 7 0, L_0x555556566630;  alias, 1 drivers
L_0x555556565fc0 .arith/sum 8, L_0x555556565f50, L_0x7f1be06cbd98;
S_0x5555561aae00 .scope module, "twid_mult" "twiddle_mult" 15 26, 17 1 0, S_0x55555632acc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
L_0x555556527010 .functor NOT 9, L_0x555556526f20, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x555556530ab0 .functor NOT 8, L_0x555556530a10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555556550570 .functor BUFZ 1, v0x555556256c90_0, C4<0>, C4<0>, C4<0>;
L_0x555556550680 .functor BUFZ 8, L_0x55555652b3e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555556550740 .functor BUFZ 8, L_0x555556530070, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555562a82b0_0 .net *"_ivl_1", 0 0, L_0x555556526c50;  1 drivers
L_0x7f1be06cbd08 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x5555562a8390_0 .net/2u *"_ivl_10", 8 0, L_0x7f1be06cbd08;  1 drivers
v0x5555562a8470_0 .net *"_ivl_21", 7 0, L_0x555556530a10;  1 drivers
v0x5555562db050_0 .net *"_ivl_22", 7 0, L_0x555556530ab0;  1 drivers
L_0x7f1be06cbd50 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555562db130_0 .net/2u *"_ivl_24", 7 0, L_0x7f1be06cbd50;  1 drivers
v0x5555562db210_0 .net *"_ivl_5", 0 0, L_0x555556526e30;  1 drivers
v0x5555561c5cb0_0 .net *"_ivl_6", 8 0, L_0x555556526f20;  1 drivers
v0x5555561c5d90_0 .net *"_ivl_8", 8 0, L_0x555556527010;  1 drivers
v0x5555561c5e70_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x555556160260_0 .net "data_valid", 0 0, L_0x555556550570;  alias, 1 drivers
v0x555556160320_0 .net "i_c", 7 0, L_0x5555565667d0;  alias, 1 drivers
v0x5555561603e0_0 .net "i_c_minus_s", 8 0, L_0x555556566a10;  alias, 1 drivers
v0x555556192f70_0 .net "i_c_plus_s", 8 0, L_0x5555565668e0;  alias, 1 drivers
v0x555556193010_0 .net "i_x", 7 0, L_0x555556550800;  1 drivers
v0x5555561930e0_0 .net "i_y", 7 0, L_0x555556550930;  1 drivers
v0x5555561931b0_0 .net "o_Im_out", 7 0, L_0x555556550740;  alias, 1 drivers
v0x55555607dc80_0 .net "o_Re_out", 7 0, L_0x555556550680;  alias, 1 drivers
v0x55555607de50_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x5555560182b0_0 .net "w_add_answer", 8 0, L_0x555556526190;  1 drivers
v0x555556018370_0 .net "w_i_out", 7 0, L_0x555556530070;  1 drivers
v0x55555604af40_0 .net "w_mult_dv", 0 0, v0x555556256c90_0;  1 drivers
v0x55555604b010_0 .net "w_mult_i", 16 0, v0x555556085880_0;  1 drivers
v0x55555604b0e0_0 .net "w_mult_r", 16 0, v0x555555f827a0_0;  1 drivers
v0x555555f31480_0 .net "w_mult_z", 16 0, v0x555555fc6c40_0;  1 drivers
v0x555555f31550_0 .net "w_r_out", 7 0, L_0x55555652b3e0;  1 drivers
L_0x555556526c50 .part L_0x555556550800, 7, 1;
L_0x555556526d40 .concat [ 8 1 0 0], L_0x555556550800, L_0x555556526c50;
L_0x555556526e30 .part L_0x555556550930, 7, 1;
L_0x555556526f20 .concat [ 8 1 0 0], L_0x555556550930, L_0x555556526e30;
L_0x5555565270d0 .arith/sum 9, L_0x555556527010, L_0x7f1be06cbd08;
L_0x55555652b6b0 .part v0x555555f827a0_0, 7, 8;
L_0x55555652bd70 .part v0x555555fc6c40_0, 7, 8;
L_0x555556530340 .part v0x555556085880_0, 7, 8;
L_0x555556530a10 .part v0x555555fc6c40_0, 7, 8;
L_0x555556530b70 .arith/sum 8, L_0x555556530ab0, L_0x7f1be06cbd50;
S_0x5555561a7fe0 .scope module, "adder_E" "N_bit_adder" 17 32, 16 1 0, S_0x5555561aae00;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555632ee90 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x555556106140_0 .net "answer", 8 0, L_0x555556526190;  alias, 1 drivers
v0x555556106240_0 .net "carry", 8 0, L_0x5555565267f0;  1 drivers
v0x555556117c80_0 .net "carry_out", 0 0, L_0x555556526530;  1 drivers
v0x555556117d20_0 .net "input1", 8 0, L_0x555556526d40;  1 drivers
v0x5555561190b0_0 .net "input2", 8 0, L_0x5555565270d0;  1 drivers
L_0x555556521a60 .part L_0x555556526d40, 0, 1;
L_0x555556521b00 .part L_0x5555565270d0, 0, 1;
L_0x555556522170 .part L_0x555556526d40, 1, 1;
L_0x5555565222a0 .part L_0x5555565270d0, 1, 1;
L_0x5555565223d0 .part L_0x5555565267f0, 0, 1;
L_0x555556522a80 .part L_0x555556526d40, 2, 1;
L_0x555556522bf0 .part L_0x5555565270d0, 2, 1;
L_0x555556522d20 .part L_0x5555565267f0, 1, 1;
L_0x555556523390 .part L_0x555556526d40, 3, 1;
L_0x555556523550 .part L_0x5555565270d0, 3, 1;
L_0x555556523770 .part L_0x5555565267f0, 2, 1;
L_0x555556523c90 .part L_0x555556526d40, 4, 1;
L_0x555556523e30 .part L_0x5555565270d0, 4, 1;
L_0x555556523f60 .part L_0x5555565267f0, 3, 1;
L_0x555556524540 .part L_0x555556526d40, 5, 1;
L_0x555556524670 .part L_0x5555565270d0, 5, 1;
L_0x555556524830 .part L_0x5555565267f0, 4, 1;
L_0x555556524e40 .part L_0x555556526d40, 6, 1;
L_0x555556525010 .part L_0x5555565270d0, 6, 1;
L_0x5555565250b0 .part L_0x5555565267f0, 5, 1;
L_0x555556524f70 .part L_0x555556526d40, 7, 1;
L_0x555556525910 .part L_0x5555565270d0, 7, 1;
L_0x5555565251e0 .part L_0x5555565267f0, 6, 1;
L_0x555556526060 .part L_0x555556526d40, 8, 1;
L_0x555556525ac0 .part L_0x5555565270d0, 8, 1;
L_0x5555565262f0 .part L_0x5555565267f0, 7, 1;
LS_0x555556526190_0_0 .concat8 [ 1 1 1 1], L_0x5555565213b0, L_0x555556521c10, L_0x555556522570, L_0x555556522f10;
LS_0x555556526190_0_4 .concat8 [ 1 1 1 1], L_0x555556523910, L_0x555556524120, L_0x5555565249d0, L_0x555556525300;
LS_0x555556526190_0_8 .concat8 [ 1 0 0 0], L_0x555556525bf0;
L_0x555556526190 .concat8 [ 4 4 1 0], LS_0x555556526190_0_0, LS_0x555556526190_0_4, LS_0x555556526190_0_8;
LS_0x5555565267f0_0_0 .concat8 [ 1 1 1 1], L_0x5555565219a0, L_0x555556522060, L_0x555556522970, L_0x555556523280;
LS_0x5555565267f0_0_4 .concat8 [ 1 1 1 1], L_0x555556523b80, L_0x555556524430, L_0x555556524d30, L_0x555556525660;
LS_0x5555565267f0_0_8 .concat8 [ 1 0 0 0], L_0x555556525f50;
L_0x5555565267f0 .concat8 [ 4 4 1 0], LS_0x5555565267f0_0_0, LS_0x5555565267f0_0_4, LS_0x5555565267f0_0_8;
L_0x555556526530 .part L_0x5555565267f0, 8, 1;
S_0x5555561a3d90 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555561a7fe0;
 .timescale -12 -12;
P_0x5555561bc720 .param/l "i" 0 16 14, +C4<00>;
S_0x5555561a51c0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555561a3d90;
 .timescale -12 -12;
S_0x5555561a0f70 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555561a51c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565213b0 .functor XOR 1, L_0x555556521a60, L_0x555556521b00, C4<0>, C4<0>;
L_0x5555565219a0 .functor AND 1, L_0x555556521a60, L_0x555556521b00, C4<1>, C4<1>;
v0x5555561a6cb0_0 .net "c", 0 0, L_0x5555565219a0;  1 drivers
v0x5555561a23a0_0 .net "s", 0 0, L_0x5555565213b0;  1 drivers
v0x5555561a2440_0 .net "x", 0 0, L_0x555556521a60;  1 drivers
v0x55555619e150_0 .net "y", 0 0, L_0x555556521b00;  1 drivers
S_0x55555619f580 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555561a7fe0;
 .timescale -12 -12;
P_0x5555561ab260 .param/l "i" 0 16 14, +C4<01>;
S_0x55555619b330 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555619f580;
 .timescale -12 -12;
S_0x55555619c760 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555619b330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556521ba0 .functor XOR 1, L_0x555556522170, L_0x5555565222a0, C4<0>, C4<0>;
L_0x555556521c10 .functor XOR 1, L_0x555556521ba0, L_0x5555565223d0, C4<0>, C4<0>;
L_0x555556521cd0 .functor AND 1, L_0x5555565222a0, L_0x5555565223d0, C4<1>, C4<1>;
L_0x555556521de0 .functor AND 1, L_0x555556522170, L_0x5555565222a0, C4<1>, C4<1>;
L_0x555556521ea0 .functor OR 1, L_0x555556521cd0, L_0x555556521de0, C4<0>, C4<0>;
L_0x555556521fb0 .functor AND 1, L_0x555556522170, L_0x5555565223d0, C4<1>, C4<1>;
L_0x555556522060 .functor OR 1, L_0x555556521ea0, L_0x555556521fb0, C4<0>, C4<0>;
v0x555556198510_0 .net *"_ivl_0", 0 0, L_0x555556521ba0;  1 drivers
v0x5555561985b0_0 .net *"_ivl_10", 0 0, L_0x555556521fb0;  1 drivers
v0x555556199940_0 .net *"_ivl_4", 0 0, L_0x555556521cd0;  1 drivers
v0x555556199a10_0 .net *"_ivl_6", 0 0, L_0x555556521de0;  1 drivers
v0x555556132310_0 .net *"_ivl_8", 0 0, L_0x555556521ea0;  1 drivers
v0x5555561323f0_0 .net "c_in", 0 0, L_0x5555565223d0;  1 drivers
v0x55555615de10_0 .net "c_out", 0 0, L_0x555556522060;  1 drivers
v0x55555615ded0_0 .net "s", 0 0, L_0x555556521c10;  1 drivers
v0x55555615f240_0 .net "x", 0 0, L_0x555556522170;  1 drivers
v0x55555615f2e0_0 .net "y", 0 0, L_0x5555565222a0;  1 drivers
S_0x55555615aff0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555561a7fe0;
 .timescale -12 -12;
P_0x555556199dc0 .param/l "i" 0 16 14, +C4<010>;
S_0x55555615c420 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555615aff0;
 .timescale -12 -12;
S_0x5555561581d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555615c420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556522500 .functor XOR 1, L_0x555556522a80, L_0x555556522bf0, C4<0>, C4<0>;
L_0x555556522570 .functor XOR 1, L_0x555556522500, L_0x555556522d20, C4<0>, C4<0>;
L_0x5555565225e0 .functor AND 1, L_0x555556522bf0, L_0x555556522d20, C4<1>, C4<1>;
L_0x5555565226f0 .functor AND 1, L_0x555556522a80, L_0x555556522bf0, C4<1>, C4<1>;
L_0x5555565227b0 .functor OR 1, L_0x5555565225e0, L_0x5555565226f0, C4<0>, C4<0>;
L_0x5555565228c0 .functor AND 1, L_0x555556522a80, L_0x555556522d20, C4<1>, C4<1>;
L_0x555556522970 .functor OR 1, L_0x5555565227b0, L_0x5555565228c0, C4<0>, C4<0>;
v0x555556159600_0 .net *"_ivl_0", 0 0, L_0x555556522500;  1 drivers
v0x5555561596e0_0 .net *"_ivl_10", 0 0, L_0x5555565228c0;  1 drivers
v0x5555561553b0_0 .net *"_ivl_4", 0 0, L_0x5555565225e0;  1 drivers
v0x555556155480_0 .net *"_ivl_6", 0 0, L_0x5555565226f0;  1 drivers
v0x5555561567e0_0 .net *"_ivl_8", 0 0, L_0x5555565227b0;  1 drivers
v0x5555561568c0_0 .net "c_in", 0 0, L_0x555556522d20;  1 drivers
v0x555556152590_0 .net "c_out", 0 0, L_0x555556522970;  1 drivers
v0x555556152650_0 .net "s", 0 0, L_0x555556522570;  1 drivers
v0x5555561539c0_0 .net "x", 0 0, L_0x555556522a80;  1 drivers
v0x55555614f770_0 .net "y", 0 0, L_0x555556522bf0;  1 drivers
S_0x555556150ba0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555561a7fe0;
 .timescale -12 -12;
P_0x555556151000 .param/l "i" 0 16 14, +C4<011>;
S_0x55555614c950 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556150ba0;
 .timescale -12 -12;
S_0x55555614dd80 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555614c950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556522ea0 .functor XOR 1, L_0x555556523390, L_0x555556523550, C4<0>, C4<0>;
L_0x555556522f10 .functor XOR 1, L_0x555556522ea0, L_0x555556523770, C4<0>, C4<0>;
L_0x555556522f80 .functor AND 1, L_0x555556523550, L_0x555556523770, C4<1>, C4<1>;
L_0x555556523040 .functor AND 1, L_0x555556523390, L_0x555556523550, C4<1>, C4<1>;
L_0x555556523100 .functor OR 1, L_0x555556522f80, L_0x555556523040, C4<0>, C4<0>;
L_0x555556523210 .functor AND 1, L_0x555556523390, L_0x555556523770, C4<1>, C4<1>;
L_0x555556523280 .functor OR 1, L_0x555556523100, L_0x555556523210, C4<0>, C4<0>;
v0x555556149b30_0 .net *"_ivl_0", 0 0, L_0x555556522ea0;  1 drivers
v0x555556149bf0_0 .net *"_ivl_10", 0 0, L_0x555556523210;  1 drivers
v0x55555614af60_0 .net *"_ivl_4", 0 0, L_0x555556522f80;  1 drivers
v0x55555614b050_0 .net *"_ivl_6", 0 0, L_0x555556523040;  1 drivers
v0x555556146d10_0 .net *"_ivl_8", 0 0, L_0x555556523100;  1 drivers
v0x555556148140_0 .net "c_in", 0 0, L_0x555556523770;  1 drivers
v0x555556148200_0 .net "c_out", 0 0, L_0x555556523280;  1 drivers
v0x555556143ef0_0 .net "s", 0 0, L_0x555556522f10;  1 drivers
v0x555556143fb0_0 .net "x", 0 0, L_0x555556523390;  1 drivers
v0x5555561453d0_0 .net "y", 0 0, L_0x555556523550;  1 drivers
S_0x5555561410d0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555561a7fe0;
 .timescale -12 -12;
P_0x55555613fb40 .param/l "i" 0 16 14, +C4<0100>;
S_0x555556142500 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561410d0;
 .timescale -12 -12;
S_0x55555613e2b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556142500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565238a0 .functor XOR 1, L_0x555556523c90, L_0x555556523e30, C4<0>, C4<0>;
L_0x555556523910 .functor XOR 1, L_0x5555565238a0, L_0x555556523f60, C4<0>, C4<0>;
L_0x555556523980 .functor AND 1, L_0x555556523e30, L_0x555556523f60, C4<1>, C4<1>;
L_0x5555565239f0 .functor AND 1, L_0x555556523c90, L_0x555556523e30, C4<1>, C4<1>;
L_0x555556523a60 .functor OR 1, L_0x555556523980, L_0x5555565239f0, C4<0>, C4<0>;
L_0x555556523ad0 .functor AND 1, L_0x555556523c90, L_0x555556523f60, C4<1>, C4<1>;
L_0x555556523b80 .functor OR 1, L_0x555556523a60, L_0x555556523ad0, C4<0>, C4<0>;
v0x55555613f6e0_0 .net *"_ivl_0", 0 0, L_0x5555565238a0;  1 drivers
v0x55555613f7c0_0 .net *"_ivl_10", 0 0, L_0x555556523ad0;  1 drivers
v0x55555613b490_0 .net *"_ivl_4", 0 0, L_0x555556523980;  1 drivers
v0x55555613b550_0 .net *"_ivl_6", 0 0, L_0x5555565239f0;  1 drivers
v0x55555613c8c0_0 .net *"_ivl_8", 0 0, L_0x555556523a60;  1 drivers
v0x55555613c9a0_0 .net "c_in", 0 0, L_0x555556523f60;  1 drivers
v0x555556138670_0 .net "c_out", 0 0, L_0x555556523b80;  1 drivers
v0x555556138730_0 .net "s", 0 0, L_0x555556523910;  1 drivers
v0x555556139aa0_0 .net "x", 0 0, L_0x555556523c90;  1 drivers
v0x555556135850_0 .net "y", 0 0, L_0x555556523e30;  1 drivers
S_0x555556136c80 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555561a7fe0;
 .timescale -12 -12;
P_0x555556192440 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556132a30 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556136c80;
 .timescale -12 -12;
S_0x555556133e60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556132a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556523dc0 .functor XOR 1, L_0x555556524540, L_0x555556524670, C4<0>, C4<0>;
L_0x555556524120 .functor XOR 1, L_0x555556523dc0, L_0x555556524830, C4<0>, C4<0>;
L_0x555556524190 .functor AND 1, L_0x555556524670, L_0x555556524830, C4<1>, C4<1>;
L_0x555556524200 .functor AND 1, L_0x555556524540, L_0x555556524670, C4<1>, C4<1>;
L_0x555556524270 .functor OR 1, L_0x555556524190, L_0x555556524200, C4<0>, C4<0>;
L_0x555556524380 .functor AND 1, L_0x555556524540, L_0x555556524830, C4<1>, C4<1>;
L_0x555556524430 .functor OR 1, L_0x555556524270, L_0x555556524380, C4<0>, C4<0>;
v0x555556165060_0 .net *"_ivl_0", 0 0, L_0x555556523dc0;  1 drivers
v0x555556165120_0 .net *"_ivl_10", 0 0, L_0x555556524380;  1 drivers
v0x555556190bb0_0 .net *"_ivl_4", 0 0, L_0x555556524190;  1 drivers
v0x555556190ca0_0 .net *"_ivl_6", 0 0, L_0x555556524200;  1 drivers
v0x555556191fe0_0 .net *"_ivl_8", 0 0, L_0x555556524270;  1 drivers
v0x55555618dd90_0 .net "c_in", 0 0, L_0x555556524830;  1 drivers
v0x55555618de50_0 .net "c_out", 0 0, L_0x555556524430;  1 drivers
v0x55555618f1c0_0 .net "s", 0 0, L_0x555556524120;  1 drivers
v0x55555618f280_0 .net "x", 0 0, L_0x555556524540;  1 drivers
v0x55555618b020_0 .net "y", 0 0, L_0x555556524670;  1 drivers
S_0x55555618c3a0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555561a7fe0;
 .timescale -12 -12;
P_0x555556183dc0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555556188150 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555618c3a0;
 .timescale -12 -12;
S_0x555556189580 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556188150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556524960 .functor XOR 1, L_0x555556524e40, L_0x555556525010, C4<0>, C4<0>;
L_0x5555565249d0 .functor XOR 1, L_0x555556524960, L_0x5555565250b0, C4<0>, C4<0>;
L_0x555556524a40 .functor AND 1, L_0x555556525010, L_0x5555565250b0, C4<1>, C4<1>;
L_0x555556524ab0 .functor AND 1, L_0x555556524e40, L_0x555556525010, C4<1>, C4<1>;
L_0x555556524b70 .functor OR 1, L_0x555556524a40, L_0x555556524ab0, C4<0>, C4<0>;
L_0x555556524c80 .functor AND 1, L_0x555556524e40, L_0x5555565250b0, C4<1>, C4<1>;
L_0x555556524d30 .functor OR 1, L_0x555556524b70, L_0x555556524c80, C4<0>, C4<0>;
v0x555556185330_0 .net *"_ivl_0", 0 0, L_0x555556524960;  1 drivers
v0x555556185430_0 .net *"_ivl_10", 0 0, L_0x555556524c80;  1 drivers
v0x555556186760_0 .net *"_ivl_4", 0 0, L_0x555556524a40;  1 drivers
v0x555556186820_0 .net *"_ivl_6", 0 0, L_0x555556524ab0;  1 drivers
v0x555556182510_0 .net *"_ivl_8", 0 0, L_0x555556524b70;  1 drivers
v0x555556183940_0 .net "c_in", 0 0, L_0x5555565250b0;  1 drivers
v0x555556183a00_0 .net "c_out", 0 0, L_0x555556524d30;  1 drivers
v0x55555617f6f0_0 .net "s", 0 0, L_0x5555565249d0;  1 drivers
v0x55555617f790_0 .net "x", 0 0, L_0x555556524e40;  1 drivers
v0x555556180bd0_0 .net "y", 0 0, L_0x555556525010;  1 drivers
S_0x55555617c8d0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555561a7fe0;
 .timescale -12 -12;
P_0x5555561728e0 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555617dd00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555617c8d0;
 .timescale -12 -12;
S_0x555556179ab0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555617dd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556525290 .functor XOR 1, L_0x555556524f70, L_0x555556525910, C4<0>, C4<0>;
L_0x555556525300 .functor XOR 1, L_0x555556525290, L_0x5555565251e0, C4<0>, C4<0>;
L_0x555556525370 .functor AND 1, L_0x555556525910, L_0x5555565251e0, C4<1>, C4<1>;
L_0x5555565253e0 .functor AND 1, L_0x555556524f70, L_0x555556525910, C4<1>, C4<1>;
L_0x5555565254a0 .functor OR 1, L_0x555556525370, L_0x5555565253e0, C4<0>, C4<0>;
L_0x5555565255b0 .functor AND 1, L_0x555556524f70, L_0x5555565251e0, C4<1>, C4<1>;
L_0x555556525660 .functor OR 1, L_0x5555565254a0, L_0x5555565255b0, C4<0>, C4<0>;
v0x55555617aee0_0 .net *"_ivl_0", 0 0, L_0x555556525290;  1 drivers
v0x55555617afc0_0 .net *"_ivl_10", 0 0, L_0x5555565255b0;  1 drivers
v0x555556176c90_0 .net *"_ivl_4", 0 0, L_0x555556525370;  1 drivers
v0x555556176d80_0 .net *"_ivl_6", 0 0, L_0x5555565253e0;  1 drivers
v0x5555561780c0_0 .net *"_ivl_8", 0 0, L_0x5555565254a0;  1 drivers
v0x555556173e70_0 .net "c_in", 0 0, L_0x5555565251e0;  1 drivers
v0x555556173f30_0 .net "c_out", 0 0, L_0x555556525660;  1 drivers
v0x5555561752a0_0 .net "s", 0 0, L_0x555556525300;  1 drivers
v0x555556175360_0 .net "x", 0 0, L_0x555556524f70;  1 drivers
v0x555556171100_0 .net "y", 0 0, L_0x555556525910;  1 drivers
S_0x555556172480 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555561a7fe0;
 .timescale -12 -12;
P_0x555556142980 .param/l "i" 0 16 14, +C4<01000>;
S_0x55555616f660 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556172480;
 .timescale -12 -12;
S_0x55555616b410 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555616f660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556525b80 .functor XOR 1, L_0x555556526060, L_0x555556525ac0, C4<0>, C4<0>;
L_0x555556525bf0 .functor XOR 1, L_0x555556525b80, L_0x5555565262f0, C4<0>, C4<0>;
L_0x555556525c60 .functor AND 1, L_0x555556525ac0, L_0x5555565262f0, C4<1>, C4<1>;
L_0x555556525cd0 .functor AND 1, L_0x555556526060, L_0x555556525ac0, C4<1>, C4<1>;
L_0x555556525d90 .functor OR 1, L_0x555556525c60, L_0x555556525cd0, C4<0>, C4<0>;
L_0x555556525ea0 .functor AND 1, L_0x555556526060, L_0x5555565262f0, C4<1>, C4<1>;
L_0x555556525f50 .functor OR 1, L_0x555556525d90, L_0x555556525ea0, C4<0>, C4<0>;
v0x55555616e300_0 .net *"_ivl_0", 0 0, L_0x555556525b80;  1 drivers
v0x55555616c840_0 .net *"_ivl_10", 0 0, L_0x555556525ea0;  1 drivers
v0x55555616c920_0 .net *"_ivl_4", 0 0, L_0x555556525c60;  1 drivers
v0x5555561685f0_0 .net *"_ivl_6", 0 0, L_0x555556525cd0;  1 drivers
v0x5555561686b0_0 .net *"_ivl_8", 0 0, L_0x555556525d90;  1 drivers
v0x555556169a20_0 .net "c_in", 0 0, L_0x5555565262f0;  1 drivers
v0x555556169ac0_0 .net "c_out", 0 0, L_0x555556525f50;  1 drivers
v0x5555561657d0_0 .net "s", 0 0, L_0x555556525bf0;  1 drivers
v0x555556165890_0 .net "x", 0 0, L_0x555556526060;  1 drivers
v0x555556166cb0_0 .net "y", 0 0, L_0x555556525ac0;  1 drivers
S_0x555556114e60 .scope module, "adder_I" "N_bit_adder" 17 49, 16 1 0, S_0x5555561aae00;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555612f0d0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001000>;
v0x55555620b270_0 .net "answer", 7 0, L_0x555556530070;  alias, 1 drivers
v0x55555620b370_0 .net "carry", 7 0, L_0x55555652ffb0;  1 drivers
v0x555556207020_0 .net "carry_out", 0 0, L_0x5555565307f0;  1 drivers
v0x5555562070c0_0 .net "input1", 7 0, L_0x555556530340;  1 drivers
v0x555556208450_0 .net "input2", 7 0, L_0x555556530b70;  1 drivers
L_0x55555652bfe0 .part L_0x555556530340, 0, 1;
L_0x55555652c080 .part L_0x555556530b70, 0, 1;
L_0x55555652c6f0 .part L_0x555556530340, 1, 1;
L_0x55555652c790 .part L_0x555556530b70, 1, 1;
L_0x55555652c8c0 .part L_0x55555652ffb0, 0, 1;
L_0x55555652cf70 .part L_0x555556530340, 2, 1;
L_0x55555652d0e0 .part L_0x555556530b70, 2, 1;
L_0x55555652d210 .part L_0x55555652ffb0, 1, 1;
L_0x55555652d880 .part L_0x555556530340, 3, 1;
L_0x55555652da40 .part L_0x555556530b70, 3, 1;
L_0x55555652dc60 .part L_0x55555652ffb0, 2, 1;
L_0x55555652e180 .part L_0x555556530340, 4, 1;
L_0x55555652e320 .part L_0x555556530b70, 4, 1;
L_0x55555652e450 .part L_0x55555652ffb0, 3, 1;
L_0x55555652ea30 .part L_0x555556530340, 5, 1;
L_0x55555652eb60 .part L_0x555556530b70, 5, 1;
L_0x55555652ed20 .part L_0x55555652ffb0, 4, 1;
L_0x55555652f330 .part L_0x555556530340, 6, 1;
L_0x55555652f500 .part L_0x555556530b70, 6, 1;
L_0x55555652f5a0 .part L_0x55555652ffb0, 5, 1;
L_0x55555652f460 .part L_0x555556530340, 7, 1;
L_0x55555652fe00 .part L_0x555556530b70, 7, 1;
L_0x55555652f6d0 .part L_0x55555652ffb0, 6, 1;
LS_0x555556530070_0_0 .concat8 [ 1 1 1 1], L_0x55555652be60, L_0x55555652c190, L_0x55555652ca60, L_0x55555652d400;
LS_0x555556530070_0_4 .concat8 [ 1 1 1 1], L_0x55555652de00, L_0x55555652e610, L_0x55555652eec0, L_0x55555652f7f0;
L_0x555556530070 .concat8 [ 4 4 0 0], LS_0x555556530070_0_0, LS_0x555556530070_0_4;
LS_0x55555652ffb0_0_0 .concat8 [ 1 1 1 1], L_0x55555652bed0, L_0x55555652c5e0, L_0x55555652ce60, L_0x55555652d770;
LS_0x55555652ffb0_0_4 .concat8 [ 1 1 1 1], L_0x55555652e070, L_0x55555652e920, L_0x55555652f220, L_0x55555652fb50;
L_0x55555652ffb0 .concat8 [ 4 4 0 0], LS_0x55555652ffb0_0_0, LS_0x55555652ffb0_0_4;
L_0x5555565307f0 .part L_0x55555652ffb0, 7, 1;
S_0x555556112040 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555556114e60;
 .timescale -12 -12;
P_0x5555560f7090 .param/l "i" 0 16 14, +C4<00>;
S_0x555556113470 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555556112040;
 .timescale -12 -12;
S_0x55555610f220 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556113470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555652be60 .functor XOR 1, L_0x55555652bfe0, L_0x55555652c080, C4<0>, C4<0>;
L_0x55555652bed0 .functor AND 1, L_0x55555652bfe0, L_0x55555652c080, C4<1>, C4<1>;
v0x555556116380_0 .net "c", 0 0, L_0x55555652bed0;  1 drivers
v0x555556110650_0 .net "s", 0 0, L_0x55555652be60;  1 drivers
v0x5555561106f0_0 .net "x", 0 0, L_0x55555652bfe0;  1 drivers
v0x55555610c400_0 .net "y", 0 0, L_0x55555652c080;  1 drivers
S_0x55555610d830 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555556114e60;
 .timescale -12 -12;
P_0x55555622d170 .param/l "i" 0 16 14, +C4<01>;
S_0x5555561095e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555610d830;
 .timescale -12 -12;
S_0x55555610aa10 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561095e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555652c120 .functor XOR 1, L_0x55555652c6f0, L_0x55555652c790, C4<0>, C4<0>;
L_0x55555652c190 .functor XOR 1, L_0x55555652c120, L_0x55555652c8c0, C4<0>, C4<0>;
L_0x55555652c250 .functor AND 1, L_0x55555652c790, L_0x55555652c8c0, C4<1>, C4<1>;
L_0x55555652c360 .functor AND 1, L_0x55555652c6f0, L_0x55555652c790, C4<1>, C4<1>;
L_0x55555652c420 .functor OR 1, L_0x55555652c250, L_0x55555652c360, C4<0>, C4<0>;
L_0x55555652c530 .functor AND 1, L_0x55555652c6f0, L_0x55555652c8c0, C4<1>, C4<1>;
L_0x55555652c5e0 .functor OR 1, L_0x55555652c420, L_0x55555652c530, C4<0>, C4<0>;
v0x5555561067c0_0 .net *"_ivl_0", 0 0, L_0x55555652c120;  1 drivers
v0x555556106880_0 .net *"_ivl_10", 0 0, L_0x55555652c530;  1 drivers
v0x555556107bf0_0 .net *"_ivl_4", 0 0, L_0x55555652c250;  1 drivers
v0x555556107ce0_0 .net *"_ivl_6", 0 0, L_0x55555652c360;  1 drivers
v0x55555611bcb0_0 .net *"_ivl_8", 0 0, L_0x55555652c420;  1 drivers
v0x55555612d840_0 .net "c_in", 0 0, L_0x55555652c8c0;  1 drivers
v0x55555612d900_0 .net "c_out", 0 0, L_0x55555652c5e0;  1 drivers
v0x55555612ec70_0 .net "s", 0 0, L_0x55555652c190;  1 drivers
v0x55555612ed10_0 .net "x", 0 0, L_0x55555652c6f0;  1 drivers
v0x55555612aa20_0 .net "y", 0 0, L_0x55555652c790;  1 drivers
S_0x55555612be50 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555556114e60;
 .timescale -12 -12;
P_0x55555621ead0 .param/l "i" 0 16 14, +C4<010>;
S_0x555556127c00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555612be50;
 .timescale -12 -12;
S_0x555556129030 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556127c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555652c9f0 .functor XOR 1, L_0x55555652cf70, L_0x55555652d0e0, C4<0>, C4<0>;
L_0x55555652ca60 .functor XOR 1, L_0x55555652c9f0, L_0x55555652d210, C4<0>, C4<0>;
L_0x55555652cad0 .functor AND 1, L_0x55555652d0e0, L_0x55555652d210, C4<1>, C4<1>;
L_0x55555652cbe0 .functor AND 1, L_0x55555652cf70, L_0x55555652d0e0, C4<1>, C4<1>;
L_0x55555652cca0 .functor OR 1, L_0x55555652cad0, L_0x55555652cbe0, C4<0>, C4<0>;
L_0x55555652cdb0 .functor AND 1, L_0x55555652cf70, L_0x55555652d210, C4<1>, C4<1>;
L_0x55555652ce60 .functor OR 1, L_0x55555652cca0, L_0x55555652cdb0, C4<0>, C4<0>;
v0x555556124de0_0 .net *"_ivl_0", 0 0, L_0x55555652c9f0;  1 drivers
v0x555556124e80_0 .net *"_ivl_10", 0 0, L_0x55555652cdb0;  1 drivers
v0x555556126210_0 .net *"_ivl_4", 0 0, L_0x55555652cad0;  1 drivers
v0x5555561262e0_0 .net *"_ivl_6", 0 0, L_0x55555652cbe0;  1 drivers
v0x555556121fc0_0 .net *"_ivl_8", 0 0, L_0x55555652cca0;  1 drivers
v0x5555561220a0_0 .net "c_in", 0 0, L_0x55555652d210;  1 drivers
v0x5555561233f0_0 .net "c_out", 0 0, L_0x55555652ce60;  1 drivers
v0x5555561234b0_0 .net "s", 0 0, L_0x55555652ca60;  1 drivers
v0x55555611f1a0_0 .net "x", 0 0, L_0x55555652cf70;  1 drivers
v0x5555561205d0_0 .net "y", 0 0, L_0x55555652d0e0;  1 drivers
S_0x55555611c380 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555556114e60;
 .timescale -12 -12;
P_0x55555620e4f0 .param/l "i" 0 16 14, +C4<011>;
S_0x55555611d7b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555611c380;
 .timescale -12 -12;
S_0x5555560ec630 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555611d7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555652d390 .functor XOR 1, L_0x55555652d880, L_0x55555652da40, C4<0>, C4<0>;
L_0x55555652d400 .functor XOR 1, L_0x55555652d390, L_0x55555652dc60, C4<0>, C4<0>;
L_0x55555652d470 .functor AND 1, L_0x55555652da40, L_0x55555652dc60, C4<1>, C4<1>;
L_0x55555652d530 .functor AND 1, L_0x55555652d880, L_0x55555652da40, C4<1>, C4<1>;
L_0x55555652d5f0 .functor OR 1, L_0x55555652d470, L_0x55555652d530, C4<0>, C4<0>;
L_0x55555652d700 .functor AND 1, L_0x55555652d880, L_0x55555652dc60, C4<1>, C4<1>;
L_0x55555652d770 .functor OR 1, L_0x55555652d5f0, L_0x55555652d700, C4<0>, C4<0>;
v0x555556101080_0 .net *"_ivl_0", 0 0, L_0x55555652d390;  1 drivers
v0x555556101120_0 .net *"_ivl_10", 0 0, L_0x55555652d700;  1 drivers
v0x5555561024b0_0 .net *"_ivl_4", 0 0, L_0x55555652d470;  1 drivers
v0x5555561025a0_0 .net *"_ivl_6", 0 0, L_0x55555652d530;  1 drivers
v0x5555560fe260_0 .net *"_ivl_8", 0 0, L_0x55555652d5f0;  1 drivers
v0x5555560ff690_0 .net "c_in", 0 0, L_0x55555652dc60;  1 drivers
v0x5555560ff750_0 .net "c_out", 0 0, L_0x55555652d770;  1 drivers
v0x5555560fb440_0 .net "s", 0 0, L_0x55555652d400;  1 drivers
v0x5555560fb4e0_0 .net "x", 0 0, L_0x55555652d880;  1 drivers
v0x5555560fc920_0 .net "y", 0 0, L_0x55555652da40;  1 drivers
S_0x5555560f8620 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555556114e60;
 .timescale -12 -12;
P_0x55555591a020 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555560f9a50 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560f8620;
 .timescale -12 -12;
S_0x5555560f5800 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560f9a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555652dd90 .functor XOR 1, L_0x55555652e180, L_0x55555652e320, C4<0>, C4<0>;
L_0x55555652de00 .functor XOR 1, L_0x55555652dd90, L_0x55555652e450, C4<0>, C4<0>;
L_0x55555652de70 .functor AND 1, L_0x55555652e320, L_0x55555652e450, C4<1>, C4<1>;
L_0x55555652dee0 .functor AND 1, L_0x55555652e180, L_0x55555652e320, C4<1>, C4<1>;
L_0x55555652df50 .functor OR 1, L_0x55555652de70, L_0x55555652dee0, C4<0>, C4<0>;
L_0x55555652dfc0 .functor AND 1, L_0x55555652e180, L_0x55555652e450, C4<1>, C4<1>;
L_0x55555652e070 .functor OR 1, L_0x55555652df50, L_0x55555652dfc0, C4<0>, C4<0>;
v0x5555560f6c30_0 .net *"_ivl_0", 0 0, L_0x55555652dd90;  1 drivers
v0x5555560f6d30_0 .net *"_ivl_10", 0 0, L_0x55555652dfc0;  1 drivers
v0x5555560f29e0_0 .net *"_ivl_4", 0 0, L_0x55555652de70;  1 drivers
v0x5555560f2ac0_0 .net *"_ivl_6", 0 0, L_0x55555652dee0;  1 drivers
v0x5555560f3e10_0 .net *"_ivl_8", 0 0, L_0x55555652df50;  1 drivers
v0x5555560efbc0_0 .net "c_in", 0 0, L_0x55555652e450;  1 drivers
v0x5555560efc80_0 .net "c_out", 0 0, L_0x55555652e070;  1 drivers
v0x5555560f0ff0_0 .net "s", 0 0, L_0x55555652de00;  1 drivers
v0x5555560f1090_0 .net "x", 0 0, L_0x55555652e180;  1 drivers
v0x5555560ece50_0 .net "y", 0 0, L_0x55555652e320;  1 drivers
S_0x5555560ee1d0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555556114e60;
 .timescale -12 -12;
P_0x5555560f3f40 .param/l "i" 0 16 14, +C4<0101>;
S_0x55555622fef0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560ee1d0;
 .timescale -12 -12;
S_0x555556216fd0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555622fef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555652e2b0 .functor XOR 1, L_0x55555652ea30, L_0x55555652eb60, C4<0>, C4<0>;
L_0x55555652e610 .functor XOR 1, L_0x55555652e2b0, L_0x55555652ed20, C4<0>, C4<0>;
L_0x55555652e680 .functor AND 1, L_0x55555652eb60, L_0x55555652ed20, C4<1>, C4<1>;
L_0x55555652e6f0 .functor AND 1, L_0x55555652ea30, L_0x55555652eb60, C4<1>, C4<1>;
L_0x55555652e760 .functor OR 1, L_0x55555652e680, L_0x55555652e6f0, C4<0>, C4<0>;
L_0x55555652e870 .functor AND 1, L_0x55555652ea30, L_0x55555652ed20, C4<1>, C4<1>;
L_0x55555652e920 .functor OR 1, L_0x55555652e760, L_0x55555652e870, C4<0>, C4<0>;
v0x55555622b8e0_0 .net *"_ivl_0", 0 0, L_0x55555652e2b0;  1 drivers
v0x55555622b9e0_0 .net *"_ivl_10", 0 0, L_0x55555652e870;  1 drivers
v0x55555622cd10_0 .net *"_ivl_4", 0 0, L_0x55555652e680;  1 drivers
v0x55555622cdf0_0 .net *"_ivl_6", 0 0, L_0x55555652e6f0;  1 drivers
v0x555556228ac0_0 .net *"_ivl_8", 0 0, L_0x55555652e760;  1 drivers
v0x555556229ef0_0 .net "c_in", 0 0, L_0x55555652ed20;  1 drivers
v0x555556229fb0_0 .net "c_out", 0 0, L_0x55555652e920;  1 drivers
v0x555556225ca0_0 .net "s", 0 0, L_0x55555652e610;  1 drivers
v0x555556225d40_0 .net "x", 0 0, L_0x55555652ea30;  1 drivers
v0x555556227180_0 .net "y", 0 0, L_0x55555652eb60;  1 drivers
S_0x555556222e80 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555556114e60;
 .timescale -12 -12;
P_0x555556228bf0 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555562242b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556222e80;
 .timescale -12 -12;
S_0x555556220060 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555562242b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555652ee50 .functor XOR 1, L_0x55555652f330, L_0x55555652f500, C4<0>, C4<0>;
L_0x55555652eec0 .functor XOR 1, L_0x55555652ee50, L_0x55555652f5a0, C4<0>, C4<0>;
L_0x55555652ef30 .functor AND 1, L_0x55555652f500, L_0x55555652f5a0, C4<1>, C4<1>;
L_0x55555652efa0 .functor AND 1, L_0x55555652f330, L_0x55555652f500, C4<1>, C4<1>;
L_0x55555652f060 .functor OR 1, L_0x55555652ef30, L_0x55555652efa0, C4<0>, C4<0>;
L_0x55555652f170 .functor AND 1, L_0x55555652f330, L_0x55555652f5a0, C4<1>, C4<1>;
L_0x55555652f220 .functor OR 1, L_0x55555652f060, L_0x55555652f170, C4<0>, C4<0>;
v0x555556221490_0 .net *"_ivl_0", 0 0, L_0x55555652ee50;  1 drivers
v0x555556221590_0 .net *"_ivl_10", 0 0, L_0x55555652f170;  1 drivers
v0x55555621d240_0 .net *"_ivl_4", 0 0, L_0x55555652ef30;  1 drivers
v0x55555621d320_0 .net *"_ivl_6", 0 0, L_0x55555652efa0;  1 drivers
v0x55555621e670_0 .net *"_ivl_8", 0 0, L_0x55555652f060;  1 drivers
v0x55555621a420_0 .net "c_in", 0 0, L_0x55555652f5a0;  1 drivers
v0x55555621a4e0_0 .net "c_out", 0 0, L_0x55555652f220;  1 drivers
v0x55555621b850_0 .net "s", 0 0, L_0x55555652eec0;  1 drivers
v0x55555621b8f0_0 .net "x", 0 0, L_0x55555652f330;  1 drivers
v0x555556217700_0 .net "y", 0 0, L_0x55555652f500;  1 drivers
S_0x555556218a30 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555556114e60;
 .timescale -12 -12;
P_0x55555621e7a0 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555561fdf90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556218a30;
 .timescale -12 -12;
S_0x5555562128a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561fdf90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555652f780 .functor XOR 1, L_0x55555652f460, L_0x55555652fe00, C4<0>, C4<0>;
L_0x55555652f7f0 .functor XOR 1, L_0x55555652f780, L_0x55555652f6d0, C4<0>, C4<0>;
L_0x55555652f860 .functor AND 1, L_0x55555652fe00, L_0x55555652f6d0, C4<1>, C4<1>;
L_0x55555652f8d0 .functor AND 1, L_0x55555652f460, L_0x55555652fe00, C4<1>, C4<1>;
L_0x55555652f990 .functor OR 1, L_0x55555652f860, L_0x55555652f8d0, C4<0>, C4<0>;
L_0x55555652faa0 .functor AND 1, L_0x55555652f460, L_0x55555652f6d0, C4<1>, C4<1>;
L_0x55555652fb50 .functor OR 1, L_0x55555652f990, L_0x55555652faa0, C4<0>, C4<0>;
v0x555556213cd0_0 .net *"_ivl_0", 0 0, L_0x55555652f780;  1 drivers
v0x555556213dd0_0 .net *"_ivl_10", 0 0, L_0x55555652faa0;  1 drivers
v0x55555620fa80_0 .net *"_ivl_4", 0 0, L_0x55555652f860;  1 drivers
v0x55555620fb60_0 .net *"_ivl_6", 0 0, L_0x55555652f8d0;  1 drivers
v0x555556210eb0_0 .net *"_ivl_8", 0 0, L_0x55555652f990;  1 drivers
v0x55555620cc60_0 .net "c_in", 0 0, L_0x55555652f6d0;  1 drivers
v0x55555620cd20_0 .net "c_out", 0 0, L_0x55555652fb50;  1 drivers
v0x55555620e090_0 .net "s", 0 0, L_0x55555652f7f0;  1 drivers
v0x55555620e130_0 .net "x", 0 0, L_0x55555652f460;  1 drivers
v0x555556209ef0_0 .net "y", 0 0, L_0x55555652fe00;  1 drivers
S_0x555556204200 .scope module, "adder_R" "N_bit_adder" 17 40, 16 1 0, S_0x5555561aae00;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556210fe0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001000>;
v0x555556054730_0 .net "answer", 7 0, L_0x55555652b3e0;  alias, 1 drivers
v0x555556054810_0 .net "carry", 7 0, L_0x55555652b320;  1 drivers
v0x5555560504e0_0 .net "carry_out", 0 0, L_0x55555652bb60;  1 drivers
v0x555556050580_0 .net "input1", 7 0, L_0x55555652b6b0;  1 drivers
v0x555556051910_0 .net "input2", 7 0, L_0x55555652bd70;  1 drivers
L_0x555556527390 .part L_0x55555652b6b0, 0, 1;
L_0x555556527430 .part L_0x55555652bd70, 0, 1;
L_0x555556527a60 .part L_0x55555652b6b0, 1, 1;
L_0x555556527b00 .part L_0x55555652bd70, 1, 1;
L_0x555556527c30 .part L_0x55555652b320, 0, 1;
L_0x5555565282e0 .part L_0x55555652b6b0, 2, 1;
L_0x555556528450 .part L_0x55555652bd70, 2, 1;
L_0x555556528580 .part L_0x55555652b320, 1, 1;
L_0x555556528bf0 .part L_0x55555652b6b0, 3, 1;
L_0x555556528db0 .part L_0x55555652bd70, 3, 1;
L_0x555556528fd0 .part L_0x55555652b320, 2, 1;
L_0x5555565294f0 .part L_0x55555652b6b0, 4, 1;
L_0x555556529690 .part L_0x55555652bd70, 4, 1;
L_0x5555565297c0 .part L_0x55555652b320, 3, 1;
L_0x555556529da0 .part L_0x55555652b6b0, 5, 1;
L_0x555556529ed0 .part L_0x55555652bd70, 5, 1;
L_0x55555652a090 .part L_0x55555652b320, 4, 1;
L_0x55555652a6a0 .part L_0x55555652b6b0, 6, 1;
L_0x55555652a870 .part L_0x55555652bd70, 6, 1;
L_0x55555652a910 .part L_0x55555652b320, 5, 1;
L_0x55555652a7d0 .part L_0x55555652b6b0, 7, 1;
L_0x55555652b170 .part L_0x55555652bd70, 7, 1;
L_0x55555652aa40 .part L_0x55555652b320, 6, 1;
LS_0x55555652b3e0_0_0 .concat8 [ 1 1 1 1], L_0x555556527170, L_0x555556527540, L_0x555556527dd0, L_0x555556528770;
LS_0x55555652b3e0_0_4 .concat8 [ 1 1 1 1], L_0x555556529170, L_0x555556529980, L_0x55555652a230, L_0x55555652ab60;
L_0x55555652b3e0 .concat8 [ 4 4 0 0], LS_0x55555652b3e0_0_0, LS_0x55555652b3e0_0_4;
LS_0x55555652b320_0_0 .concat8 [ 1 1 1 1], L_0x555556527280, L_0x555556527950, L_0x5555565281d0, L_0x555556528ae0;
LS_0x55555652b320_0_4 .concat8 [ 1 1 1 1], L_0x5555565293e0, L_0x555556529c90, L_0x55555652a590, L_0x55555652aec0;
L_0x55555652b320 .concat8 [ 4 4 0 0], LS_0x55555652b320_0_0, LS_0x55555652b320_0_4;
L_0x55555652bb60 .part L_0x55555652b320, 7, 1;
S_0x5555562013e0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555556204200;
 .timescale -12 -12;
P_0x555555931900 .param/l "i" 0 16 14, +C4<00>;
S_0x555556202810 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555562013e0;
 .timescale -12 -12;
S_0x5555561fe610 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556202810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556527170 .functor XOR 1, L_0x555556527390, L_0x555556527430, C4<0>, C4<0>;
L_0x555556527280 .functor AND 1, L_0x555556527390, L_0x555556527430, C4<1>, C4<1>;
v0x5555562056c0_0 .net "c", 0 0, L_0x555556527280;  1 drivers
v0x5555561ff9f0_0 .net "s", 0 0, L_0x555556527170;  1 drivers
v0x5555561ffab0_0 .net "x", 0 0, L_0x555556527390;  1 drivers
v0x5555561cbd10_0 .net "y", 0 0, L_0x555556527430;  1 drivers
S_0x5555561e0760 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555556204200;
 .timescale -12 -12;
P_0x55555588c9d0 .param/l "i" 0 16 14, +C4<01>;
S_0x5555561e1b90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561e0760;
 .timescale -12 -12;
S_0x5555561dd940 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561e1b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565274d0 .functor XOR 1, L_0x555556527a60, L_0x555556527b00, C4<0>, C4<0>;
L_0x555556527540 .functor XOR 1, L_0x5555565274d0, L_0x555556527c30, C4<0>, C4<0>;
L_0x555556527600 .functor AND 1, L_0x555556527b00, L_0x555556527c30, C4<1>, C4<1>;
L_0x555556527710 .functor AND 1, L_0x555556527a60, L_0x555556527b00, C4<1>, C4<1>;
L_0x5555565277d0 .functor OR 1, L_0x555556527600, L_0x555556527710, C4<0>, C4<0>;
L_0x5555565278e0 .functor AND 1, L_0x555556527a60, L_0x555556527c30, C4<1>, C4<1>;
L_0x555556527950 .functor OR 1, L_0x5555565277d0, L_0x5555565278e0, C4<0>, C4<0>;
v0x5555561ded70_0 .net *"_ivl_0", 0 0, L_0x5555565274d0;  1 drivers
v0x5555561dee70_0 .net *"_ivl_10", 0 0, L_0x5555565278e0;  1 drivers
v0x5555561dab20_0 .net *"_ivl_4", 0 0, L_0x555556527600;  1 drivers
v0x5555561dac00_0 .net *"_ivl_6", 0 0, L_0x555556527710;  1 drivers
v0x5555561dbf50_0 .net *"_ivl_8", 0 0, L_0x5555565277d0;  1 drivers
v0x5555561d7d00_0 .net "c_in", 0 0, L_0x555556527c30;  1 drivers
v0x5555561d7dc0_0 .net "c_out", 0 0, L_0x555556527950;  1 drivers
v0x5555561d9130_0 .net "s", 0 0, L_0x555556527540;  1 drivers
v0x5555561d91d0_0 .net "x", 0 0, L_0x555556527a60;  1 drivers
v0x5555561d4ee0_0 .net "y", 0 0, L_0x555556527b00;  1 drivers
S_0x5555561d6310 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555556204200;
 .timescale -12 -12;
P_0x55555588b100 .param/l "i" 0 16 14, +C4<010>;
S_0x5555561d20c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561d6310;
 .timescale -12 -12;
S_0x5555561d34f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561d20c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556527d60 .functor XOR 1, L_0x5555565282e0, L_0x555556528450, C4<0>, C4<0>;
L_0x555556527dd0 .functor XOR 1, L_0x555556527d60, L_0x555556528580, C4<0>, C4<0>;
L_0x555556527e40 .functor AND 1, L_0x555556528450, L_0x555556528580, C4<1>, C4<1>;
L_0x555556527f50 .functor AND 1, L_0x5555565282e0, L_0x555556528450, C4<1>, C4<1>;
L_0x555556528010 .functor OR 1, L_0x555556527e40, L_0x555556527f50, C4<0>, C4<0>;
L_0x555556528120 .functor AND 1, L_0x5555565282e0, L_0x555556528580, C4<1>, C4<1>;
L_0x5555565281d0 .functor OR 1, L_0x555556528010, L_0x555556528120, C4<0>, C4<0>;
v0x5555561cf2a0_0 .net *"_ivl_0", 0 0, L_0x555556527d60;  1 drivers
v0x5555561cf3a0_0 .net *"_ivl_10", 0 0, L_0x555556528120;  1 drivers
v0x5555561d06d0_0 .net *"_ivl_4", 0 0, L_0x555556527e40;  1 drivers
v0x5555561cc480_0 .net *"_ivl_6", 0 0, L_0x555556527f50;  1 drivers
v0x5555561cc560_0 .net *"_ivl_8", 0 0, L_0x555556528010;  1 drivers
v0x5555561cd8b0_0 .net "c_in", 0 0, L_0x555556528580;  1 drivers
v0x5555561cd970_0 .net "c_out", 0 0, L_0x5555565281d0;  1 drivers
v0x5555561e4ef0_0 .net "s", 0 0, L_0x555556527dd0;  1 drivers
v0x5555561e4f90_0 .net "x", 0 0, L_0x5555565282e0;  1 drivers
v0x5555561f9800_0 .net "y", 0 0, L_0x555556528450;  1 drivers
S_0x5555561fac30 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555556204200;
 .timescale -12 -12;
P_0x55555589cb70 .param/l "i" 0 16 14, +C4<011>;
S_0x5555561f69e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561fac30;
 .timescale -12 -12;
S_0x5555561f7e10 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561f69e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556528700 .functor XOR 1, L_0x555556528bf0, L_0x555556528db0, C4<0>, C4<0>;
L_0x555556528770 .functor XOR 1, L_0x555556528700, L_0x555556528fd0, C4<0>, C4<0>;
L_0x5555565287e0 .functor AND 1, L_0x555556528db0, L_0x555556528fd0, C4<1>, C4<1>;
L_0x5555565288a0 .functor AND 1, L_0x555556528bf0, L_0x555556528db0, C4<1>, C4<1>;
L_0x555556528960 .functor OR 1, L_0x5555565287e0, L_0x5555565288a0, C4<0>, C4<0>;
L_0x555556528a70 .functor AND 1, L_0x555556528bf0, L_0x555556528fd0, C4<1>, C4<1>;
L_0x555556528ae0 .functor OR 1, L_0x555556528960, L_0x555556528a70, C4<0>, C4<0>;
v0x5555561f3bc0_0 .net *"_ivl_0", 0 0, L_0x555556528700;  1 drivers
v0x5555561f3cc0_0 .net *"_ivl_10", 0 0, L_0x555556528a70;  1 drivers
v0x5555561f4ff0_0 .net *"_ivl_4", 0 0, L_0x5555565287e0;  1 drivers
v0x5555561f50d0_0 .net *"_ivl_6", 0 0, L_0x5555565288a0;  1 drivers
v0x5555561f0da0_0 .net *"_ivl_8", 0 0, L_0x555556528960;  1 drivers
v0x5555561f21d0_0 .net "c_in", 0 0, L_0x555556528fd0;  1 drivers
v0x5555561f2290_0 .net "c_out", 0 0, L_0x555556528ae0;  1 drivers
v0x5555561edf80_0 .net "s", 0 0, L_0x555556528770;  1 drivers
v0x5555561ee020_0 .net "x", 0 0, L_0x555556528bf0;  1 drivers
v0x5555561ef3b0_0 .net "y", 0 0, L_0x555556528db0;  1 drivers
S_0x5555561eb160 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555556204200;
 .timescale -12 -12;
P_0x555555899130 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555561ec590 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555561eb160;
 .timescale -12 -12;
S_0x5555561e8340 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555561ec590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556529100 .functor XOR 1, L_0x5555565294f0, L_0x555556529690, C4<0>, C4<0>;
L_0x555556529170 .functor XOR 1, L_0x555556529100, L_0x5555565297c0, C4<0>, C4<0>;
L_0x5555565291e0 .functor AND 1, L_0x555556529690, L_0x5555565297c0, C4<1>, C4<1>;
L_0x555556529250 .functor AND 1, L_0x5555565294f0, L_0x555556529690, C4<1>, C4<1>;
L_0x5555565292c0 .functor OR 1, L_0x5555565291e0, L_0x555556529250, C4<0>, C4<0>;
L_0x555556529330 .functor AND 1, L_0x5555565294f0, L_0x5555565297c0, C4<1>, C4<1>;
L_0x5555565293e0 .functor OR 1, L_0x5555565292c0, L_0x555556529330, C4<0>, C4<0>;
v0x5555561e9770_0 .net *"_ivl_0", 0 0, L_0x555556529100;  1 drivers
v0x5555561e9870_0 .net *"_ivl_10", 0 0, L_0x555556529330;  1 drivers
v0x5555561e5570_0 .net *"_ivl_4", 0 0, L_0x5555565291e0;  1 drivers
v0x5555561e5650_0 .net *"_ivl_6", 0 0, L_0x555556529250;  1 drivers
v0x5555561e6950_0 .net *"_ivl_8", 0 0, L_0x5555565292c0;  1 drivers
v0x55555604fd70_0 .net "c_in", 0 0, L_0x5555565297c0;  1 drivers
v0x55555604fe30_0 .net "c_out", 0 0, L_0x5555565293e0;  1 drivers
v0x55555607b8c0_0 .net "s", 0 0, L_0x555556529170;  1 drivers
v0x55555607b960_0 .net "x", 0 0, L_0x5555565294f0;  1 drivers
v0x55555607cda0_0 .net "y", 0 0, L_0x555556529690;  1 drivers
S_0x555556078aa0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555556204200;
 .timescale -12 -12;
P_0x5555561e6a80 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556079ed0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556078aa0;
 .timescale -12 -12;
S_0x555556075c80 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556079ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556529620 .functor XOR 1, L_0x555556529da0, L_0x555556529ed0, C4<0>, C4<0>;
L_0x555556529980 .functor XOR 1, L_0x555556529620, L_0x55555652a090, C4<0>, C4<0>;
L_0x5555565299f0 .functor AND 1, L_0x555556529ed0, L_0x55555652a090, C4<1>, C4<1>;
L_0x555556529a60 .functor AND 1, L_0x555556529da0, L_0x555556529ed0, C4<1>, C4<1>;
L_0x555556529ad0 .functor OR 1, L_0x5555565299f0, L_0x555556529a60, C4<0>, C4<0>;
L_0x555556529be0 .functor AND 1, L_0x555556529da0, L_0x55555652a090, C4<1>, C4<1>;
L_0x555556529c90 .functor OR 1, L_0x555556529ad0, L_0x555556529be0, C4<0>, C4<0>;
v0x5555560770b0_0 .net *"_ivl_0", 0 0, L_0x555556529620;  1 drivers
v0x5555560771b0_0 .net *"_ivl_10", 0 0, L_0x555556529be0;  1 drivers
v0x555556072e60_0 .net *"_ivl_4", 0 0, L_0x5555565299f0;  1 drivers
v0x555556072f20_0 .net *"_ivl_6", 0 0, L_0x555556529a60;  1 drivers
v0x555556074290_0 .net *"_ivl_8", 0 0, L_0x555556529ad0;  1 drivers
v0x555556070040_0 .net "c_in", 0 0, L_0x55555652a090;  1 drivers
v0x555556070100_0 .net "c_out", 0 0, L_0x555556529c90;  1 drivers
v0x555556071470_0 .net "s", 0 0, L_0x555556529980;  1 drivers
v0x555556071510_0 .net "x", 0 0, L_0x555556529da0;  1 drivers
v0x55555606d2d0_0 .net "y", 0 0, L_0x555556529ed0;  1 drivers
S_0x55555606e650 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555556204200;
 .timescale -12 -12;
P_0x55555589b280 .param/l "i" 0 16 14, +C4<0110>;
S_0x55555606a400 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555606e650;
 .timescale -12 -12;
S_0x55555606b830 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555606a400;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555652a1c0 .functor XOR 1, L_0x55555652a6a0, L_0x55555652a870, C4<0>, C4<0>;
L_0x55555652a230 .functor XOR 1, L_0x55555652a1c0, L_0x55555652a910, C4<0>, C4<0>;
L_0x55555652a2a0 .functor AND 1, L_0x55555652a870, L_0x55555652a910, C4<1>, C4<1>;
L_0x55555652a310 .functor AND 1, L_0x55555652a6a0, L_0x55555652a870, C4<1>, C4<1>;
L_0x55555652a3d0 .functor OR 1, L_0x55555652a2a0, L_0x55555652a310, C4<0>, C4<0>;
L_0x55555652a4e0 .functor AND 1, L_0x55555652a6a0, L_0x55555652a910, C4<1>, C4<1>;
L_0x55555652a590 .functor OR 1, L_0x55555652a3d0, L_0x55555652a4e0, C4<0>, C4<0>;
v0x5555560675e0_0 .net *"_ivl_0", 0 0, L_0x55555652a1c0;  1 drivers
v0x5555560676e0_0 .net *"_ivl_10", 0 0, L_0x55555652a4e0;  1 drivers
v0x555556068a10_0 .net *"_ivl_4", 0 0, L_0x55555652a2a0;  1 drivers
v0x555556068af0_0 .net *"_ivl_6", 0 0, L_0x55555652a310;  1 drivers
v0x5555560647c0_0 .net *"_ivl_8", 0 0, L_0x55555652a3d0;  1 drivers
v0x555556065bf0_0 .net "c_in", 0 0, L_0x55555652a910;  1 drivers
v0x555556065cb0_0 .net "c_out", 0 0, L_0x55555652a590;  1 drivers
v0x5555560619a0_0 .net "s", 0 0, L_0x55555652a230;  1 drivers
v0x555556061a40_0 .net "x", 0 0, L_0x55555652a6a0;  1 drivers
v0x555556062e80_0 .net "y", 0 0, L_0x55555652a870;  1 drivers
S_0x55555605eb80 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555556204200;
 .timescale -12 -12;
P_0x5555560648f0 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555605ffb0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555605eb80;
 .timescale -12 -12;
S_0x55555605bd60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555605ffb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555652aaf0 .functor XOR 1, L_0x55555652a7d0, L_0x55555652b170, C4<0>, C4<0>;
L_0x55555652ab60 .functor XOR 1, L_0x55555652aaf0, L_0x55555652aa40, C4<0>, C4<0>;
L_0x55555652abd0 .functor AND 1, L_0x55555652b170, L_0x55555652aa40, C4<1>, C4<1>;
L_0x55555652ac40 .functor AND 1, L_0x55555652a7d0, L_0x55555652b170, C4<1>, C4<1>;
L_0x55555652ad00 .functor OR 1, L_0x55555652abd0, L_0x55555652ac40, C4<0>, C4<0>;
L_0x55555652ae10 .functor AND 1, L_0x55555652a7d0, L_0x55555652aa40, C4<1>, C4<1>;
L_0x55555652aec0 .functor OR 1, L_0x55555652ad00, L_0x55555652ae10, C4<0>, C4<0>;
v0x55555605d190_0 .net *"_ivl_0", 0 0, L_0x55555652aaf0;  1 drivers
v0x55555605d290_0 .net *"_ivl_10", 0 0, L_0x55555652ae10;  1 drivers
v0x555556058f40_0 .net *"_ivl_4", 0 0, L_0x55555652abd0;  1 drivers
v0x555556059020_0 .net *"_ivl_6", 0 0, L_0x55555652ac40;  1 drivers
v0x55555605a370_0 .net *"_ivl_8", 0 0, L_0x55555652ad00;  1 drivers
v0x555556056120_0 .net "c_in", 0 0, L_0x55555652aa40;  1 drivers
v0x5555560561e0_0 .net "c_out", 0 0, L_0x55555652aec0;  1 drivers
v0x555556057550_0 .net "s", 0 0, L_0x55555652ab60;  1 drivers
v0x5555560575f0_0 .net "x", 0 0, L_0x55555652a7d0;  1 drivers
v0x5555560533b0_0 .net "y", 0 0, L_0x55555652b170;  1 drivers
S_0x555555fea2e0 .scope module, "multiplier_I" "multiplier_8_9Bit" 17 66, 18 2 0, S_0x5555561aae00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556015de0 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x555556015e20 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x55555608a090_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x55555608a150_0 .var "count", 4 0;
v0x555556087270_0 .var "data_valid", 0 0;
v0x555556087310_0 .net "in_0", 7 0, L_0x555556550800;  alias, 1 drivers
v0x5555560886a0_0 .net "in_1", 8 0, L_0x5555565668e0;  alias, 1 drivers
v0x555556084450_0 .var "input_0_exp", 16 0;
v0x555556084530_0 .var "o_busy", 0 0;
v0x555556085880_0 .var "out", 16 0;
v0x555556085960_0 .var "p", 16 0;
v0x55555609cec0_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x55555609cf60_0 .var "t", 16 0;
v0x5555560b17d0_0 .net "w_o", 16 0, L_0x5555565454c0;  1 drivers
v0x5555560b1890_0 .net "w_p", 16 0, v0x555556085960_0;  1 drivers
v0x5555560b2c00_0 .net "w_t", 16 0, v0x55555609cf60_0;  1 drivers
S_0x555556012fc0 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x555555fea2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555589fc70 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x555556091100_0 .net "answer", 16 0, L_0x5555565454c0;  alias, 1 drivers
v0x555556091200_0 .net "carry", 16 0, L_0x555556545ab0;  1 drivers
v0x55555608ceb0_0 .net "carry_out", 0 0, L_0x555556545320;  1 drivers
v0x55555608cf50_0 .net "input1", 16 0, v0x555556085960_0;  alias, 1 drivers
v0x55555608e2e0_0 .net "input2", 16 0, v0x55555609cf60_0;  alias, 1 drivers
L_0x55555653bb00 .part v0x555556085960_0, 0, 1;
L_0x55555653bbf0 .part v0x55555609cf60_0, 0, 1;
L_0x55555653c2b0 .part v0x555556085960_0, 1, 1;
L_0x55555653c3e0 .part v0x55555609cf60_0, 1, 1;
L_0x55555653c510 .part L_0x555556545ab0, 0, 1;
L_0x55555653cb20 .part v0x555556085960_0, 2, 1;
L_0x55555653cd20 .part v0x55555609cf60_0, 2, 1;
L_0x55555653cee0 .part L_0x555556545ab0, 1, 1;
L_0x55555653d4b0 .part v0x555556085960_0, 3, 1;
L_0x55555653d5e0 .part v0x55555609cf60_0, 3, 1;
L_0x55555653d770 .part L_0x555556545ab0, 2, 1;
L_0x55555653dd30 .part v0x555556085960_0, 4, 1;
L_0x55555653ded0 .part v0x55555609cf60_0, 4, 1;
L_0x55555653e000 .part L_0x555556545ab0, 3, 1;
L_0x55555653e5e0 .part v0x555556085960_0, 5, 1;
L_0x55555653e710 .part v0x55555609cf60_0, 5, 1;
L_0x55555653e8d0 .part L_0x555556545ab0, 4, 1;
L_0x55555653eee0 .part v0x555556085960_0, 6, 1;
L_0x55555653f0b0 .part v0x55555609cf60_0, 6, 1;
L_0x55555653f150 .part L_0x555556545ab0, 5, 1;
L_0x55555653f010 .part v0x555556085960_0, 7, 1;
L_0x55555653f780 .part v0x55555609cf60_0, 7, 1;
L_0x55555653f1f0 .part L_0x555556545ab0, 6, 1;
L_0x55555653fee0 .part v0x555556085960_0, 8, 1;
L_0x55555653f8b0 .part v0x55555609cf60_0, 8, 1;
L_0x555556540170 .part L_0x555556545ab0, 7, 1;
L_0x5555565407a0 .part v0x555556085960_0, 9, 1;
L_0x555556540840 .part v0x55555609cf60_0, 9, 1;
L_0x5555565402a0 .part L_0x555556545ab0, 8, 1;
L_0x555556540fe0 .part v0x555556085960_0, 10, 1;
L_0x555556541210 .part v0x55555609cf60_0, 10, 1;
L_0x555556541340 .part L_0x555556545ab0, 9, 1;
L_0x555556541a60 .part v0x555556085960_0, 11, 1;
L_0x555556541b90 .part v0x55555609cf60_0, 11, 1;
L_0x555556541de0 .part L_0x555556545ab0, 10, 1;
L_0x5555565423f0 .part v0x555556085960_0, 12, 1;
L_0x555556541cc0 .part v0x55555609cf60_0, 12, 1;
L_0x5555565426e0 .part L_0x555556545ab0, 11, 1;
L_0x555556542c90 .part v0x555556085960_0, 13, 1;
L_0x555556542dc0 .part v0x55555609cf60_0, 13, 1;
L_0x555556542810 .part L_0x555556545ab0, 12, 1;
L_0x555556543520 .part v0x555556085960_0, 14, 1;
L_0x555556542ef0 .part v0x55555609cf60_0, 14, 1;
L_0x555556543bd0 .part L_0x555556545ab0, 13, 1;
L_0x555556544200 .part v0x555556085960_0, 15, 1;
L_0x555556544330 .part v0x55555609cf60_0, 15, 1;
L_0x5555565445e0 .part L_0x555556545ab0, 14, 1;
L_0x555556544bf0 .part v0x555556085960_0, 16, 1;
L_0x555556544eb0 .part v0x55555609cf60_0, 16, 1;
L_0x555556544fe0 .part L_0x555556545ab0, 15, 1;
LS_0x5555565454c0_0_0 .concat8 [ 1 1 1 1], L_0x55555653b980, L_0x55555653bd50, L_0x55555653c6b0, L_0x55555653d0d0;
LS_0x5555565454c0_0_4 .concat8 [ 1 1 1 1], L_0x55555653d910, L_0x55555653e1c0, L_0x55555653ea70, L_0x55555653f310;
LS_0x5555565454c0_0_8 .concat8 [ 1 1 1 1], L_0x55555653fa70, L_0x555556540380, L_0x555556540b60, L_0x5555565415f0;
LS_0x5555565454c0_0_12 .concat8 [ 1 1 1 1], L_0x555556541f80, L_0x555556542520, L_0x5555565430b0, L_0x5555565438d0;
LS_0x5555565454c0_0_16 .concat8 [ 1 0 0 0], L_0x555556544780;
LS_0x5555565454c0_1_0 .concat8 [ 4 4 4 4], LS_0x5555565454c0_0_0, LS_0x5555565454c0_0_4, LS_0x5555565454c0_0_8, LS_0x5555565454c0_0_12;
LS_0x5555565454c0_1_4 .concat8 [ 1 0 0 0], LS_0x5555565454c0_0_16;
L_0x5555565454c0 .concat8 [ 16 1 0 0], LS_0x5555565454c0_1_0, LS_0x5555565454c0_1_4;
LS_0x555556545ab0_0_0 .concat8 [ 1 1 1 1], L_0x55555653b9f0, L_0x55555653c1a0, L_0x55555653ca10, L_0x55555653d3a0;
LS_0x555556545ab0_0_4 .concat8 [ 1 1 1 1], L_0x55555653dc20, L_0x55555653e4d0, L_0x55555653edd0, L_0x55555653f670;
LS_0x555556545ab0_0_8 .concat8 [ 1 1 1 1], L_0x55555653fdd0, L_0x555556540690, L_0x555556540ed0, L_0x555556541950;
LS_0x555556545ab0_0_12 .concat8 [ 1 1 1 1], L_0x5555565422e0, L_0x555556542b80, L_0x555556543410, L_0x5555565440f0;
LS_0x555556545ab0_0_16 .concat8 [ 1 0 0 0], L_0x555556544ae0;
LS_0x555556545ab0_1_0 .concat8 [ 4 4 4 4], LS_0x555556545ab0_0_0, LS_0x555556545ab0_0_4, LS_0x555556545ab0_0_8, LS_0x555556545ab0_0_12;
LS_0x555556545ab0_1_4 .concat8 [ 1 0 0 0], LS_0x555556545ab0_0_16;
L_0x555556545ab0 .concat8 [ 16 1 0 0], LS_0x555556545ab0_1_0, LS_0x555556545ab0_1_4;
L_0x555556545320 .part L_0x555556545ab0, 16, 1;
S_0x5555560143f0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x55555589f350 .param/l "i" 0 16 14, +C4<00>;
S_0x5555560101a0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555560143f0;
 .timescale -12 -12;
S_0x5555560115d0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555560101a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555653b980 .functor XOR 1, L_0x55555653bb00, L_0x55555653bbf0, C4<0>, C4<0>;
L_0x55555653b9f0 .functor AND 1, L_0x55555653bb00, L_0x55555653bbf0, C4<1>, C4<1>;
v0x5555560172b0_0 .net "c", 0 0, L_0x55555653b9f0;  1 drivers
v0x55555600d380_0 .net "s", 0 0, L_0x55555653b980;  1 drivers
v0x55555600d440_0 .net "x", 0 0, L_0x55555653bb00;  1 drivers
v0x55555600e7b0_0 .net "y", 0 0, L_0x55555653bbf0;  1 drivers
S_0x55555600a560 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x5555558a5850 .param/l "i" 0 16 14, +C4<01>;
S_0x55555600b990 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555600a560;
 .timescale -12 -12;
S_0x555556007740 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555600b990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555653bce0 .functor XOR 1, L_0x55555653c2b0, L_0x55555653c3e0, C4<0>, C4<0>;
L_0x55555653bd50 .functor XOR 1, L_0x55555653bce0, L_0x55555653c510, C4<0>, C4<0>;
L_0x55555653be10 .functor AND 1, L_0x55555653c3e0, L_0x55555653c510, C4<1>, C4<1>;
L_0x55555653bf20 .functor AND 1, L_0x55555653c2b0, L_0x55555653c3e0, C4<1>, C4<1>;
L_0x55555653bfe0 .functor OR 1, L_0x55555653be10, L_0x55555653bf20, C4<0>, C4<0>;
L_0x55555653c0f0 .functor AND 1, L_0x55555653c2b0, L_0x55555653c510, C4<1>, C4<1>;
L_0x55555653c1a0 .functor OR 1, L_0x55555653bfe0, L_0x55555653c0f0, C4<0>, C4<0>;
v0x555556008b70_0 .net *"_ivl_0", 0 0, L_0x55555653bce0;  1 drivers
v0x555556008c70_0 .net *"_ivl_10", 0 0, L_0x55555653c0f0;  1 drivers
v0x555556004920_0 .net *"_ivl_4", 0 0, L_0x55555653be10;  1 drivers
v0x5555560049e0_0 .net *"_ivl_6", 0 0, L_0x55555653bf20;  1 drivers
v0x555556005d50_0 .net *"_ivl_8", 0 0, L_0x55555653bfe0;  1 drivers
v0x555556001b00_0 .net "c_in", 0 0, L_0x55555653c510;  1 drivers
v0x555556001bc0_0 .net "c_out", 0 0, L_0x55555653c1a0;  1 drivers
v0x555556002f30_0 .net "s", 0 0, L_0x55555653bd50;  1 drivers
v0x555556002fd0_0 .net "x", 0 0, L_0x55555653c2b0;  1 drivers
v0x555555ffece0_0 .net "y", 0 0, L_0x55555653c3e0;  1 drivers
S_0x555556000110 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x555556005e80 .param/l "i" 0 16 14, +C4<010>;
S_0x555555ffbec0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556000110;
 .timescale -12 -12;
S_0x555555ffd2f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ffbec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555653c640 .functor XOR 1, L_0x55555653cb20, L_0x55555653cd20, C4<0>, C4<0>;
L_0x55555653c6b0 .functor XOR 1, L_0x55555653c640, L_0x55555653cee0, C4<0>, C4<0>;
L_0x55555653c720 .functor AND 1, L_0x55555653cd20, L_0x55555653cee0, C4<1>, C4<1>;
L_0x55555653c790 .functor AND 1, L_0x55555653cb20, L_0x55555653cd20, C4<1>, C4<1>;
L_0x55555653c850 .functor OR 1, L_0x55555653c720, L_0x55555653c790, C4<0>, C4<0>;
L_0x55555653c960 .functor AND 1, L_0x55555653cb20, L_0x55555653cee0, C4<1>, C4<1>;
L_0x55555653ca10 .functor OR 1, L_0x55555653c850, L_0x55555653c960, C4<0>, C4<0>;
v0x555555ff90a0_0 .net *"_ivl_0", 0 0, L_0x55555653c640;  1 drivers
v0x555555ff91a0_0 .net *"_ivl_10", 0 0, L_0x55555653c960;  1 drivers
v0x555555ffa4d0_0 .net *"_ivl_4", 0 0, L_0x55555653c720;  1 drivers
v0x555555ffa5b0_0 .net *"_ivl_6", 0 0, L_0x55555653c790;  1 drivers
v0x555555ff6280_0 .net *"_ivl_8", 0 0, L_0x55555653c850;  1 drivers
v0x555555ff76b0_0 .net "c_in", 0 0, L_0x55555653cee0;  1 drivers
v0x555555ff7770_0 .net "c_out", 0 0, L_0x55555653ca10;  1 drivers
v0x555555ff3460_0 .net "s", 0 0, L_0x55555653c6b0;  1 drivers
v0x555555ff3500_0 .net "x", 0 0, L_0x55555653cb20;  1 drivers
v0x555555ff4890_0 .net "y", 0 0, L_0x55555653cd20;  1 drivers
S_0x555555ff0640 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x555555896800 .param/l "i" 0 16 14, +C4<011>;
S_0x555555ff1a70 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ff0640;
 .timescale -12 -12;
S_0x555555fed820 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ff1a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555653d060 .functor XOR 1, L_0x55555653d4b0, L_0x55555653d5e0, C4<0>, C4<0>;
L_0x55555653d0d0 .functor XOR 1, L_0x55555653d060, L_0x55555653d770, C4<0>, C4<0>;
L_0x55555653d140 .functor AND 1, L_0x55555653d5e0, L_0x55555653d770, C4<1>, C4<1>;
L_0x55555653d1b0 .functor AND 1, L_0x55555653d4b0, L_0x55555653d5e0, C4<1>, C4<1>;
L_0x55555653d220 .functor OR 1, L_0x55555653d140, L_0x55555653d1b0, C4<0>, C4<0>;
L_0x55555653d330 .functor AND 1, L_0x55555653d4b0, L_0x55555653d770, C4<1>, C4<1>;
L_0x55555653d3a0 .functor OR 1, L_0x55555653d220, L_0x55555653d330, C4<0>, C4<0>;
v0x555555feec50_0 .net *"_ivl_0", 0 0, L_0x55555653d060;  1 drivers
v0x555555feed50_0 .net *"_ivl_10", 0 0, L_0x55555653d330;  1 drivers
v0x555555feaa00_0 .net *"_ivl_4", 0 0, L_0x55555653d140;  1 drivers
v0x555555feaae0_0 .net *"_ivl_6", 0 0, L_0x55555653d1b0;  1 drivers
v0x555555febe30_0 .net *"_ivl_8", 0 0, L_0x55555653d220;  1 drivers
v0x55555601d030_0 .net "c_in", 0 0, L_0x55555653d770;  1 drivers
v0x55555601d0f0_0 .net "c_out", 0 0, L_0x55555653d3a0;  1 drivers
v0x555556048b80_0 .net "s", 0 0, L_0x55555653d0d0;  1 drivers
v0x555556048c20_0 .net "x", 0 0, L_0x55555653d4b0;  1 drivers
v0x555556049fb0_0 .net "y", 0 0, L_0x55555653d5e0;  1 drivers
S_0x555556045d60 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x555555893850 .param/l "i" 0 16 14, +C4<0100>;
S_0x555556047190 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556045d60;
 .timescale -12 -12;
S_0x555556042f40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556047190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555653d8a0 .functor XOR 1, L_0x55555653dd30, L_0x55555653ded0, C4<0>, C4<0>;
L_0x55555653d910 .functor XOR 1, L_0x55555653d8a0, L_0x55555653e000, C4<0>, C4<0>;
L_0x55555653d980 .functor AND 1, L_0x55555653ded0, L_0x55555653e000, C4<1>, C4<1>;
L_0x55555653d9f0 .functor AND 1, L_0x55555653dd30, L_0x55555653ded0, C4<1>, C4<1>;
L_0x55555653da60 .functor OR 1, L_0x55555653d980, L_0x55555653d9f0, C4<0>, C4<0>;
L_0x55555653db70 .functor AND 1, L_0x55555653dd30, L_0x55555653e000, C4<1>, C4<1>;
L_0x55555653dc20 .functor OR 1, L_0x55555653da60, L_0x55555653db70, C4<0>, C4<0>;
v0x555556044370_0 .net *"_ivl_0", 0 0, L_0x55555653d8a0;  1 drivers
v0x555556044470_0 .net *"_ivl_10", 0 0, L_0x55555653db70;  1 drivers
v0x555556040120_0 .net *"_ivl_4", 0 0, L_0x55555653d980;  1 drivers
v0x555556040200_0 .net *"_ivl_6", 0 0, L_0x55555653d9f0;  1 drivers
v0x555556041550_0 .net *"_ivl_8", 0 0, L_0x55555653da60;  1 drivers
v0x55555603d300_0 .net "c_in", 0 0, L_0x55555653e000;  1 drivers
v0x55555603d3c0_0 .net "c_out", 0 0, L_0x55555653dc20;  1 drivers
v0x55555603e730_0 .net "s", 0 0, L_0x55555653d910;  1 drivers
v0x55555603e7d0_0 .net "x", 0 0, L_0x55555653dd30;  1 drivers
v0x55555603a590_0 .net "y", 0 0, L_0x55555653ded0;  1 drivers
S_0x55555603b910 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x555556041680 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555560376c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555603b910;
 .timescale -12 -12;
S_0x555556038af0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560376c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555653de60 .functor XOR 1, L_0x55555653e5e0, L_0x55555653e710, C4<0>, C4<0>;
L_0x55555653e1c0 .functor XOR 1, L_0x55555653de60, L_0x55555653e8d0, C4<0>, C4<0>;
L_0x55555653e230 .functor AND 1, L_0x55555653e710, L_0x55555653e8d0, C4<1>, C4<1>;
L_0x55555653e2a0 .functor AND 1, L_0x55555653e5e0, L_0x55555653e710, C4<1>, C4<1>;
L_0x55555653e310 .functor OR 1, L_0x55555653e230, L_0x55555653e2a0, C4<0>, C4<0>;
L_0x55555653e420 .functor AND 1, L_0x55555653e5e0, L_0x55555653e8d0, C4<1>, C4<1>;
L_0x55555653e4d0 .functor OR 1, L_0x55555653e310, L_0x55555653e420, C4<0>, C4<0>;
v0x5555560348a0_0 .net *"_ivl_0", 0 0, L_0x55555653de60;  1 drivers
v0x5555560349a0_0 .net *"_ivl_10", 0 0, L_0x55555653e420;  1 drivers
v0x555556035cd0_0 .net *"_ivl_4", 0 0, L_0x55555653e230;  1 drivers
v0x555556035d90_0 .net *"_ivl_6", 0 0, L_0x55555653e2a0;  1 drivers
v0x555556031a80_0 .net *"_ivl_8", 0 0, L_0x55555653e310;  1 drivers
v0x555556032eb0_0 .net "c_in", 0 0, L_0x55555653e8d0;  1 drivers
v0x555556032f70_0 .net "c_out", 0 0, L_0x55555653e4d0;  1 drivers
v0x55555602ec60_0 .net "s", 0 0, L_0x55555653e1c0;  1 drivers
v0x55555602ed00_0 .net "x", 0 0, L_0x55555653e5e0;  1 drivers
v0x555556030140_0 .net "y", 0 0, L_0x55555653e710;  1 drivers
S_0x55555602be40 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x55555588f1b0 .param/l "i" 0 16 14, +C4<0110>;
S_0x55555602d270 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555602be40;
 .timescale -12 -12;
S_0x555556029020 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555602d270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555653ea00 .functor XOR 1, L_0x55555653eee0, L_0x55555653f0b0, C4<0>, C4<0>;
L_0x55555653ea70 .functor XOR 1, L_0x55555653ea00, L_0x55555653f150, C4<0>, C4<0>;
L_0x55555653eae0 .functor AND 1, L_0x55555653f0b0, L_0x55555653f150, C4<1>, C4<1>;
L_0x55555653eb50 .functor AND 1, L_0x55555653eee0, L_0x55555653f0b0, C4<1>, C4<1>;
L_0x55555653ec10 .functor OR 1, L_0x55555653eae0, L_0x55555653eb50, C4<0>, C4<0>;
L_0x55555653ed20 .functor AND 1, L_0x55555653eee0, L_0x55555653f150, C4<1>, C4<1>;
L_0x55555653edd0 .functor OR 1, L_0x55555653ec10, L_0x55555653ed20, C4<0>, C4<0>;
v0x55555602a450_0 .net *"_ivl_0", 0 0, L_0x55555653ea00;  1 drivers
v0x55555602a550_0 .net *"_ivl_10", 0 0, L_0x55555653ed20;  1 drivers
v0x555556026200_0 .net *"_ivl_4", 0 0, L_0x55555653eae0;  1 drivers
v0x5555560262e0_0 .net *"_ivl_6", 0 0, L_0x55555653eb50;  1 drivers
v0x555556027630_0 .net *"_ivl_8", 0 0, L_0x55555653ec10;  1 drivers
v0x5555560233e0_0 .net "c_in", 0 0, L_0x55555653f150;  1 drivers
v0x5555560234a0_0 .net "c_out", 0 0, L_0x55555653edd0;  1 drivers
v0x555556024810_0 .net "s", 0 0, L_0x55555653ea70;  1 drivers
v0x5555560248b0_0 .net "x", 0 0, L_0x55555653eee0;  1 drivers
v0x555556020670_0 .net "y", 0 0, L_0x55555653f0b0;  1 drivers
S_0x5555560219f0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x555556027760 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555601d7a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560219f0;
 .timescale -12 -12;
S_0x55555601ebd0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555601d7a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555653f2a0 .functor XOR 1, L_0x55555653f010, L_0x55555653f780, C4<0>, C4<0>;
L_0x55555653f310 .functor XOR 1, L_0x55555653f2a0, L_0x55555653f1f0, C4<0>, C4<0>;
L_0x55555653f380 .functor AND 1, L_0x55555653f780, L_0x55555653f1f0, C4<1>, C4<1>;
L_0x55555653f3f0 .functor AND 1, L_0x55555653f010, L_0x55555653f780, C4<1>, C4<1>;
L_0x55555653f4b0 .functor OR 1, L_0x55555653f380, L_0x55555653f3f0, C4<0>, C4<0>;
L_0x55555653f5c0 .functor AND 1, L_0x55555653f010, L_0x55555653f1f0, C4<1>, C4<1>;
L_0x55555653f670 .functor OR 1, L_0x55555653f4b0, L_0x55555653f5c0, C4<0>, C4<0>;
v0x555555fbe110_0 .net *"_ivl_0", 0 0, L_0x55555653f2a0;  1 drivers
v0x555555fbe210_0 .net *"_ivl_10", 0 0, L_0x55555653f5c0;  1 drivers
v0x555555fcfc50_0 .net *"_ivl_4", 0 0, L_0x55555653f380;  1 drivers
v0x555555fcfd30_0 .net *"_ivl_6", 0 0, L_0x55555653f3f0;  1 drivers
v0x555555fd1080_0 .net *"_ivl_8", 0 0, L_0x55555653f4b0;  1 drivers
v0x555555fcce30_0 .net "c_in", 0 0, L_0x55555653f1f0;  1 drivers
v0x555555fccef0_0 .net "c_out", 0 0, L_0x55555653f670;  1 drivers
v0x555555fce260_0 .net "s", 0 0, L_0x55555653f310;  1 drivers
v0x555555fce300_0 .net "x", 0 0, L_0x55555653f010;  1 drivers
v0x555555fca0c0_0 .net "y", 0 0, L_0x55555653f780;  1 drivers
S_0x555555fcb440 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x555555892ff0 .param/l "i" 0 16 14, +C4<01000>;
S_0x555555fc8620 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555fcb440;
 .timescale -12 -12;
S_0x555555fc43d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fc8620;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555653fa00 .functor XOR 1, L_0x55555653fee0, L_0x55555653f8b0, C4<0>, C4<0>;
L_0x55555653fa70 .functor XOR 1, L_0x55555653fa00, L_0x555556540170, C4<0>, C4<0>;
L_0x55555653fae0 .functor AND 1, L_0x55555653f8b0, L_0x555556540170, C4<1>, C4<1>;
L_0x55555653fb50 .functor AND 1, L_0x55555653fee0, L_0x55555653f8b0, C4<1>, C4<1>;
L_0x55555653fc10 .functor OR 1, L_0x55555653fae0, L_0x55555653fb50, C4<0>, C4<0>;
L_0x55555653fd20 .functor AND 1, L_0x55555653fee0, L_0x555556540170, C4<1>, C4<1>;
L_0x55555653fdd0 .functor OR 1, L_0x55555653fc10, L_0x55555653fd20, C4<0>, C4<0>;
v0x555555fc5800_0 .net *"_ivl_0", 0 0, L_0x55555653fa00;  1 drivers
v0x555555fc5900_0 .net *"_ivl_10", 0 0, L_0x55555653fd20;  1 drivers
v0x555555fc15b0_0 .net *"_ivl_4", 0 0, L_0x55555653fae0;  1 drivers
v0x555555fc1690_0 .net *"_ivl_6", 0 0, L_0x55555653fb50;  1 drivers
v0x555555fc29e0_0 .net *"_ivl_8", 0 0, L_0x55555653fc10;  1 drivers
v0x555555fbe790_0 .net "c_in", 0 0, L_0x555556540170;  1 drivers
v0x555555fbe850_0 .net "c_out", 0 0, L_0x55555653fdd0;  1 drivers
v0x555555fbfbc0_0 .net "s", 0 0, L_0x55555653fa70;  1 drivers
v0x555555fbfc60_0 .net "x", 0 0, L_0x55555653fee0;  1 drivers
v0x555555fd3d30_0 .net "y", 0 0, L_0x55555653f8b0;  1 drivers
S_0x555555fe5810 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x555555fc2b10 .param/l "i" 0 16 14, +C4<01001>;
S_0x555555fe6c40 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555fe5810;
 .timescale -12 -12;
S_0x555555fe29f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fe6c40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556540010 .functor XOR 1, L_0x5555565407a0, L_0x555556540840, C4<0>, C4<0>;
L_0x555556540380 .functor XOR 1, L_0x555556540010, L_0x5555565402a0, C4<0>, C4<0>;
L_0x5555565403f0 .functor AND 1, L_0x555556540840, L_0x5555565402a0, C4<1>, C4<1>;
L_0x555556540460 .functor AND 1, L_0x5555565407a0, L_0x555556540840, C4<1>, C4<1>;
L_0x5555565404d0 .functor OR 1, L_0x5555565403f0, L_0x555556540460, C4<0>, C4<0>;
L_0x5555565405e0 .functor AND 1, L_0x5555565407a0, L_0x5555565402a0, C4<1>, C4<1>;
L_0x555556540690 .functor OR 1, L_0x5555565404d0, L_0x5555565405e0, C4<0>, C4<0>;
v0x555555fe3e20_0 .net *"_ivl_0", 0 0, L_0x555556540010;  1 drivers
v0x555555fe3f20_0 .net *"_ivl_10", 0 0, L_0x5555565405e0;  1 drivers
v0x555555fdfbd0_0 .net *"_ivl_4", 0 0, L_0x5555565403f0;  1 drivers
v0x555555fdfcb0_0 .net *"_ivl_6", 0 0, L_0x555556540460;  1 drivers
v0x555555fe1000_0 .net *"_ivl_8", 0 0, L_0x5555565404d0;  1 drivers
v0x555555fdcdb0_0 .net "c_in", 0 0, L_0x5555565402a0;  1 drivers
v0x555555fdce70_0 .net "c_out", 0 0, L_0x555556540690;  1 drivers
v0x555555fde1e0_0 .net "s", 0 0, L_0x555556540380;  1 drivers
v0x555555fde280_0 .net "x", 0 0, L_0x5555565407a0;  1 drivers
v0x555555fda040_0 .net "y", 0 0, L_0x555556540840;  1 drivers
S_0x555555fdb3c0 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x555555fe1130 .param/l "i" 0 16 14, +C4<01010>;
S_0x555555fd7170 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555fdb3c0;
 .timescale -12 -12;
S_0x555555fd85a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fd7170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556540af0 .functor XOR 1, L_0x555556540fe0, L_0x555556541210, C4<0>, C4<0>;
L_0x555556540b60 .functor XOR 1, L_0x555556540af0, L_0x555556541340, C4<0>, C4<0>;
L_0x555556540bd0 .functor AND 1, L_0x555556541210, L_0x555556541340, C4<1>, C4<1>;
L_0x555556540c90 .functor AND 1, L_0x555556540fe0, L_0x555556541210, C4<1>, C4<1>;
L_0x555556540d50 .functor OR 1, L_0x555556540bd0, L_0x555556540c90, C4<0>, C4<0>;
L_0x555556540e60 .functor AND 1, L_0x555556540fe0, L_0x555556541340, C4<1>, C4<1>;
L_0x555556540ed0 .functor OR 1, L_0x555556540d50, L_0x555556540e60, C4<0>, C4<0>;
v0x555555fd4350_0 .net *"_ivl_0", 0 0, L_0x555556540af0;  1 drivers
v0x555555fd4450_0 .net *"_ivl_10", 0 0, L_0x555556540e60;  1 drivers
v0x555555fd5780_0 .net *"_ivl_4", 0 0, L_0x555556540bd0;  1 drivers
v0x555555fd5860_0 .net *"_ivl_6", 0 0, L_0x555556540c90;  1 drivers
v0x555555fb8f30_0 .net *"_ivl_8", 0 0, L_0x555556540d50;  1 drivers
v0x555555fba360_0 .net "c_in", 0 0, L_0x555556541340;  1 drivers
v0x555555fba420_0 .net "c_out", 0 0, L_0x555556540ed0;  1 drivers
v0x555555fb6110_0 .net "s", 0 0, L_0x555556540b60;  1 drivers
v0x555555fb61b0_0 .net "x", 0 0, L_0x555556540fe0;  1 drivers
v0x555555fb75f0_0 .net "y", 0 0, L_0x555556541210;  1 drivers
S_0x555555fb32f0 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x555555fb9060 .param/l "i" 0 16 14, +C4<01011>;
S_0x555555fb4720 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555fb32f0;
 .timescale -12 -12;
S_0x555555fb04d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fb4720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556541580 .functor XOR 1, L_0x555556541a60, L_0x555556541b90, C4<0>, C4<0>;
L_0x5555565415f0 .functor XOR 1, L_0x555556541580, L_0x555556541de0, C4<0>, C4<0>;
L_0x555556541660 .functor AND 1, L_0x555556541b90, L_0x555556541de0, C4<1>, C4<1>;
L_0x5555565416d0 .functor AND 1, L_0x555556541a60, L_0x555556541b90, C4<1>, C4<1>;
L_0x555556541790 .functor OR 1, L_0x555556541660, L_0x5555565416d0, C4<0>, C4<0>;
L_0x5555565418a0 .functor AND 1, L_0x555556541a60, L_0x555556541de0, C4<1>, C4<1>;
L_0x555556541950 .functor OR 1, L_0x555556541790, L_0x5555565418a0, C4<0>, C4<0>;
v0x555555fb1900_0 .net *"_ivl_0", 0 0, L_0x555556541580;  1 drivers
v0x555555fb1a00_0 .net *"_ivl_10", 0 0, L_0x5555565418a0;  1 drivers
v0x555555fad6b0_0 .net *"_ivl_4", 0 0, L_0x555556541660;  1 drivers
v0x555555fad790_0 .net *"_ivl_6", 0 0, L_0x5555565416d0;  1 drivers
v0x555555faeae0_0 .net *"_ivl_8", 0 0, L_0x555556541790;  1 drivers
v0x555555faa890_0 .net "c_in", 0 0, L_0x555556541de0;  1 drivers
v0x555555faa950_0 .net "c_out", 0 0, L_0x555556541950;  1 drivers
v0x555555fabcc0_0 .net "s", 0 0, L_0x5555565415f0;  1 drivers
v0x555555fabd60_0 .net "x", 0 0, L_0x555556541a60;  1 drivers
v0x555555fa7b20_0 .net "y", 0 0, L_0x555556541b90;  1 drivers
S_0x555555fa8ea0 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x555555faec10 .param/l "i" 0 16 14, +C4<01100>;
S_0x555555fa4c50 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555fa8ea0;
 .timescale -12 -12;
S_0x555555fa6080 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555fa4c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556541f10 .functor XOR 1, L_0x5555565423f0, L_0x555556541cc0, C4<0>, C4<0>;
L_0x555556541f80 .functor XOR 1, L_0x555556541f10, L_0x5555565426e0, C4<0>, C4<0>;
L_0x555556541ff0 .functor AND 1, L_0x555556541cc0, L_0x5555565426e0, C4<1>, C4<1>;
L_0x555556542060 .functor AND 1, L_0x5555565423f0, L_0x555556541cc0, C4<1>, C4<1>;
L_0x555556542120 .functor OR 1, L_0x555556541ff0, L_0x555556542060, C4<0>, C4<0>;
L_0x555556542230 .functor AND 1, L_0x5555565423f0, L_0x5555565426e0, C4<1>, C4<1>;
L_0x5555565422e0 .functor OR 1, L_0x555556542120, L_0x555556542230, C4<0>, C4<0>;
v0x5555560e7ec0_0 .net *"_ivl_0", 0 0, L_0x555556541f10;  1 drivers
v0x5555560e7fc0_0 .net *"_ivl_10", 0 0, L_0x555556542230;  1 drivers
v0x5555560cefa0_0 .net *"_ivl_4", 0 0, L_0x555556541ff0;  1 drivers
v0x5555560cf080_0 .net *"_ivl_6", 0 0, L_0x555556542060;  1 drivers
v0x5555560e38b0_0 .net *"_ivl_8", 0 0, L_0x555556542120;  1 drivers
v0x5555560e4ce0_0 .net "c_in", 0 0, L_0x5555565426e0;  1 drivers
v0x5555560e4da0_0 .net "c_out", 0 0, L_0x5555565422e0;  1 drivers
v0x5555560e0a90_0 .net "s", 0 0, L_0x555556541f80;  1 drivers
v0x5555560e0b30_0 .net "x", 0 0, L_0x5555565423f0;  1 drivers
v0x5555560e1f70_0 .net "y", 0 0, L_0x555556541cc0;  1 drivers
S_0x5555560ddc70 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x5555560e39e0 .param/l "i" 0 16 14, +C4<01101>;
S_0x5555560df0a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560ddc70;
 .timescale -12 -12;
S_0x5555560dae50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560df0a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556541d60 .functor XOR 1, L_0x555556542c90, L_0x555556542dc0, C4<0>, C4<0>;
L_0x555556542520 .functor XOR 1, L_0x555556541d60, L_0x555556542810, C4<0>, C4<0>;
L_0x555556542590 .functor AND 1, L_0x555556542dc0, L_0x555556542810, C4<1>, C4<1>;
L_0x555556542950 .functor AND 1, L_0x555556542c90, L_0x555556542dc0, C4<1>, C4<1>;
L_0x5555565429c0 .functor OR 1, L_0x555556542590, L_0x555556542950, C4<0>, C4<0>;
L_0x555556542ad0 .functor AND 1, L_0x555556542c90, L_0x555556542810, C4<1>, C4<1>;
L_0x555556542b80 .functor OR 1, L_0x5555565429c0, L_0x555556542ad0, C4<0>, C4<0>;
v0x5555560dc280_0 .net *"_ivl_0", 0 0, L_0x555556541d60;  1 drivers
v0x5555560dc380_0 .net *"_ivl_10", 0 0, L_0x555556542ad0;  1 drivers
v0x5555560d8030_0 .net *"_ivl_4", 0 0, L_0x555556542590;  1 drivers
v0x5555560d8110_0 .net *"_ivl_6", 0 0, L_0x555556542950;  1 drivers
v0x5555560d9460_0 .net *"_ivl_8", 0 0, L_0x5555565429c0;  1 drivers
v0x5555560d5210_0 .net "c_in", 0 0, L_0x555556542810;  1 drivers
v0x5555560d52d0_0 .net "c_out", 0 0, L_0x555556542b80;  1 drivers
v0x5555560d6640_0 .net "s", 0 0, L_0x555556542520;  1 drivers
v0x5555560d66e0_0 .net "x", 0 0, L_0x555556542c90;  1 drivers
v0x5555560d24a0_0 .net "y", 0 0, L_0x555556542dc0;  1 drivers
S_0x5555560d3820 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x5555560d9590 .param/l "i" 0 16 14, +C4<01110>;
S_0x5555560cf620 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560d3820;
 .timescale -12 -12;
S_0x5555560d0a00 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560cf620;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556543040 .functor XOR 1, L_0x555556543520, L_0x555556542ef0, C4<0>, C4<0>;
L_0x5555565430b0 .functor XOR 1, L_0x555556543040, L_0x555556543bd0, C4<0>, C4<0>;
L_0x555556543120 .functor AND 1, L_0x555556542ef0, L_0x555556543bd0, C4<1>, C4<1>;
L_0x555556543190 .functor AND 1, L_0x555556543520, L_0x555556542ef0, C4<1>, C4<1>;
L_0x555556543250 .functor OR 1, L_0x555556543120, L_0x555556543190, C4<0>, C4<0>;
L_0x555556543360 .functor AND 1, L_0x555556543520, L_0x555556543bd0, C4<1>, C4<1>;
L_0x555556543410 .functor OR 1, L_0x555556543250, L_0x555556543360, C4<0>, C4<0>;
v0x5555560b5f60_0 .net *"_ivl_0", 0 0, L_0x555556543040;  1 drivers
v0x5555560b6060_0 .net *"_ivl_10", 0 0, L_0x555556543360;  1 drivers
v0x5555560ca870_0 .net *"_ivl_4", 0 0, L_0x555556543120;  1 drivers
v0x5555560ca950_0 .net *"_ivl_6", 0 0, L_0x555556543190;  1 drivers
v0x5555560cbca0_0 .net *"_ivl_8", 0 0, L_0x555556543250;  1 drivers
v0x5555560c7a50_0 .net "c_in", 0 0, L_0x555556543bd0;  1 drivers
v0x5555560c7b10_0 .net "c_out", 0 0, L_0x555556543410;  1 drivers
v0x5555560c8e80_0 .net "s", 0 0, L_0x5555565430b0;  1 drivers
v0x5555560c8f20_0 .net "x", 0 0, L_0x555556543520;  1 drivers
v0x5555560c4ce0_0 .net "y", 0 0, L_0x555556542ef0;  1 drivers
S_0x5555560c6060 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x5555560cbdd0 .param/l "i" 0 16 14, +C4<01111>;
S_0x5555560c1e10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560c6060;
 .timescale -12 -12;
S_0x5555560c3240 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560c1e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556543860 .functor XOR 1, L_0x555556544200, L_0x555556544330, C4<0>, C4<0>;
L_0x5555565438d0 .functor XOR 1, L_0x555556543860, L_0x5555565445e0, C4<0>, C4<0>;
L_0x555556543940 .functor AND 1, L_0x555556544330, L_0x5555565445e0, C4<1>, C4<1>;
L_0x555556543e70 .functor AND 1, L_0x555556544200, L_0x555556544330, C4<1>, C4<1>;
L_0x555556543f30 .functor OR 1, L_0x555556543940, L_0x555556543e70, C4<0>, C4<0>;
L_0x555556544040 .functor AND 1, L_0x555556544200, L_0x5555565445e0, C4<1>, C4<1>;
L_0x5555565440f0 .functor OR 1, L_0x555556543f30, L_0x555556544040, C4<0>, C4<0>;
v0x5555560beff0_0 .net *"_ivl_0", 0 0, L_0x555556543860;  1 drivers
v0x5555560bf0f0_0 .net *"_ivl_10", 0 0, L_0x555556544040;  1 drivers
v0x5555560c0420_0 .net *"_ivl_4", 0 0, L_0x555556543940;  1 drivers
v0x5555560c0500_0 .net *"_ivl_6", 0 0, L_0x555556543e70;  1 drivers
v0x5555560bc1d0_0 .net *"_ivl_8", 0 0, L_0x555556543f30;  1 drivers
v0x5555560bd600_0 .net "c_in", 0 0, L_0x5555565445e0;  1 drivers
v0x5555560bd6c0_0 .net "c_out", 0 0, L_0x5555565440f0;  1 drivers
v0x5555560b93b0_0 .net "s", 0 0, L_0x5555565438d0;  1 drivers
v0x5555560b9450_0 .net "x", 0 0, L_0x555556544200;  1 drivers
v0x5555560ba890_0 .net "y", 0 0, L_0x555556544330;  1 drivers
S_0x5555560b65e0 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x555556012fc0;
 .timescale -12 -12;
P_0x5555560b7ad0 .param/l "i" 0 16 14, +C4<010000>;
S_0x555556083ce0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560b65e0;
 .timescale -12 -12;
S_0x555556098730 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556083ce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556544710 .functor XOR 1, L_0x555556544bf0, L_0x555556544eb0, C4<0>, C4<0>;
L_0x555556544780 .functor XOR 1, L_0x555556544710, L_0x555556544fe0, C4<0>, C4<0>;
L_0x5555565447f0 .functor AND 1, L_0x555556544eb0, L_0x555556544fe0, C4<1>, C4<1>;
L_0x555556544860 .functor AND 1, L_0x555556544bf0, L_0x555556544eb0, C4<1>, C4<1>;
L_0x555556544920 .functor OR 1, L_0x5555565447f0, L_0x555556544860, C4<0>, C4<0>;
L_0x555556544a30 .functor AND 1, L_0x555556544bf0, L_0x555556544fe0, C4<1>, C4<1>;
L_0x555556544ae0 .functor OR 1, L_0x555556544920, L_0x555556544a30, C4<0>, C4<0>;
v0x555556099b60_0 .net *"_ivl_0", 0 0, L_0x555556544710;  1 drivers
v0x555556099c60_0 .net *"_ivl_10", 0 0, L_0x555556544a30;  1 drivers
v0x555556095910_0 .net *"_ivl_4", 0 0, L_0x5555565447f0;  1 drivers
v0x5555560959f0_0 .net *"_ivl_6", 0 0, L_0x555556544860;  1 drivers
v0x555556096d40_0 .net *"_ivl_8", 0 0, L_0x555556544920;  1 drivers
v0x555556092af0_0 .net "c_in", 0 0, L_0x555556544fe0;  1 drivers
v0x555556092bb0_0 .net "c_out", 0 0, L_0x555556544ae0;  1 drivers
v0x555556093f20_0 .net "s", 0 0, L_0x555556544780;  1 drivers
v0x555556093fc0_0 .net "x", 0 0, L_0x555556544bf0;  1 drivers
v0x55555608fcd0_0 .net "y", 0 0, L_0x555556544eb0;  1 drivers
S_0x5555560ae9b0 .scope module, "multiplier_R" "multiplier_8_9Bit" 17 57, 18 2 0, S_0x5555561aae00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x55555608b5d0 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x55555608b610 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x555555e5c6a0_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x555555e5c760_0 .var "count", 4 0;
v0x555555e58450_0 .var "data_valid", 0 0;
v0x555555e584f0_0 .net "in_0", 7 0, L_0x555556550930;  alias, 1 drivers
v0x555555e59880_0 .net "in_1", 8 0, L_0x555556566a10;  alias, 1 drivers
v0x555555f9b6c0_0 .var "input_0_exp", 16 0;
v0x555555f9b7a0_0 .var "o_busy", 0 0;
v0x555555f827a0_0 .var "out", 16 0;
v0x555555f82880_0 .var "p", 16 0;
v0x555555f970b0_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x555555f97150_0 .var "t", 16 0;
v0x555555f984e0_0 .net "w_o", 16 0, L_0x55555653a9d0;  1 drivers
v0x555555f985a0_0 .net "w_p", 16 0, v0x555555f82880_0;  1 drivers
v0x555555f94290_0 .net "w_t", 16 0, v0x555555f97150_0;  1 drivers
S_0x5555560abb90 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x5555560ae9b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555597dc00 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x555555e5e090_0 .net "answer", 16 0, L_0x55555653a9d0;  alias, 1 drivers
v0x555555e5e190_0 .net "carry", 16 0, L_0x55555653afc0;  1 drivers
v0x555555e5f4c0_0 .net "carry_out", 0 0, L_0x55555653b800;  1 drivers
v0x555555e5f560_0 .net "input1", 16 0, v0x555555f82880_0;  alias, 1 drivers
v0x555555e5b270_0 .net "input2", 16 0, v0x555555f97150_0;  alias, 1 drivers
L_0x555556530e40 .part v0x555555f82880_0, 0, 1;
L_0x555556530f30 .part v0x555555f97150_0, 0, 1;
L_0x5555565315b0 .part v0x555555f82880_0, 1, 1;
L_0x555556531650 .part v0x555555f97150_0, 1, 1;
L_0x555556531780 .part L_0x55555653afc0, 0, 1;
L_0x555556531d90 .part v0x555555f82880_0, 2, 1;
L_0x555556531f90 .part v0x555555f97150_0, 2, 1;
L_0x555556532150 .part L_0x55555653afc0, 1, 1;
L_0x555556532720 .part v0x555555f82880_0, 3, 1;
L_0x555556532850 .part v0x555555f97150_0, 3, 1;
L_0x5555565329e0 .part L_0x55555653afc0, 2, 1;
L_0x555556532fa0 .part v0x555555f82880_0, 4, 1;
L_0x5555565330d0 .part v0x555555f97150_0, 4, 1;
L_0x555556533200 .part L_0x55555653afc0, 3, 1;
L_0x555556533640 .part v0x555555f82880_0, 5, 1;
L_0x555556533770 .part v0x555555f97150_0, 5, 1;
L_0x555556533930 .part L_0x55555653afc0, 4, 1;
L_0x555556533f00 .part v0x555555f82880_0, 6, 1;
L_0x5555565341e0 .part v0x555555f97150_0, 6, 1;
L_0x555556534390 .part L_0x55555653afc0, 5, 1;
L_0x555556534140 .part v0x555555f82880_0, 7, 1;
L_0x555556534980 .part v0x555555f97150_0, 7, 1;
L_0x555556534430 .part L_0x55555653afc0, 6, 1;
L_0x5555565350a0 .part v0x555555f82880_0, 8, 1;
L_0x555556534ab0 .part v0x555555f97150_0, 8, 1;
L_0x555556535330 .part L_0x55555653afc0, 7, 1;
L_0x555556535a30 .part v0x555555f82880_0, 9, 1;
L_0x555556535ad0 .part v0x555555f97150_0, 9, 1;
L_0x555556535570 .part L_0x55555653afc0, 8, 1;
L_0x555556536270 .part v0x555555f82880_0, 10, 1;
L_0x5555565364a0 .part v0x555555f97150_0, 10, 1;
L_0x5555565365d0 .part L_0x55555653afc0, 9, 1;
L_0x555556536cf0 .part v0x555555f82880_0, 11, 1;
L_0x555556536e20 .part v0x555555f97150_0, 11, 1;
L_0x555556537070 .part L_0x55555653afc0, 10, 1;
L_0x555556537680 .part v0x555555f82880_0, 12, 1;
L_0x555556536f50 .part v0x555555f97150_0, 12, 1;
L_0x555556537970 .part L_0x55555653afc0, 11, 1;
L_0x555556538050 .part v0x555555f82880_0, 13, 1;
L_0x555556538180 .part v0x555555f97150_0, 13, 1;
L_0x555556537aa0 .part L_0x55555653afc0, 12, 1;
L_0x5555565388e0 .part v0x555555f82880_0, 14, 1;
L_0x5555565382b0 .part v0x555555f97150_0, 14, 1;
L_0x555556538f90 .part L_0x55555653afc0, 13, 1;
L_0x555556539710 .part v0x555555f82880_0, 15, 1;
L_0x555556539840 .part v0x555555f97150_0, 15, 1;
L_0x555556539af0 .part L_0x55555653afc0, 14, 1;
L_0x55555653a100 .part v0x555555f82880_0, 16, 1;
L_0x55555653a3c0 .part v0x555555f97150_0, 16, 1;
L_0x55555653a4f0 .part L_0x55555653afc0, 15, 1;
LS_0x55555653a9d0_0_0 .concat8 [ 1 1 1 1], L_0x555556530c10, L_0x555556531090, L_0x555556531920, L_0x555556532340;
LS_0x55555653a9d0_0_4 .concat8 [ 1 1 1 1], L_0x555556532b80, L_0x55555651e070, L_0x555556533ad0, L_0x555556534550;
LS_0x55555653a9d0_0_8 .concat8 [ 1 1 1 1], L_0x555556534c70, L_0x555556535650, L_0x555556535df0, L_0x555556536880;
LS_0x55555653a9d0_0_12 .concat8 [ 1 1 1 1], L_0x555556537210, L_0x555556537be0, L_0x555556538470, L_0x5555565392a0;
LS_0x55555653a9d0_0_16 .concat8 [ 1 0 0 0], L_0x555556539c90;
LS_0x55555653a9d0_1_0 .concat8 [ 4 4 4 4], LS_0x55555653a9d0_0_0, LS_0x55555653a9d0_0_4, LS_0x55555653a9d0_0_8, LS_0x55555653a9d0_0_12;
LS_0x55555653a9d0_1_4 .concat8 [ 1 0 0 0], LS_0x55555653a9d0_0_16;
L_0x55555653a9d0 .concat8 [ 16 1 0 0], LS_0x55555653a9d0_1_0, LS_0x55555653a9d0_1_4;
LS_0x55555653afc0_0_0 .concat8 [ 1 1 1 1], L_0x555556530d80, L_0x5555565314a0, L_0x555556531c80, L_0x555556532610;
LS_0x55555653afc0_0_4 .concat8 [ 1 1 1 1], L_0x555556532e90, L_0x555556533580, L_0x555556533df0, L_0x555556534870;
LS_0x55555653afc0_0_8 .concat8 [ 1 1 1 1], L_0x555556534f90, L_0x555556535920, L_0x555556536160, L_0x555556536be0;
LS_0x55555653afc0_0_12 .concat8 [ 1 1 1 1], L_0x555556537570, L_0x555556537f40, L_0x5555565387d0, L_0x555556539600;
LS_0x55555653afc0_0_16 .concat8 [ 1 0 0 0], L_0x555556539ff0;
LS_0x55555653afc0_1_0 .concat8 [ 4 4 4 4], LS_0x55555653afc0_0_0, LS_0x55555653afc0_0_4, LS_0x55555653afc0_0_8, LS_0x55555653afc0_0_12;
LS_0x55555653afc0_1_4 .concat8 [ 1 0 0 0], LS_0x55555653afc0_0_16;
L_0x55555653afc0 .concat8 [ 16 1 0 0], LS_0x55555653afc0_1_0, LS_0x55555653afc0_1_4;
L_0x55555653b800 .part L_0x55555653afc0, 16, 1;
S_0x5555560acfc0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x55555597ebf0 .param/l "i" 0 16 14, +C4<00>;
S_0x5555560a8d70 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555560acfc0;
 .timescale -12 -12;
S_0x5555560aa1a0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555560a8d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556530c10 .functor XOR 1, L_0x555556530e40, L_0x555556530f30, C4<0>, C4<0>;
L_0x555556530d80 .functor AND 1, L_0x555556530e40, L_0x555556530f30, C4<1>, C4<1>;
v0x5555560afe80_0 .net "c", 0 0, L_0x555556530d80;  1 drivers
v0x5555560a5f50_0 .net "s", 0 0, L_0x555556530c10;  1 drivers
v0x5555560a5ff0_0 .net "x", 0 0, L_0x555556530e40;  1 drivers
v0x5555560a7380_0 .net "y", 0 0, L_0x555556530f30;  1 drivers
S_0x5555560a3130 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555980130 .param/l "i" 0 16 14, +C4<01>;
S_0x5555560a4560 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555560a3130;
 .timescale -12 -12;
S_0x5555560a0310 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555560a4560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556531020 .functor XOR 1, L_0x5555565315b0, L_0x555556531650, C4<0>, C4<0>;
L_0x555556531090 .functor XOR 1, L_0x555556531020, L_0x555556531780, C4<0>, C4<0>;
L_0x555556531150 .functor AND 1, L_0x555556531650, L_0x555556531780, C4<1>, C4<1>;
L_0x555556531260 .functor AND 1, L_0x5555565315b0, L_0x555556531650, C4<1>, C4<1>;
L_0x555556531320 .functor OR 1, L_0x555556531150, L_0x555556531260, C4<0>, C4<0>;
L_0x555556531430 .functor AND 1, L_0x5555565315b0, L_0x555556531780, C4<1>, C4<1>;
L_0x5555565314a0 .functor OR 1, L_0x555556531320, L_0x555556531430, C4<0>, C4<0>;
v0x5555560a1740_0 .net *"_ivl_0", 0 0, L_0x555556531020;  1 drivers
v0x5555560a1840_0 .net *"_ivl_10", 0 0, L_0x555556531430;  1 drivers
v0x55555609d540_0 .net *"_ivl_4", 0 0, L_0x555556531150;  1 drivers
v0x55555609d620_0 .net *"_ivl_6", 0 0, L_0x555556531260;  1 drivers
v0x55555609e920_0 .net *"_ivl_8", 0 0, L_0x555556531320;  1 drivers
v0x555555f03570_0 .net "c_in", 0 0, L_0x555556531780;  1 drivers
v0x555555f03630_0 .net "c_out", 0 0, L_0x5555565314a0;  1 drivers
v0x555555f2f0c0_0 .net "s", 0 0, L_0x555556531090;  1 drivers
v0x555555f2f160_0 .net "x", 0 0, L_0x5555565315b0;  1 drivers
v0x555555f304f0_0 .net "y", 0 0, L_0x555556531650;  1 drivers
S_0x555555f2c2a0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555978480 .param/l "i" 0 16 14, +C4<010>;
S_0x555555f2d6d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f2c2a0;
 .timescale -12 -12;
S_0x555555f29480 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f2d6d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565318b0 .functor XOR 1, L_0x555556531d90, L_0x555556531f90, C4<0>, C4<0>;
L_0x555556531920 .functor XOR 1, L_0x5555565318b0, L_0x555556532150, C4<0>, C4<0>;
L_0x555556531990 .functor AND 1, L_0x555556531f90, L_0x555556532150, C4<1>, C4<1>;
L_0x555556531a00 .functor AND 1, L_0x555556531d90, L_0x555556531f90, C4<1>, C4<1>;
L_0x555556531ac0 .functor OR 1, L_0x555556531990, L_0x555556531a00, C4<0>, C4<0>;
L_0x555556531bd0 .functor AND 1, L_0x555556531d90, L_0x555556532150, C4<1>, C4<1>;
L_0x555556531c80 .functor OR 1, L_0x555556531ac0, L_0x555556531bd0, C4<0>, C4<0>;
v0x555555f2a8b0_0 .net *"_ivl_0", 0 0, L_0x5555565318b0;  1 drivers
v0x555555f2a9b0_0 .net *"_ivl_10", 0 0, L_0x555556531bd0;  1 drivers
v0x555555f26660_0 .net *"_ivl_4", 0 0, L_0x555556531990;  1 drivers
v0x555555f27a90_0 .net *"_ivl_6", 0 0, L_0x555556531a00;  1 drivers
v0x555555f27b70_0 .net *"_ivl_8", 0 0, L_0x555556531ac0;  1 drivers
v0x555555f23840_0 .net "c_in", 0 0, L_0x555556532150;  1 drivers
v0x555555f23900_0 .net "c_out", 0 0, L_0x555556531c80;  1 drivers
v0x555555f24c70_0 .net "s", 0 0, L_0x555556531920;  1 drivers
v0x555555f24d10_0 .net "x", 0 0, L_0x555556531d90;  1 drivers
v0x555555f20a20_0 .net "y", 0 0, L_0x555556531f90;  1 drivers
S_0x555555f21e50 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555977680 .param/l "i" 0 16 14, +C4<011>;
S_0x555555f1dc00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f21e50;
 .timescale -12 -12;
S_0x555555f1f030 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f1dc00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565322d0 .functor XOR 1, L_0x555556532720, L_0x555556532850, C4<0>, C4<0>;
L_0x555556532340 .functor XOR 1, L_0x5555565322d0, L_0x5555565329e0, C4<0>, C4<0>;
L_0x5555565323b0 .functor AND 1, L_0x555556532850, L_0x5555565329e0, C4<1>, C4<1>;
L_0x555556532420 .functor AND 1, L_0x555556532720, L_0x555556532850, C4<1>, C4<1>;
L_0x555556532490 .functor OR 1, L_0x5555565323b0, L_0x555556532420, C4<0>, C4<0>;
L_0x5555565325a0 .functor AND 1, L_0x555556532720, L_0x5555565329e0, C4<1>, C4<1>;
L_0x555556532610 .functor OR 1, L_0x555556532490, L_0x5555565325a0, C4<0>, C4<0>;
v0x555555f1ade0_0 .net *"_ivl_0", 0 0, L_0x5555565322d0;  1 drivers
v0x555555f1aee0_0 .net *"_ivl_10", 0 0, L_0x5555565325a0;  1 drivers
v0x555555f1c210_0 .net *"_ivl_4", 0 0, L_0x5555565323b0;  1 drivers
v0x555555f1c2f0_0 .net *"_ivl_6", 0 0, L_0x555556532420;  1 drivers
v0x555555f17fc0_0 .net *"_ivl_8", 0 0, L_0x555556532490;  1 drivers
v0x555555f193f0_0 .net "c_in", 0 0, L_0x5555565329e0;  1 drivers
v0x555555f194b0_0 .net "c_out", 0 0, L_0x555556532610;  1 drivers
v0x555555f151a0_0 .net "s", 0 0, L_0x555556532340;  1 drivers
v0x555555f15240_0 .net "x", 0 0, L_0x555556532720;  1 drivers
v0x555555f165d0_0 .net "y", 0 0, L_0x555556532850;  1 drivers
S_0x555555f12380 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555973cb0 .param/l "i" 0 16 14, +C4<0100>;
S_0x555555f137b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f12380;
 .timescale -12 -12;
S_0x555555f0f560 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f137b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556532b10 .functor XOR 1, L_0x555556532fa0, L_0x5555565330d0, C4<0>, C4<0>;
L_0x555556532b80 .functor XOR 1, L_0x555556532b10, L_0x555556533200, C4<0>, C4<0>;
L_0x555556532bf0 .functor AND 1, L_0x5555565330d0, L_0x555556533200, C4<1>, C4<1>;
L_0x555556532c60 .functor AND 1, L_0x555556532fa0, L_0x5555565330d0, C4<1>, C4<1>;
L_0x555556532cd0 .functor OR 1, L_0x555556532bf0, L_0x555556532c60, C4<0>, C4<0>;
L_0x555556532de0 .functor AND 1, L_0x555556532fa0, L_0x555556533200, C4<1>, C4<1>;
L_0x555556532e90 .functor OR 1, L_0x555556532cd0, L_0x555556532de0, C4<0>, C4<0>;
v0x555555f10990_0 .net *"_ivl_0", 0 0, L_0x555556532b10;  1 drivers
v0x555555f10a90_0 .net *"_ivl_10", 0 0, L_0x555556532de0;  1 drivers
v0x555555f0c740_0 .net *"_ivl_4", 0 0, L_0x555556532bf0;  1 drivers
v0x555555f0c820_0 .net *"_ivl_6", 0 0, L_0x555556532c60;  1 drivers
v0x555555f0db70_0 .net *"_ivl_8", 0 0, L_0x555556532cd0;  1 drivers
v0x555555f09920_0 .net "c_in", 0 0, L_0x555556533200;  1 drivers
v0x555555f099e0_0 .net "c_out", 0 0, L_0x555556532e90;  1 drivers
v0x555555f0ad50_0 .net "s", 0 0, L_0x555556532b80;  1 drivers
v0x555555f0adf0_0 .net "x", 0 0, L_0x555556532fa0;  1 drivers
v0x555555f06bb0_0 .net "y", 0 0, L_0x5555565330d0;  1 drivers
S_0x555555f07f30 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555f0dca0 .param/l "i" 0 16 14, +C4<0101>;
S_0x555555f03ce0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f07f30;
 .timescale -12 -12;
S_0x555555f05110 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f03ce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555610ae70 .functor XOR 1, L_0x555556533640, L_0x555556533770, C4<0>, C4<0>;
L_0x55555651e070 .functor XOR 1, L_0x55555610ae70, L_0x555556533930, C4<0>, C4<0>;
L_0x5555565333c0 .functor AND 1, L_0x555556533770, L_0x555556533930, C4<1>, C4<1>;
L_0x555556533430 .functor AND 1, L_0x555556533640, L_0x555556533770, C4<1>, C4<1>;
L_0x5555565334a0 .functor OR 1, L_0x5555565333c0, L_0x555556533430, C4<0>, C4<0>;
L_0x555556533510 .functor AND 1, L_0x555556533640, L_0x555556533930, C4<1>, C4<1>;
L_0x555556533580 .functor OR 1, L_0x5555565334a0, L_0x555556533510, C4<0>, C4<0>;
v0x555555e9dae0_0 .net *"_ivl_0", 0 0, L_0x55555610ae70;  1 drivers
v0x555555e9dbe0_0 .net *"_ivl_10", 0 0, L_0x555556533510;  1 drivers
v0x555555ec95e0_0 .net *"_ivl_4", 0 0, L_0x5555565333c0;  1 drivers
v0x555555ec96a0_0 .net *"_ivl_6", 0 0, L_0x555556533430;  1 drivers
v0x555555ecaa10_0 .net *"_ivl_8", 0 0, L_0x5555565334a0;  1 drivers
v0x555555ec67c0_0 .net "c_in", 0 0, L_0x555556533930;  1 drivers
v0x555555ec6880_0 .net "c_out", 0 0, L_0x555556533580;  1 drivers
v0x555555ec7bf0_0 .net "s", 0 0, L_0x55555651e070;  1 drivers
v0x555555ec7c90_0 .net "x", 0 0, L_0x555556533640;  1 drivers
v0x555555ec3a50_0 .net "y", 0 0, L_0x555556533770;  1 drivers
S_0x555555ec4dd0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555972ed0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555555ec0b80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ec4dd0;
 .timescale -12 -12;
S_0x555555ec1fb0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ec0b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556533a60 .functor XOR 1, L_0x555556533f00, L_0x5555565341e0, C4<0>, C4<0>;
L_0x555556533ad0 .functor XOR 1, L_0x555556533a60, L_0x555556534390, C4<0>, C4<0>;
L_0x555556533b40 .functor AND 1, L_0x5555565341e0, L_0x555556534390, C4<1>, C4<1>;
L_0x555556533bb0 .functor AND 1, L_0x555556533f00, L_0x5555565341e0, C4<1>, C4<1>;
L_0x555556533c70 .functor OR 1, L_0x555556533b40, L_0x555556533bb0, C4<0>, C4<0>;
L_0x555556533d80 .functor AND 1, L_0x555556533f00, L_0x555556534390, C4<1>, C4<1>;
L_0x555556533df0 .functor OR 1, L_0x555556533c70, L_0x555556533d80, C4<0>, C4<0>;
v0x555555ebdd60_0 .net *"_ivl_0", 0 0, L_0x555556533a60;  1 drivers
v0x555555ebde60_0 .net *"_ivl_10", 0 0, L_0x555556533d80;  1 drivers
v0x555555ebf190_0 .net *"_ivl_4", 0 0, L_0x555556533b40;  1 drivers
v0x555555ebf270_0 .net *"_ivl_6", 0 0, L_0x555556533bb0;  1 drivers
v0x555555ebaf40_0 .net *"_ivl_8", 0 0, L_0x555556533c70;  1 drivers
v0x555555ebc370_0 .net "c_in", 0 0, L_0x555556534390;  1 drivers
v0x555555ebc430_0 .net "c_out", 0 0, L_0x555556533df0;  1 drivers
v0x555555eb8120_0 .net "s", 0 0, L_0x555556533ad0;  1 drivers
v0x555555eb81c0_0 .net "x", 0 0, L_0x555556533f00;  1 drivers
v0x555555eb9600_0 .net "y", 0 0, L_0x5555565341e0;  1 drivers
S_0x555555eb5300 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555ebb070 .param/l "i" 0 16 14, +C4<0111>;
S_0x555555eb6730 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555eb5300;
 .timescale -12 -12;
S_0x555555eb24e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555eb6730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565344e0 .functor XOR 1, L_0x555556534140, L_0x555556534980, C4<0>, C4<0>;
L_0x555556534550 .functor XOR 1, L_0x5555565344e0, L_0x555556534430, C4<0>, C4<0>;
L_0x5555565345c0 .functor AND 1, L_0x555556534980, L_0x555556534430, C4<1>, C4<1>;
L_0x555556534630 .functor AND 1, L_0x555556534140, L_0x555556534980, C4<1>, C4<1>;
L_0x5555565346f0 .functor OR 1, L_0x5555565345c0, L_0x555556534630, C4<0>, C4<0>;
L_0x555556534800 .functor AND 1, L_0x555556534140, L_0x555556534430, C4<1>, C4<1>;
L_0x555556534870 .functor OR 1, L_0x5555565346f0, L_0x555556534800, C4<0>, C4<0>;
v0x555555eb3910_0 .net *"_ivl_0", 0 0, L_0x5555565344e0;  1 drivers
v0x555555eb3a10_0 .net *"_ivl_10", 0 0, L_0x555556534800;  1 drivers
v0x555555eaf6c0_0 .net *"_ivl_4", 0 0, L_0x5555565345c0;  1 drivers
v0x555555eaf7a0_0 .net *"_ivl_6", 0 0, L_0x555556534630;  1 drivers
v0x555555eb0af0_0 .net *"_ivl_8", 0 0, L_0x5555565346f0;  1 drivers
v0x555555eac8a0_0 .net "c_in", 0 0, L_0x555556534430;  1 drivers
v0x555555eac960_0 .net "c_out", 0 0, L_0x555556534870;  1 drivers
v0x555555eadcd0_0 .net "s", 0 0, L_0x555556534550;  1 drivers
v0x555555eadd70_0 .net "x", 0 0, L_0x555556534140;  1 drivers
v0x555555ea9b30_0 .net "y", 0 0, L_0x555556534980;  1 drivers
S_0x555555eaaeb0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555973f00 .param/l "i" 0 16 14, +C4<01000>;
S_0x555555ea8090 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555eaaeb0;
 .timescale -12 -12;
S_0x555555ea3e40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ea8090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556534c00 .functor XOR 1, L_0x5555565350a0, L_0x555556534ab0, C4<0>, C4<0>;
L_0x555556534c70 .functor XOR 1, L_0x555556534c00, L_0x555556535330, C4<0>, C4<0>;
L_0x555556534ce0 .functor AND 1, L_0x555556534ab0, L_0x555556535330, C4<1>, C4<1>;
L_0x555556534d50 .functor AND 1, L_0x5555565350a0, L_0x555556534ab0, C4<1>, C4<1>;
L_0x555556534e10 .functor OR 1, L_0x555556534ce0, L_0x555556534d50, C4<0>, C4<0>;
L_0x555556534f20 .functor AND 1, L_0x5555565350a0, L_0x555556535330, C4<1>, C4<1>;
L_0x555556534f90 .functor OR 1, L_0x555556534e10, L_0x555556534f20, C4<0>, C4<0>;
v0x555555ea5270_0 .net *"_ivl_0", 0 0, L_0x555556534c00;  1 drivers
v0x555555ea5370_0 .net *"_ivl_10", 0 0, L_0x555556534f20;  1 drivers
v0x555555ea1020_0 .net *"_ivl_4", 0 0, L_0x555556534ce0;  1 drivers
v0x555555ea1100_0 .net *"_ivl_6", 0 0, L_0x555556534d50;  1 drivers
v0x555555ea2450_0 .net *"_ivl_8", 0 0, L_0x555556534e10;  1 drivers
v0x555555e9e200_0 .net "c_in", 0 0, L_0x555556535330;  1 drivers
v0x555555e9e2c0_0 .net "c_out", 0 0, L_0x555556534f90;  1 drivers
v0x555555e9f630_0 .net "s", 0 0, L_0x555556534c70;  1 drivers
v0x555555e9f6d0_0 .net "x", 0 0, L_0x5555565350a0;  1 drivers
v0x555555ed08e0_0 .net "y", 0 0, L_0x555556534ab0;  1 drivers
S_0x555555efc380 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555ea2580 .param/l "i" 0 16 14, +C4<01001>;
S_0x555555efd7b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555efc380;
 .timescale -12 -12;
S_0x555555ef9560 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555efd7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565351d0 .functor XOR 1, L_0x555556535a30, L_0x555556535ad0, C4<0>, C4<0>;
L_0x555556535650 .functor XOR 1, L_0x5555565351d0, L_0x555556535570, C4<0>, C4<0>;
L_0x5555565356c0 .functor AND 1, L_0x555556535ad0, L_0x555556535570, C4<1>, C4<1>;
L_0x555556535730 .functor AND 1, L_0x555556535a30, L_0x555556535ad0, C4<1>, C4<1>;
L_0x5555565357a0 .functor OR 1, L_0x5555565356c0, L_0x555556535730, C4<0>, C4<0>;
L_0x5555565358b0 .functor AND 1, L_0x555556535a30, L_0x555556535570, C4<1>, C4<1>;
L_0x555556535920 .functor OR 1, L_0x5555565357a0, L_0x5555565358b0, C4<0>, C4<0>;
v0x555555efa990_0 .net *"_ivl_0", 0 0, L_0x5555565351d0;  1 drivers
v0x555555efaa90_0 .net *"_ivl_10", 0 0, L_0x5555565358b0;  1 drivers
v0x555555ef6740_0 .net *"_ivl_4", 0 0, L_0x5555565356c0;  1 drivers
v0x555555ef6820_0 .net *"_ivl_6", 0 0, L_0x555556535730;  1 drivers
v0x555555ef7b70_0 .net *"_ivl_8", 0 0, L_0x5555565357a0;  1 drivers
v0x555555ef3920_0 .net "c_in", 0 0, L_0x555556535570;  1 drivers
v0x555555ef39e0_0 .net "c_out", 0 0, L_0x555556535920;  1 drivers
v0x555555ef4d50_0 .net "s", 0 0, L_0x555556535650;  1 drivers
v0x555555ef4df0_0 .net "x", 0 0, L_0x555556535a30;  1 drivers
v0x555555ef0bb0_0 .net "y", 0 0, L_0x555556535ad0;  1 drivers
S_0x555555ef1f30 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555ef7ca0 .param/l "i" 0 16 14, +C4<01010>;
S_0x555555eedce0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ef1f30;
 .timescale -12 -12;
S_0x555555eef110 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555eedce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556535d80 .functor XOR 1, L_0x555556536270, L_0x5555565364a0, C4<0>, C4<0>;
L_0x555556535df0 .functor XOR 1, L_0x555556535d80, L_0x5555565365d0, C4<0>, C4<0>;
L_0x555556535e60 .functor AND 1, L_0x5555565364a0, L_0x5555565365d0, C4<1>, C4<1>;
L_0x555556535f20 .functor AND 1, L_0x555556536270, L_0x5555565364a0, C4<1>, C4<1>;
L_0x555556535fe0 .functor OR 1, L_0x555556535e60, L_0x555556535f20, C4<0>, C4<0>;
L_0x5555565360f0 .functor AND 1, L_0x555556536270, L_0x5555565365d0, C4<1>, C4<1>;
L_0x555556536160 .functor OR 1, L_0x555556535fe0, L_0x5555565360f0, C4<0>, C4<0>;
v0x555555eeaec0_0 .net *"_ivl_0", 0 0, L_0x555556535d80;  1 drivers
v0x555555eeafc0_0 .net *"_ivl_10", 0 0, L_0x5555565360f0;  1 drivers
v0x555555eec2f0_0 .net *"_ivl_4", 0 0, L_0x555556535e60;  1 drivers
v0x555555eec3d0_0 .net *"_ivl_6", 0 0, L_0x555556535f20;  1 drivers
v0x555555ee80a0_0 .net *"_ivl_8", 0 0, L_0x555556535fe0;  1 drivers
v0x555555ee94d0_0 .net "c_in", 0 0, L_0x5555565365d0;  1 drivers
v0x555555ee9590_0 .net "c_out", 0 0, L_0x555556536160;  1 drivers
v0x555555ee5280_0 .net "s", 0 0, L_0x555556535df0;  1 drivers
v0x555555ee5320_0 .net "x", 0 0, L_0x555556536270;  1 drivers
v0x555555ee6760_0 .net "y", 0 0, L_0x5555565364a0;  1 drivers
S_0x555555ee2460 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555ee81d0 .param/l "i" 0 16 14, +C4<01011>;
S_0x555555ee3890 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ee2460;
 .timescale -12 -12;
S_0x555555edf640 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ee3890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556536810 .functor XOR 1, L_0x555556536cf0, L_0x555556536e20, C4<0>, C4<0>;
L_0x555556536880 .functor XOR 1, L_0x555556536810, L_0x555556537070, C4<0>, C4<0>;
L_0x5555565368f0 .functor AND 1, L_0x555556536e20, L_0x555556537070, C4<1>, C4<1>;
L_0x555556536960 .functor AND 1, L_0x555556536cf0, L_0x555556536e20, C4<1>, C4<1>;
L_0x555556536a20 .functor OR 1, L_0x5555565368f0, L_0x555556536960, C4<0>, C4<0>;
L_0x555556536b30 .functor AND 1, L_0x555556536cf0, L_0x555556537070, C4<1>, C4<1>;
L_0x555556536be0 .functor OR 1, L_0x555556536a20, L_0x555556536b30, C4<0>, C4<0>;
v0x555555ee0a70_0 .net *"_ivl_0", 0 0, L_0x555556536810;  1 drivers
v0x555555ee0b70_0 .net *"_ivl_10", 0 0, L_0x555556536b30;  1 drivers
v0x555555edc820_0 .net *"_ivl_4", 0 0, L_0x5555565368f0;  1 drivers
v0x555555edc900_0 .net *"_ivl_6", 0 0, L_0x555556536960;  1 drivers
v0x555555eddc50_0 .net *"_ivl_8", 0 0, L_0x555556536a20;  1 drivers
v0x555555ed9a00_0 .net "c_in", 0 0, L_0x555556537070;  1 drivers
v0x555555ed9ac0_0 .net "c_out", 0 0, L_0x555556536be0;  1 drivers
v0x555555edae30_0 .net "s", 0 0, L_0x555556536880;  1 drivers
v0x555555edaed0_0 .net "x", 0 0, L_0x555556536cf0;  1 drivers
v0x555555ed6c90_0 .net "y", 0 0, L_0x555556536e20;  1 drivers
S_0x555555ed8010 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555eddd80 .param/l "i" 0 16 14, +C4<01100>;
S_0x555555ed3dc0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555ed8010;
 .timescale -12 -12;
S_0x555555ed51f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555ed3dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565371a0 .functor XOR 1, L_0x555556537680, L_0x555556536f50, C4<0>, C4<0>;
L_0x555556537210 .functor XOR 1, L_0x5555565371a0, L_0x555556537970, C4<0>, C4<0>;
L_0x555556537280 .functor AND 1, L_0x555556536f50, L_0x555556537970, C4<1>, C4<1>;
L_0x5555565372f0 .functor AND 1, L_0x555556537680, L_0x555556536f50, C4<1>, C4<1>;
L_0x5555565373b0 .functor OR 1, L_0x555556537280, L_0x5555565372f0, C4<0>, C4<0>;
L_0x5555565374c0 .functor AND 1, L_0x555556537680, L_0x555556537970, C4<1>, C4<1>;
L_0x555556537570 .functor OR 1, L_0x5555565373b0, L_0x5555565374c0, C4<0>, C4<0>;
v0x555555ed0fa0_0 .net *"_ivl_0", 0 0, L_0x5555565371a0;  1 drivers
v0x555555ed10a0_0 .net *"_ivl_10", 0 0, L_0x5555565374c0;  1 drivers
v0x555555ed23d0_0 .net *"_ivl_4", 0 0, L_0x555556537280;  1 drivers
v0x555555ed24b0_0 .net *"_ivl_6", 0 0, L_0x5555565372f0;  1 drivers
v0x555555e71910_0 .net *"_ivl_8", 0 0, L_0x5555565373b0;  1 drivers
v0x555555e83450_0 .net "c_in", 0 0, L_0x555556537970;  1 drivers
v0x555555e83510_0 .net "c_out", 0 0, L_0x555556537570;  1 drivers
v0x555555e84880_0 .net "s", 0 0, L_0x555556537210;  1 drivers
v0x555555e84920_0 .net "x", 0 0, L_0x555556537680;  1 drivers
v0x555555e806e0_0 .net "y", 0 0, L_0x555556536f50;  1 drivers
S_0x555555e81a60 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555e71a40 .param/l "i" 0 16 14, +C4<01101>;
S_0x555555e7d810 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e81a60;
 .timescale -12 -12;
S_0x555555e7ec40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e7d810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556536ff0 .functor XOR 1, L_0x555556538050, L_0x555556538180, C4<0>, C4<0>;
L_0x555556537be0 .functor XOR 1, L_0x555556536ff0, L_0x555556537aa0, C4<0>, C4<0>;
L_0x555556537c50 .functor AND 1, L_0x555556538180, L_0x555556537aa0, C4<1>, C4<1>;
L_0x555556537cc0 .functor AND 1, L_0x555556538050, L_0x555556538180, C4<1>, C4<1>;
L_0x555556537d80 .functor OR 1, L_0x555556537c50, L_0x555556537cc0, C4<0>, C4<0>;
L_0x555556537e90 .functor AND 1, L_0x555556538050, L_0x555556537aa0, C4<1>, C4<1>;
L_0x555556537f40 .functor OR 1, L_0x555556537d80, L_0x555556537e90, C4<0>, C4<0>;
v0x555555e7a9f0_0 .net *"_ivl_0", 0 0, L_0x555556536ff0;  1 drivers
v0x555555e7aaf0_0 .net *"_ivl_10", 0 0, L_0x555556537e90;  1 drivers
v0x555555e7be20_0 .net *"_ivl_4", 0 0, L_0x555556537c50;  1 drivers
v0x555555e7bf00_0 .net *"_ivl_6", 0 0, L_0x555556537cc0;  1 drivers
v0x555555e77bd0_0 .net *"_ivl_8", 0 0, L_0x555556537d80;  1 drivers
v0x555555e79000_0 .net "c_in", 0 0, L_0x555556537aa0;  1 drivers
v0x555555e790c0_0 .net "c_out", 0 0, L_0x555556537f40;  1 drivers
v0x555555e74db0_0 .net "s", 0 0, L_0x555556537be0;  1 drivers
v0x555555e74e50_0 .net "x", 0 0, L_0x555556538050;  1 drivers
v0x555555e76290_0 .net "y", 0 0, L_0x555556538180;  1 drivers
S_0x555555e71f90 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555e77d00 .param/l "i" 0 16 14, +C4<01110>;
S_0x555555e733c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e71f90;
 .timescale -12 -12;
S_0x555555e87480 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e733c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556538400 .functor XOR 1, L_0x5555565388e0, L_0x5555565382b0, C4<0>, C4<0>;
L_0x555556538470 .functor XOR 1, L_0x555556538400, L_0x555556538f90, C4<0>, C4<0>;
L_0x5555565384e0 .functor AND 1, L_0x5555565382b0, L_0x555556538f90, C4<1>, C4<1>;
L_0x555556538550 .functor AND 1, L_0x5555565388e0, L_0x5555565382b0, C4<1>, C4<1>;
L_0x555556538610 .functor OR 1, L_0x5555565384e0, L_0x555556538550, C4<0>, C4<0>;
L_0x555556538720 .functor AND 1, L_0x5555565388e0, L_0x555556538f90, C4<1>, C4<1>;
L_0x5555565387d0 .functor OR 1, L_0x555556538610, L_0x555556538720, C4<0>, C4<0>;
v0x555555e99010_0 .net *"_ivl_0", 0 0, L_0x555556538400;  1 drivers
v0x555555e99110_0 .net *"_ivl_10", 0 0, L_0x555556538720;  1 drivers
v0x555555e9a440_0 .net *"_ivl_4", 0 0, L_0x5555565384e0;  1 drivers
v0x555555e9a520_0 .net *"_ivl_6", 0 0, L_0x555556538550;  1 drivers
v0x555555e961f0_0 .net *"_ivl_8", 0 0, L_0x555556538610;  1 drivers
v0x555555e97620_0 .net "c_in", 0 0, L_0x555556538f90;  1 drivers
v0x555555e976e0_0 .net "c_out", 0 0, L_0x5555565387d0;  1 drivers
v0x555555e933d0_0 .net "s", 0 0, L_0x555556538470;  1 drivers
v0x555555e93470_0 .net "x", 0 0, L_0x5555565388e0;  1 drivers
v0x555555e948b0_0 .net "y", 0 0, L_0x5555565382b0;  1 drivers
S_0x555555e905b0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555e96320 .param/l "i" 0 16 14, +C4<01111>;
S_0x555555e919e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e905b0;
 .timescale -12 -12;
S_0x555555e8d790 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e919e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556539230 .functor XOR 1, L_0x555556539710, L_0x555556539840, C4<0>, C4<0>;
L_0x5555565392a0 .functor XOR 1, L_0x555556539230, L_0x555556539af0, C4<0>, C4<0>;
L_0x555556539310 .functor AND 1, L_0x555556539840, L_0x555556539af0, C4<1>, C4<1>;
L_0x555556539380 .functor AND 1, L_0x555556539710, L_0x555556539840, C4<1>, C4<1>;
L_0x555556539440 .functor OR 1, L_0x555556539310, L_0x555556539380, C4<0>, C4<0>;
L_0x555556539550 .functor AND 1, L_0x555556539710, L_0x555556539af0, C4<1>, C4<1>;
L_0x555556539600 .functor OR 1, L_0x555556539440, L_0x555556539550, C4<0>, C4<0>;
v0x555555e8ebc0_0 .net *"_ivl_0", 0 0, L_0x555556539230;  1 drivers
v0x555555e8ecc0_0 .net *"_ivl_10", 0 0, L_0x555556539550;  1 drivers
v0x555555e8a970_0 .net *"_ivl_4", 0 0, L_0x555556539310;  1 drivers
v0x555555e8aa50_0 .net *"_ivl_6", 0 0, L_0x555556539380;  1 drivers
v0x555555e8bda0_0 .net *"_ivl_8", 0 0, L_0x555556539440;  1 drivers
v0x555555e87b50_0 .net "c_in", 0 0, L_0x555556539af0;  1 drivers
v0x555555e87c10_0 .net "c_out", 0 0, L_0x555556539600;  1 drivers
v0x555555e88f80_0 .net "s", 0 0, L_0x5555565392a0;  1 drivers
v0x555555e89020_0 .net "x", 0 0, L_0x555556539710;  1 drivers
v0x555555e57d90_0 .net "y", 0 0, L_0x555556539840;  1 drivers
S_0x555555e6c730 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x5555560abb90;
 .timescale -12 -12;
P_0x555555e6dc70 .param/l "i" 0 16 14, +C4<010000>;
S_0x555555e69910 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e6c730;
 .timescale -12 -12;
S_0x555555e6ad40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e69910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556539c20 .functor XOR 1, L_0x55555653a100, L_0x55555653a3c0, C4<0>, C4<0>;
L_0x555556539c90 .functor XOR 1, L_0x555556539c20, L_0x55555653a4f0, C4<0>, C4<0>;
L_0x555556539d00 .functor AND 1, L_0x55555653a3c0, L_0x55555653a4f0, C4<1>, C4<1>;
L_0x555556539d70 .functor AND 1, L_0x55555653a100, L_0x55555653a3c0, C4<1>, C4<1>;
L_0x555556539e30 .functor OR 1, L_0x555556539d00, L_0x555556539d70, C4<0>, C4<0>;
L_0x555556539f40 .functor AND 1, L_0x55555653a100, L_0x55555653a4f0, C4<1>, C4<1>;
L_0x555556539ff0 .functor OR 1, L_0x555556539e30, L_0x555556539f40, C4<0>, C4<0>;
v0x555555e66af0_0 .net *"_ivl_0", 0 0, L_0x555556539c20;  1 drivers
v0x555555e66bf0_0 .net *"_ivl_10", 0 0, L_0x555556539f40;  1 drivers
v0x555555e67f20_0 .net *"_ivl_4", 0 0, L_0x555556539d00;  1 drivers
v0x555555e68000_0 .net *"_ivl_6", 0 0, L_0x555556539d70;  1 drivers
v0x555555e63cd0_0 .net *"_ivl_8", 0 0, L_0x555556539e30;  1 drivers
v0x555555e65100_0 .net "c_in", 0 0, L_0x55555653a4f0;  1 drivers
v0x555555e651c0_0 .net "c_out", 0 0, L_0x555556539ff0;  1 drivers
v0x555555e60eb0_0 .net "s", 0 0, L_0x555556539c90;  1 drivers
v0x555555e60f50_0 .net "x", 0 0, L_0x55555653a100;  1 drivers
v0x555555e622e0_0 .net "y", 0 0, L_0x55555653a3c0;  1 drivers
S_0x555555f956c0 .scope module, "multiplier_Z" "multiplier_8_9Bit" 17 76, 18 2 0, S_0x5555561aae00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555555f91470 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x555555f914b0 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x555555ee4c10_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x555555ee4cd0_0 .var "count", 4 0;
v0x555556256c90_0 .var "data_valid", 0 0;
v0x555556256d30_0 .net "in_0", 7 0, L_0x5555565667d0;  alias, 1 drivers
v0x55555610ebb0_0 .net "in_1", 8 0, L_0x555556526190;  alias, 1 drivers
v0x55555610ecc0_0 .var "input_0_exp", 16 0;
v0x555555fc6b80_0 .var "o_busy", 0 0;
v0x555555fc6c40_0 .var "out", 16 0;
v0x555555e7a380_0 .var "p", 16 0;
v0x555555e108e0_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x555555e10980_0 .var "t", 16 0;
v0x5555560e9ac0_0 .net "w_o", 16 0, L_0x55555654f2b0;  1 drivers
v0x5555560e9b80_0 .net "w_p", 16 0, v0x555555e7a380_0;  1 drivers
v0x5555560e9c20_0 .net "w_t", 16 0, v0x555555e10980_0;  1 drivers
S_0x555555f8e650 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x555555f956c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555555f943d0 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x555556031410_0 .net "answer", 16 0, L_0x55555654f2b0;  alias, 1 drivers
v0x555556031510_0 .net "carry", 16 0, L_0x55555654fd30;  1 drivers
v0x555555f17950_0 .net "carry_out", 0 0, L_0x55555654f780;  1 drivers
v0x555555f179f0_0 .net "input1", 16 0, v0x555555e7a380_0;  alias, 1 drivers
v0x555555eb1e70_0 .net "input2", 16 0, v0x555555e10980_0;  alias, 1 drivers
L_0x555556546470 .part v0x555555e7a380_0, 0, 1;
L_0x555556546560 .part v0x555555e10980_0, 0, 1;
L_0x555556546be0 .part v0x555555e7a380_0, 1, 1;
L_0x555556546d10 .part v0x555555e10980_0, 1, 1;
L_0x555556546e40 .part L_0x55555654fd30, 0, 1;
L_0x555556547450 .part v0x555555e7a380_0, 2, 1;
L_0x555556547650 .part v0x555555e10980_0, 2, 1;
L_0x555556547810 .part L_0x55555654fd30, 1, 1;
L_0x555556547de0 .part v0x555555e7a380_0, 3, 1;
L_0x555556547f10 .part v0x555555e10980_0, 3, 1;
L_0x555556548040 .part L_0x55555654fd30, 2, 1;
L_0x555556548600 .part v0x555555e7a380_0, 4, 1;
L_0x5555565487a0 .part v0x555555e10980_0, 4, 1;
L_0x5555565488d0 .part L_0x55555654fd30, 3, 1;
L_0x555556548eb0 .part v0x555555e7a380_0, 5, 1;
L_0x555556548fe0 .part v0x555555e10980_0, 5, 1;
L_0x5555565491a0 .part L_0x55555654fd30, 4, 1;
L_0x5555565497b0 .part v0x555555e7a380_0, 6, 1;
L_0x555556549980 .part v0x555555e10980_0, 6, 1;
L_0x555556549a20 .part L_0x55555654fd30, 5, 1;
L_0x5555565498e0 .part v0x555555e7a380_0, 7, 1;
L_0x55555654a050 .part v0x555555e10980_0, 7, 1;
L_0x555556549ac0 .part L_0x55555654fd30, 6, 1;
L_0x55555654a7b0 .part v0x555555e7a380_0, 8, 1;
L_0x55555654a180 .part v0x555555e10980_0, 8, 1;
L_0x55555654aa40 .part L_0x55555654fd30, 7, 1;
L_0x55555654b070 .part v0x555555e7a380_0, 9, 1;
L_0x55555654b110 .part v0x555555e10980_0, 9, 1;
L_0x55555654ab70 .part L_0x55555654fd30, 8, 1;
L_0x55555654b8b0 .part v0x555555e7a380_0, 10, 1;
L_0x55555654b240 .part v0x555555e10980_0, 10, 1;
L_0x55555654bb70 .part L_0x55555654fd30, 9, 1;
L_0x55555654c160 .part v0x555555e7a380_0, 11, 1;
L_0x55555654c290 .part v0x555555e10980_0, 11, 1;
L_0x55555654c4e0 .part L_0x55555654fd30, 10, 1;
L_0x55555654caf0 .part v0x555555e7a380_0, 12, 1;
L_0x55555654c3c0 .part v0x555555e10980_0, 12, 1;
L_0x55555654cde0 .part L_0x55555654fd30, 11, 1;
L_0x55555654d390 .part v0x555555e7a380_0, 13, 1;
L_0x55555654d4c0 .part v0x555555e10980_0, 13, 1;
L_0x55555654cf10 .part L_0x55555654fd30, 12, 1;
L_0x55555654dc20 .part v0x555555e7a380_0, 14, 1;
L_0x55555654d5f0 .part v0x555555e10980_0, 14, 1;
L_0x55555654e2d0 .part L_0x55555654fd30, 13, 1;
L_0x55555654e900 .part v0x555555e7a380_0, 15, 1;
L_0x55555654ea30 .part v0x555555e10980_0, 15, 1;
L_0x55555654e400 .part L_0x55555654fd30, 14, 1;
L_0x55555654f180 .part v0x555555e7a380_0, 16, 1;
L_0x55555654eb60 .part v0x555555e10980_0, 16, 1;
L_0x55555654f440 .part L_0x55555654fd30, 15, 1;
LS_0x55555654f2b0_0_0 .concat8 [ 1 1 1 1], L_0x5555565462f0, L_0x5555565466c0, L_0x555556546fe0, L_0x555556547a00;
LS_0x55555654f2b0_0_4 .concat8 [ 1 1 1 1], L_0x5555565481e0, L_0x555556548a90, L_0x555556549340, L_0x555556549be0;
LS_0x55555654f2b0_0_8 .concat8 [ 1 1 1 1], L_0x55555654a340, L_0x55555654ac50, L_0x55555654b430, L_0x55555654ba50;
LS_0x55555654f2b0_0_12 .concat8 [ 1 1 1 1], L_0x55555654c680, L_0x55555654cc20, L_0x55555654d7b0, L_0x55555654dfd0;
LS_0x55555654f2b0_0_16 .concat8 [ 1 0 0 0], L_0x55555654ed50;
LS_0x55555654f2b0_1_0 .concat8 [ 4 4 4 4], LS_0x55555654f2b0_0_0, LS_0x55555654f2b0_0_4, LS_0x55555654f2b0_0_8, LS_0x55555654f2b0_0_12;
LS_0x55555654f2b0_1_4 .concat8 [ 1 0 0 0], LS_0x55555654f2b0_0_16;
L_0x55555654f2b0 .concat8 [ 16 1 0 0], LS_0x55555654f2b0_1_0, LS_0x55555654f2b0_1_4;
LS_0x55555654fd30_0_0 .concat8 [ 1 1 1 1], L_0x555556546360, L_0x555556546ad0, L_0x555556547340, L_0x555556547cd0;
LS_0x55555654fd30_0_4 .concat8 [ 1 1 1 1], L_0x5555565484f0, L_0x555556548da0, L_0x5555565496a0, L_0x555556549f40;
LS_0x55555654fd30_0_8 .concat8 [ 1 1 1 1], L_0x55555654a6a0, L_0x55555654af60, L_0x55555654b7a0, L_0x55555654c050;
LS_0x55555654fd30_0_12 .concat8 [ 1 1 1 1], L_0x55555654c9e0, L_0x55555654d280, L_0x55555654db10, L_0x55555654e7f0;
LS_0x55555654fd30_0_16 .concat8 [ 1 0 0 0], L_0x55555654f070;
LS_0x55555654fd30_1_0 .concat8 [ 4 4 4 4], LS_0x55555654fd30_0_0, LS_0x55555654fd30_0_4, LS_0x55555654fd30_0_8, LS_0x55555654fd30_0_12;
LS_0x55555654fd30_1_4 .concat8 [ 1 0 0 0], LS_0x55555654fd30_0_16;
L_0x55555654fd30 .concat8 [ 16 1 0 0], LS_0x55555654fd30_1_0, LS_0x55555654fd30_1_4;
L_0x55555654f780 .part L_0x55555654fd30, 16, 1;
S_0x555555f8fa80 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x5555559809f0 .param/l "i" 0 16 14, +C4<00>;
S_0x555555f8b830 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555555f8fa80;
 .timescale -12 -12;
S_0x555555f8cc60 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555555f8b830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565462f0 .functor XOR 1, L_0x555556546470, L_0x555556546560, C4<0>, C4<0>;
L_0x555556546360 .functor AND 1, L_0x555556546470, L_0x555556546560, C4<1>, C4<1>;
v0x555555f92940_0 .net "c", 0 0, L_0x555556546360;  1 drivers
v0x555555f88a10_0 .net "s", 0 0, L_0x5555565462f0;  1 drivers
v0x555555f88ab0_0 .net "x", 0 0, L_0x555556546470;  1 drivers
v0x555555f89e40_0 .net "y", 0 0, L_0x555556546560;  1 drivers
S_0x555555f85bf0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x5555558f4a40 .param/l "i" 0 16 14, +C4<01>;
S_0x555555f87020 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f85bf0;
 .timescale -12 -12;
S_0x555555f82e20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f87020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556546650 .functor XOR 1, L_0x555556546be0, L_0x555556546d10, C4<0>, C4<0>;
L_0x5555565466c0 .functor XOR 1, L_0x555556546650, L_0x555556546e40, C4<0>, C4<0>;
L_0x555556546780 .functor AND 1, L_0x555556546d10, L_0x555556546e40, C4<1>, C4<1>;
L_0x555556546890 .functor AND 1, L_0x555556546be0, L_0x555556546d10, C4<1>, C4<1>;
L_0x555556546950 .functor OR 1, L_0x555556546780, L_0x555556546890, C4<0>, C4<0>;
L_0x555556546a60 .functor AND 1, L_0x555556546be0, L_0x555556546e40, C4<1>, C4<1>;
L_0x555556546ad0 .functor OR 1, L_0x555556546950, L_0x555556546a60, C4<0>, C4<0>;
v0x555555f84200_0 .net *"_ivl_0", 0 0, L_0x555556546650;  1 drivers
v0x555555f84300_0 .net *"_ivl_10", 0 0, L_0x555556546a60;  1 drivers
v0x555555f69760_0 .net *"_ivl_4", 0 0, L_0x555556546780;  1 drivers
v0x555555f7e070_0 .net *"_ivl_6", 0 0, L_0x555556546890;  1 drivers
v0x555555f7e150_0 .net *"_ivl_8", 0 0, L_0x555556546950;  1 drivers
v0x555555f7f4a0_0 .net "c_in", 0 0, L_0x555556546e40;  1 drivers
v0x555555f7f560_0 .net "c_out", 0 0, L_0x555556546ad0;  1 drivers
v0x555555f7b250_0 .net "s", 0 0, L_0x5555565466c0;  1 drivers
v0x555555f7b2f0_0 .net "x", 0 0, L_0x555556546be0;  1 drivers
v0x555555f7c680_0 .net "y", 0 0, L_0x555556546d10;  1 drivers
S_0x555555f78430 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x5555558f3b50 .param/l "i" 0 16 14, +C4<010>;
S_0x555555f79860 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f78430;
 .timescale -12 -12;
S_0x555555f75610 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f79860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556546f70 .functor XOR 1, L_0x555556547450, L_0x555556547650, C4<0>, C4<0>;
L_0x555556546fe0 .functor XOR 1, L_0x555556546f70, L_0x555556547810, C4<0>, C4<0>;
L_0x555556547050 .functor AND 1, L_0x555556547650, L_0x555556547810, C4<1>, C4<1>;
L_0x5555565470c0 .functor AND 1, L_0x555556547450, L_0x555556547650, C4<1>, C4<1>;
L_0x555556547180 .functor OR 1, L_0x555556547050, L_0x5555565470c0, C4<0>, C4<0>;
L_0x555556547290 .functor AND 1, L_0x555556547450, L_0x555556547810, C4<1>, C4<1>;
L_0x555556547340 .functor OR 1, L_0x555556547180, L_0x555556547290, C4<0>, C4<0>;
v0x555555f76a40_0 .net *"_ivl_0", 0 0, L_0x555556546f70;  1 drivers
v0x555555f76b40_0 .net *"_ivl_10", 0 0, L_0x555556547290;  1 drivers
v0x555555f727f0_0 .net *"_ivl_4", 0 0, L_0x555556547050;  1 drivers
v0x555555f728d0_0 .net *"_ivl_6", 0 0, L_0x5555565470c0;  1 drivers
v0x555555f73c20_0 .net *"_ivl_8", 0 0, L_0x555556547180;  1 drivers
v0x555555f6f9d0_0 .net "c_in", 0 0, L_0x555556547810;  1 drivers
v0x555555f6fa90_0 .net "c_out", 0 0, L_0x555556547340;  1 drivers
v0x555555f70e00_0 .net "s", 0 0, L_0x555556546fe0;  1 drivers
v0x555555f70ea0_0 .net "x", 0 0, L_0x555556547450;  1 drivers
v0x555555f6cbb0_0 .net "y", 0 0, L_0x555556547650;  1 drivers
S_0x555555f6dfe0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x5555559a9120 .param/l "i" 0 16 14, +C4<011>;
S_0x555555f69de0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f6dfe0;
 .timescale -12 -12;
S_0x555555f6b1c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f69de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556547990 .functor XOR 1, L_0x555556547de0, L_0x555556547f10, C4<0>, C4<0>;
L_0x555556547a00 .functor XOR 1, L_0x555556547990, L_0x555556548040, C4<0>, C4<0>;
L_0x555556547a70 .functor AND 1, L_0x555556547f10, L_0x555556548040, C4<1>, C4<1>;
L_0x555556547ae0 .functor AND 1, L_0x555556547de0, L_0x555556547f10, C4<1>, C4<1>;
L_0x555556547b50 .functor OR 1, L_0x555556547a70, L_0x555556547ae0, C4<0>, C4<0>;
L_0x555556547c60 .functor AND 1, L_0x555556547de0, L_0x555556548040, C4<1>, C4<1>;
L_0x555556547cd0 .functor OR 1, L_0x555556547b50, L_0x555556547c60, C4<0>, C4<0>;
v0x555555f374e0_0 .net *"_ivl_0", 0 0, L_0x555556547990;  1 drivers
v0x555555f375e0_0 .net *"_ivl_10", 0 0, L_0x555556547c60;  1 drivers
v0x555555f4bf30_0 .net *"_ivl_4", 0 0, L_0x555556547a70;  1 drivers
v0x555555f4c010_0 .net *"_ivl_6", 0 0, L_0x555556547ae0;  1 drivers
v0x555555f4d360_0 .net *"_ivl_8", 0 0, L_0x555556547b50;  1 drivers
v0x555555f49110_0 .net "c_in", 0 0, L_0x555556548040;  1 drivers
v0x555555f491d0_0 .net "c_out", 0 0, L_0x555556547cd0;  1 drivers
v0x555555f4a540_0 .net "s", 0 0, L_0x555556547a00;  1 drivers
v0x555555f4a5e0_0 .net "x", 0 0, L_0x555556547de0;  1 drivers
v0x555555f462f0_0 .net "y", 0 0, L_0x555556547f10;  1 drivers
S_0x555555f47720 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x5555559a85d0 .param/l "i" 0 16 14, +C4<0100>;
S_0x555555f434d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f47720;
 .timescale -12 -12;
S_0x555555f44900 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f434d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556548170 .functor XOR 1, L_0x555556548600, L_0x5555565487a0, C4<0>, C4<0>;
L_0x5555565481e0 .functor XOR 1, L_0x555556548170, L_0x5555565488d0, C4<0>, C4<0>;
L_0x555556548250 .functor AND 1, L_0x5555565487a0, L_0x5555565488d0, C4<1>, C4<1>;
L_0x5555565482c0 .functor AND 1, L_0x555556548600, L_0x5555565487a0, C4<1>, C4<1>;
L_0x555556548330 .functor OR 1, L_0x555556548250, L_0x5555565482c0, C4<0>, C4<0>;
L_0x555556548440 .functor AND 1, L_0x555556548600, L_0x5555565488d0, C4<1>, C4<1>;
L_0x5555565484f0 .functor OR 1, L_0x555556548330, L_0x555556548440, C4<0>, C4<0>;
v0x555555f406b0_0 .net *"_ivl_0", 0 0, L_0x555556548170;  1 drivers
v0x555555f407b0_0 .net *"_ivl_10", 0 0, L_0x555556548440;  1 drivers
v0x555555f41ae0_0 .net *"_ivl_4", 0 0, L_0x555556548250;  1 drivers
v0x555555f41bc0_0 .net *"_ivl_6", 0 0, L_0x5555565482c0;  1 drivers
v0x555555f3d890_0 .net *"_ivl_8", 0 0, L_0x555556548330;  1 drivers
v0x555555f3ecc0_0 .net "c_in", 0 0, L_0x5555565488d0;  1 drivers
v0x555555f3ed80_0 .net "c_out", 0 0, L_0x5555565484f0;  1 drivers
v0x555555f3aa70_0 .net "s", 0 0, L_0x5555565481e0;  1 drivers
v0x555555f3ab10_0 .net "x", 0 0, L_0x555556548600;  1 drivers
v0x555555f3bea0_0 .net "y", 0 0, L_0x5555565487a0;  1 drivers
S_0x555555f37c50 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x555555f3d9c0 .param/l "i" 0 16 14, +C4<0101>;
S_0x555555f39080 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f37c50;
 .timescale -12 -12;
S_0x555555f506c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f39080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556548730 .functor XOR 1, L_0x555556548eb0, L_0x555556548fe0, C4<0>, C4<0>;
L_0x555556548a90 .functor XOR 1, L_0x555556548730, L_0x5555565491a0, C4<0>, C4<0>;
L_0x555556548b00 .functor AND 1, L_0x555556548fe0, L_0x5555565491a0, C4<1>, C4<1>;
L_0x555556548b70 .functor AND 1, L_0x555556548eb0, L_0x555556548fe0, C4<1>, C4<1>;
L_0x555556548be0 .functor OR 1, L_0x555556548b00, L_0x555556548b70, C4<0>, C4<0>;
L_0x555556548cf0 .functor AND 1, L_0x555556548eb0, L_0x5555565491a0, C4<1>, C4<1>;
L_0x555556548da0 .functor OR 1, L_0x555556548be0, L_0x555556548cf0, C4<0>, C4<0>;
v0x555555f64fd0_0 .net *"_ivl_0", 0 0, L_0x555556548730;  1 drivers
v0x555555f650d0_0 .net *"_ivl_10", 0 0, L_0x555556548cf0;  1 drivers
v0x555555f66400_0 .net *"_ivl_4", 0 0, L_0x555556548b00;  1 drivers
v0x555555f664e0_0 .net *"_ivl_6", 0 0, L_0x555556548b70;  1 drivers
v0x555555f621b0_0 .net *"_ivl_8", 0 0, L_0x555556548be0;  1 drivers
v0x555555f635e0_0 .net "c_in", 0 0, L_0x5555565491a0;  1 drivers
v0x555555f636a0_0 .net "c_out", 0 0, L_0x555556548da0;  1 drivers
v0x555555f5f390_0 .net "s", 0 0, L_0x555556548a90;  1 drivers
v0x555555f5f430_0 .net "x", 0 0, L_0x555556548eb0;  1 drivers
v0x555555f607c0_0 .net "y", 0 0, L_0x555556548fe0;  1 drivers
S_0x555555f5c570 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x555556094ec0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555555f5d9a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f5c570;
 .timescale -12 -12;
S_0x555555f59750 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555f5d9a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565492d0 .functor XOR 1, L_0x5555565497b0, L_0x555556549980, C4<0>, C4<0>;
L_0x555556549340 .functor XOR 1, L_0x5555565492d0, L_0x555556549a20, C4<0>, C4<0>;
L_0x5555565493b0 .functor AND 1, L_0x555556549980, L_0x555556549a20, C4<1>, C4<1>;
L_0x555556549420 .functor AND 1, L_0x5555565497b0, L_0x555556549980, C4<1>, C4<1>;
L_0x5555565494e0 .functor OR 1, L_0x5555565493b0, L_0x555556549420, C4<0>, C4<0>;
L_0x5555565495f0 .functor AND 1, L_0x5555565497b0, L_0x555556549a20, C4<1>, C4<1>;
L_0x5555565496a0 .functor OR 1, L_0x5555565494e0, L_0x5555565495f0, C4<0>, C4<0>;
v0x555555f5ab80_0 .net *"_ivl_0", 0 0, L_0x5555565492d0;  1 drivers
v0x555555f5ac80_0 .net *"_ivl_10", 0 0, L_0x5555565495f0;  1 drivers
v0x555555f56930_0 .net *"_ivl_4", 0 0, L_0x5555565493b0;  1 drivers
v0x555555f56a10_0 .net *"_ivl_6", 0 0, L_0x555556549420;  1 drivers
v0x555555f57d60_0 .net *"_ivl_8", 0 0, L_0x5555565494e0;  1 drivers
v0x555555f53b10_0 .net "c_in", 0 0, L_0x555556549a20;  1 drivers
v0x555555f53bd0_0 .net "c_out", 0 0, L_0x5555565496a0;  1 drivers
v0x555555f54f40_0 .net "s", 0 0, L_0x555556549340;  1 drivers
v0x555555f54fe0_0 .net "x", 0 0, L_0x5555565497b0;  1 drivers
v0x555555f50d40_0 .net "y", 0 0, L_0x555556549980;  1 drivers
S_0x555555f52120 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x555555fa7020 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555563852e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555f52120;
 .timescale -12 -12;
S_0x555556383140 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563852e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556549b70 .functor XOR 1, L_0x5555565498e0, L_0x55555654a050, C4<0>, C4<0>;
L_0x555556549be0 .functor XOR 1, L_0x555556549b70, L_0x555556549ac0, C4<0>, C4<0>;
L_0x555556549c50 .functor AND 1, L_0x55555654a050, L_0x555556549ac0, C4<1>, C4<1>;
L_0x555556549cc0 .functor AND 1, L_0x5555565498e0, L_0x55555654a050, C4<1>, C4<1>;
L_0x555556549d80 .functor OR 1, L_0x555556549c50, L_0x555556549cc0, C4<0>, C4<0>;
L_0x555556549e90 .functor AND 1, L_0x5555565498e0, L_0x555556549ac0, C4<1>, C4<1>;
L_0x555556549f40 .functor OR 1, L_0x555556549d80, L_0x555556549e90, C4<0>, C4<0>;
v0x555556387430_0 .net *"_ivl_0", 0 0, L_0x555556549b70;  1 drivers
v0x555556387530_0 .net *"_ivl_10", 0 0, L_0x555556549e90;  1 drivers
v0x555555e41500_0 .net *"_ivl_4", 0 0, L_0x555556549c50;  1 drivers
v0x555555e415e0_0 .net *"_ivl_6", 0 0, L_0x555556549cc0;  1 drivers
v0x555555e2f240_0 .net *"_ivl_8", 0 0, L_0x555556549d80;  1 drivers
v0x555555e1d230_0 .net "c_in", 0 0, L_0x555556549ac0;  1 drivers
v0x555555e1d2f0_0 .net "c_out", 0 0, L_0x555556549f40;  1 drivers
v0x555555e03960_0 .net "s", 0 0, L_0x555556549be0;  1 drivers
v0x555555e03a00_0 .net "x", 0 0, L_0x5555565498e0;  1 drivers
v0x555555e02c00_0 .net "y", 0 0, L_0x55555654a050;  1 drivers
S_0x555555e01ea0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x5555559a8e00 .param/l "i" 0 16 14, +C4<01000>;
S_0x555555e17690 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e01ea0;
 .timescale -12 -12;
S_0x555555e13030 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e17690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555654a2d0 .functor XOR 1, L_0x55555654a7b0, L_0x55555654a180, C4<0>, C4<0>;
L_0x55555654a340 .functor XOR 1, L_0x55555654a2d0, L_0x55555654aa40, C4<0>, C4<0>;
L_0x55555654a3b0 .functor AND 1, L_0x55555654a180, L_0x55555654aa40, C4<1>, C4<1>;
L_0x55555654a420 .functor AND 1, L_0x55555654a7b0, L_0x55555654a180, C4<1>, C4<1>;
L_0x55555654a4e0 .functor OR 1, L_0x55555654a3b0, L_0x55555654a420, C4<0>, C4<0>;
L_0x55555654a5f0 .functor AND 1, L_0x55555654a7b0, L_0x55555654aa40, C4<1>, C4<1>;
L_0x55555654a6a0 .functor OR 1, L_0x55555654a4e0, L_0x55555654a5f0, C4<0>, C4<0>;
v0x555555dff410_0 .net *"_ivl_0", 0 0, L_0x55555654a2d0;  1 drivers
v0x555555e01140_0 .net *"_ivl_10", 0 0, L_0x55555654a5f0;  1 drivers
v0x555555e01240_0 .net *"_ivl_4", 0 0, L_0x55555654a3b0;  1 drivers
v0x555555e11d40_0 .net *"_ivl_6", 0 0, L_0x55555654a420;  1 drivers
v0x555555e11e00_0 .net *"_ivl_8", 0 0, L_0x55555654a4e0;  1 drivers
v0x555555e0cb90_0 .net "c_in", 0 0, L_0x55555654aa40;  1 drivers
v0x555555e0cc30_0 .net "c_out", 0 0, L_0x55555654a6a0;  1 drivers
v0x555555dfc4c0_0 .net "s", 0 0, L_0x55555654a340;  1 drivers
v0x555555dfc580_0 .net "x", 0 0, L_0x55555654a7b0;  1 drivers
v0x555555dfec60_0 .net "y", 0 0, L_0x55555654a180;  1 drivers
S_0x555555dfde60 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x5555560285d0 .param/l "i" 0 16 14, +C4<01001>;
S_0x555555dfd190 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555dfde60;
 .timescale -12 -12;
S_0x555555dd86b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555dfd190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555654a8e0 .functor XOR 1, L_0x55555654b070, L_0x55555654b110, C4<0>, C4<0>;
L_0x55555654ac50 .functor XOR 1, L_0x55555654a8e0, L_0x55555654ab70, C4<0>, C4<0>;
L_0x55555654acc0 .functor AND 1, L_0x55555654b110, L_0x55555654ab70, C4<1>, C4<1>;
L_0x55555654ad30 .functor AND 1, L_0x55555654b070, L_0x55555654b110, C4<1>, C4<1>;
L_0x55555654ada0 .functor OR 1, L_0x55555654acc0, L_0x55555654ad30, C4<0>, C4<0>;
L_0x55555654aeb0 .functor AND 1, L_0x55555654b070, L_0x55555654ab70, C4<1>, C4<1>;
L_0x55555654af60 .functor OR 1, L_0x55555654ada0, L_0x55555654aeb0, C4<0>, C4<0>;
v0x555555dd0c50_0 .net *"_ivl_0", 0 0, L_0x55555654a8e0;  1 drivers
v0x555555dd0d50_0 .net *"_ivl_10", 0 0, L_0x55555654aeb0;  1 drivers
v0x555555de0cc0_0 .net *"_ivl_4", 0 0, L_0x55555654acc0;  1 drivers
v0x555555de0da0_0 .net *"_ivl_6", 0 0, L_0x55555654ad30;  1 drivers
v0x555555ddcbe0_0 .net *"_ivl_8", 0 0, L_0x55555654ada0;  1 drivers
v0x555555dbd790_0 .net "c_in", 0 0, L_0x55555654ab70;  1 drivers
v0x555555dbd850_0 .net "c_out", 0 0, L_0x55555654af60;  1 drivers
v0x555555dbb780_0 .net "s", 0 0, L_0x55555654ac50;  1 drivers
v0x555555dbb820_0 .net "x", 0 0, L_0x55555654b070;  1 drivers
v0x555555dbad80_0 .net "y", 0 0, L_0x55555654b110;  1 drivers
S_0x555555db9fb0 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x555555ddcd10 .param/l "i" 0 16 14, +C4<01010>;
S_0x555555db9310 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555db9fb0;
 .timescale -12 -12;
S_0x555555db2940 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555db9310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555654b3c0 .functor XOR 1, L_0x55555654b8b0, L_0x55555654b240, C4<0>, C4<0>;
L_0x55555654b430 .functor XOR 1, L_0x55555654b3c0, L_0x55555654bb70, C4<0>, C4<0>;
L_0x55555654b4a0 .functor AND 1, L_0x55555654b240, L_0x55555654bb70, C4<1>, C4<1>;
L_0x55555654b560 .functor AND 1, L_0x55555654b8b0, L_0x55555654b240, C4<1>, C4<1>;
L_0x55555654b620 .functor OR 1, L_0x55555654b4a0, L_0x55555654b560, C4<0>, C4<0>;
L_0x55555654b730 .functor AND 1, L_0x55555654b8b0, L_0x55555654bb70, C4<1>, C4<1>;
L_0x55555654b7a0 .functor OR 1, L_0x55555654b620, L_0x55555654b730, C4<0>, C4<0>;
v0x555555db87b0_0 .net *"_ivl_0", 0 0, L_0x55555654b3c0;  1 drivers
v0x555555db88b0_0 .net *"_ivl_10", 0 0, L_0x55555654b730;  1 drivers
v0x55555626c850_0 .net *"_ivl_4", 0 0, L_0x55555654b4a0;  1 drivers
v0x55555626c930_0 .net *"_ivl_6", 0 0, L_0x55555654b560;  1 drivers
v0x555556124770_0 .net *"_ivl_8", 0 0, L_0x55555654b620;  1 drivers
v0x555555fdc740_0 .net "c_in", 0 0, L_0x55555654bb70;  1 drivers
v0x555555fdc800_0 .net "c_out", 0 0, L_0x55555654b7a0;  1 drivers
v0x555555e8ff40_0 .net "s", 0 0, L_0x55555654b430;  1 drivers
v0x555555e90000_0 .net "x", 0 0, L_0x55555654b8b0;  1 drivers
v0x555555df2c50_0 .net "y", 0 0, L_0x55555654b240;  1 drivers
S_0x5555562f3f30 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x555556103be0 .param/l "i" 0 16 14, +C4<01011>;
S_0x55555628e450 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555562f3f30;
 .timescale -12 -12;
S_0x5555562c11f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555628e450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555654b9e0 .functor XOR 1, L_0x55555654c160, L_0x55555654c290, C4<0>, C4<0>;
L_0x55555654ba50 .functor XOR 1, L_0x55555654b9e0, L_0x55555654c4e0, C4<0>, C4<0>;
L_0x55555654bdb0 .functor AND 1, L_0x55555654c290, L_0x55555654c4e0, C4<1>, C4<1>;
L_0x55555654be20 .functor AND 1, L_0x55555654c160, L_0x55555654c290, C4<1>, C4<1>;
L_0x55555654be90 .functor OR 1, L_0x55555654bdb0, L_0x55555654be20, C4<0>, C4<0>;
L_0x55555654bfa0 .functor AND 1, L_0x55555654c160, L_0x55555654c4e0, C4<1>, C4<1>;
L_0x55555654c050 .functor OR 1, L_0x55555654be90, L_0x55555654bfa0, C4<0>, C4<0>;
v0x5555562621e0_0 .net *"_ivl_0", 0 0, L_0x55555654b9e0;  1 drivers
v0x5555562622e0_0 .net *"_ivl_10", 0 0, L_0x55555654bfa0;  1 drivers
v0x555556277da0_0 .net *"_ivl_4", 0 0, L_0x55555654bdb0;  1 drivers
v0x555556277e60_0 .net *"_ivl_6", 0 0, L_0x55555654be20;  1 drivers
v0x5555561abe50_0 .net *"_ivl_8", 0 0, L_0x55555654be90;  1 drivers
v0x5555561abf60_0 .net "c_in", 0 0, L_0x55555654c4e0;  1 drivers
v0x555556146370_0 .net "c_out", 0 0, L_0x55555654c050;  1 drivers
v0x555556146430_0 .net "s", 0 0, L_0x55555654ba50;  1 drivers
v0x555556179110_0 .net "x", 0 0, L_0x55555654c160;  1 drivers
v0x55555611a100_0 .net "y", 0 0, L_0x55555654c290;  1 drivers
S_0x55555612fcc0 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x55555617ecc0 .param/l "i" 0 16 14, +C4<01100>;
S_0x555556063e20 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555612fcc0;
 .timescale -12 -12;
S_0x555555ffe340 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556063e20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555654c610 .functor XOR 1, L_0x55555654caf0, L_0x55555654c3c0, C4<0>, C4<0>;
L_0x55555654c680 .functor XOR 1, L_0x55555654c610, L_0x55555654cde0, C4<0>, C4<0>;
L_0x55555654c6f0 .functor AND 1, L_0x55555654c3c0, L_0x55555654cde0, C4<1>, C4<1>;
L_0x55555654c760 .functor AND 1, L_0x55555654caf0, L_0x55555654c3c0, C4<1>, C4<1>;
L_0x55555654c820 .functor OR 1, L_0x55555654c6f0, L_0x55555654c760, C4<0>, C4<0>;
L_0x55555654c930 .functor AND 1, L_0x55555654caf0, L_0x55555654cde0, C4<1>, C4<1>;
L_0x55555654c9e0 .functor OR 1, L_0x55555654c820, L_0x55555654c930, C4<0>, C4<0>;
v0x5555560310e0_0 .net *"_ivl_0", 0 0, L_0x55555654c610;  1 drivers
v0x5555560311e0_0 .net *"_ivl_10", 0 0, L_0x55555654c930;  1 drivers
v0x555555fd20d0_0 .net *"_ivl_4", 0 0, L_0x55555654c6f0;  1 drivers
v0x555555fd2190_0 .net *"_ivl_6", 0 0, L_0x55555654c760;  1 drivers
v0x555555fe7c90_0 .net *"_ivl_8", 0 0, L_0x55555654c820;  1 drivers
v0x555555f17620_0 .net "c_in", 0 0, L_0x55555654cde0;  1 drivers
v0x555555f176e0_0 .net "c_out", 0 0, L_0x55555654c9e0;  1 drivers
v0x555555eb1b40_0 .net "s", 0 0, L_0x55555654c680;  1 drivers
v0x555555eb1c00_0 .net "x", 0 0, L_0x55555654caf0;  1 drivers
v0x555555ee48e0_0 .net "y", 0 0, L_0x55555654c3c0;  1 drivers
S_0x555555e858d0 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x555555ee4a40 .param/l "i" 0 16 14, +C4<01101>;
S_0x555555e9b490 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555e858d0;
 .timescale -12 -12;
S_0x555555d51270 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555e9b490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555654c460 .functor XOR 1, L_0x55555654d390, L_0x55555654d4c0, C4<0>, C4<0>;
L_0x55555654cc20 .functor XOR 1, L_0x55555654c460, L_0x55555654cf10, C4<0>, C4<0>;
L_0x55555654cc90 .functor AND 1, L_0x55555654d4c0, L_0x55555654cf10, C4<1>, C4<1>;
L_0x55555654d050 .functor AND 1, L_0x55555654d390, L_0x55555654d4c0, C4<1>, C4<1>;
L_0x55555654d0c0 .functor OR 1, L_0x55555654cc90, L_0x55555654d050, C4<0>, C4<0>;
L_0x55555654d1d0 .functor AND 1, L_0x55555654d390, L_0x55555654cf10, C4<1>, C4<1>;
L_0x55555654d280 .functor OR 1, L_0x55555654d0c0, L_0x55555654d1d0, C4<0>, C4<0>;
v0x555555d53c10_0 .net *"_ivl_0", 0 0, L_0x55555654c460;  1 drivers
v0x555555d53d10_0 .net *"_ivl_10", 0 0, L_0x55555654d1d0;  1 drivers
v0x555556278fb0_0 .net *"_ivl_4", 0 0, L_0x55555654cc90;  1 drivers
v0x555556279090_0 .net *"_ivl_6", 0 0, L_0x55555654d050;  1 drivers
v0x55555624cdf0_0 .net *"_ivl_8", 0 0, L_0x55555654d0c0;  1 drivers
v0x55555624cf20_0 .net "c_in", 0 0, L_0x55555654cf10;  1 drivers
v0x555556377650_0 .net "c_out", 0 0, L_0x55555654d280;  1 drivers
v0x5555563776f0_0 .net "s", 0 0, L_0x55555654cc20;  1 drivers
v0x555555cfed80_0 .net "x", 0 0, L_0x55555654d390;  1 drivers
v0x555555d01720_0 .net "y", 0 0, L_0x55555654d4c0;  1 drivers
S_0x555556130ed0 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x5555563777b0 .param/l "i" 0 16 14, +C4<01110>;
S_0x555556104d10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556130ed0;
 .timescale -12 -12;
S_0x55555622f570 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556104d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555654d740 .functor XOR 1, L_0x55555654dc20, L_0x55555654d5f0, C4<0>, C4<0>;
L_0x55555654d7b0 .functor XOR 1, L_0x55555654d740, L_0x55555654e2d0, C4<0>, C4<0>;
L_0x55555654d820 .functor AND 1, L_0x55555654d5f0, L_0x55555654e2d0, C4<1>, C4<1>;
L_0x55555654d890 .functor AND 1, L_0x55555654dc20, L_0x55555654d5f0, C4<1>, C4<1>;
L_0x55555654d950 .functor OR 1, L_0x55555654d820, L_0x55555654d890, C4<0>, C4<0>;
L_0x55555654da60 .functor AND 1, L_0x55555654dc20, L_0x55555654e2d0, C4<1>, C4<1>;
L_0x55555654db10 .functor OR 1, L_0x55555654d950, L_0x55555654da60, C4<0>, C4<0>;
v0x555555cac890_0 .net *"_ivl_0", 0 0, L_0x55555654d740;  1 drivers
v0x555555cac990_0 .net *"_ivl_10", 0 0, L_0x55555654da60;  1 drivers
v0x555555caf230_0 .net *"_ivl_4", 0 0, L_0x55555654d820;  1 drivers
v0x555555caf310_0 .net *"_ivl_6", 0 0, L_0x55555654d890;  1 drivers
v0x555555fe8ea0_0 .net *"_ivl_8", 0 0, L_0x55555654d950;  1 drivers
v0x555555fe8fd0_0 .net "c_in", 0 0, L_0x55555654e2d0;  1 drivers
v0x555555fbcce0_0 .net "c_out", 0 0, L_0x55555654db10;  1 drivers
v0x555555fbcda0_0 .net "s", 0 0, L_0x55555654d7b0;  1 drivers
v0x555555fa01b0_0 .net "x", 0 0, L_0x55555654dc20;  1 drivers
v0x5555560e7540_0 .net "y", 0 0, L_0x55555654d5f0;  1 drivers
S_0x555555c5a3a0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x555555fbce60 .param/l "i" 0 16 14, +C4<01111>;
S_0x555555c5cd40 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555c5a3a0;
 .timescale -12 -12;
S_0x555555e9c6a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555c5cd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555654df60 .functor XOR 1, L_0x55555654e900, L_0x55555654ea30, C4<0>, C4<0>;
L_0x55555654dfd0 .functor XOR 1, L_0x55555654df60, L_0x55555654e400, C4<0>, C4<0>;
L_0x55555654e040 .functor AND 1, L_0x55555654ea30, L_0x55555654e400, C4<1>, C4<1>;
L_0x55555654e570 .functor AND 1, L_0x55555654e900, L_0x55555654ea30, C4<1>, C4<1>;
L_0x55555654e630 .functor OR 1, L_0x55555654e040, L_0x55555654e570, C4<0>, C4<0>;
L_0x55555654e740 .functor AND 1, L_0x55555654e900, L_0x55555654e400, C4<1>, C4<1>;
L_0x55555654e7f0 .functor OR 1, L_0x55555654e630, L_0x55555654e740, C4<0>, C4<0>;
v0x555555e704e0_0 .net *"_ivl_0", 0 0, L_0x55555654df60;  1 drivers
v0x555555e705e0_0 .net *"_ivl_10", 0 0, L_0x55555654e740;  1 drivers
v0x555555f9ad40_0 .net *"_ivl_4", 0 0, L_0x55555654e040;  1 drivers
v0x555555f9ae20_0 .net *"_ivl_6", 0 0, L_0x55555654e570;  1 drivers
v0x555555e05d50_0 .net *"_ivl_8", 0 0, L_0x55555654e630;  1 drivers
v0x555555e05e80_0 .net "c_in", 0 0, L_0x55555654e400;  1 drivers
v0x555555e04da0_0 .net "c_out", 0 0, L_0x55555654e7f0;  1 drivers
v0x555555e04e40_0 .net "s", 0 0, L_0x55555654dfd0;  1 drivers
v0x555555dd49c0_0 .net "x", 0 0, L_0x55555654e900;  1 drivers
v0x55555639c090_0 .net "y", 0 0, L_0x55555654ea30;  1 drivers
S_0x55555639c5a0 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x555555f8e650;
 .timescale -12 -12;
P_0x5555562f4370 .param/l "i" 0 16 14, +C4<010000>;
S_0x55555628e780 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555639c5a0;
 .timescale -12 -12;
S_0x5555562c1520 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555628e780;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555654ece0 .functor XOR 1, L_0x55555654f180, L_0x55555654eb60, C4<0>, C4<0>;
L_0x55555654ed50 .functor XOR 1, L_0x55555654ece0, L_0x55555654f440, C4<0>, C4<0>;
L_0x55555654edc0 .functor AND 1, L_0x55555654eb60, L_0x55555654f440, C4<1>, C4<1>;
L_0x55555654ee30 .functor AND 1, L_0x55555654f180, L_0x55555654eb60, C4<1>, C4<1>;
L_0x55555654eef0 .functor OR 1, L_0x55555654edc0, L_0x55555654ee30, C4<0>, C4<0>;
L_0x55555654f000 .functor AND 1, L_0x55555654f180, L_0x55555654f440, C4<1>, C4<1>;
L_0x55555654f070 .functor OR 1, L_0x55555654eef0, L_0x55555654f000, C4<0>, C4<0>;
v0x5555561ac180_0 .net *"_ivl_0", 0 0, L_0x55555654ece0;  1 drivers
v0x5555561ac280_0 .net *"_ivl_10", 0 0, L_0x55555654f000;  1 drivers
v0x5555561466a0_0 .net *"_ivl_4", 0 0, L_0x55555654edc0;  1 drivers
v0x555556146760_0 .net *"_ivl_6", 0 0, L_0x55555654ee30;  1 drivers
v0x555556179440_0 .net *"_ivl_8", 0 0, L_0x55555654eef0;  1 drivers
v0x555556179570_0 .net "c_in", 0 0, L_0x55555654f440;  1 drivers
v0x555556064150_0 .net "c_out", 0 0, L_0x55555654f070;  1 drivers
v0x5555560641f0_0 .net "s", 0 0, L_0x55555654ed50;  1 drivers
v0x555555ffe670_0 .net "x", 0 0, L_0x55555654f180;  1 drivers
v0x555555ffe730_0 .net "y", 0 0, L_0x55555654eb60;  1 drivers
S_0x5555561938b0 .scope generate, "bfs[2]" "bfs[2]" 14 20, 14 20 0, S_0x55555631eb90;
 .timescale -12 -12;
P_0x555556193ac0 .param/l "i" 0 14 20, +C4<010>;
S_0x555556160b10 .scope module, "butterfly" "bfprocessor" 14 22, 15 1 0, S_0x5555561938b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x55555640c870_0 .net "A_im", 7 0, L_0x5555565aa080;  1 drivers
v0x55555640c970_0 .net "A_re", 7 0, L_0x5555565a9fe0;  1 drivers
v0x55555640ca50_0 .net "B_im", 7 0, L_0x5555565aa250;  1 drivers
v0x55555640cb50_0 .net "B_re", 7 0, L_0x5555565aa1b0;  1 drivers
v0x55555640cc20_0 .net "C_minus_S", 8 0, L_0x5555565aa2f0;  1 drivers
v0x55555640cd60_0 .net "C_plus_S", 8 0, L_0x5555565aa430;  1 drivers
v0x55555640ce70_0 .var "D_im", 7 0;
v0x55555640cf50_0 .var "D_re", 7 0;
v0x55555640d030_0 .net "E_im", 7 0, L_0x555556594570;  1 drivers
v0x55555640d0f0_0 .net "E_re", 7 0, L_0x5555565944b0;  1 drivers
v0x55555640d190_0 .net *"_ivl_13", 0 0, L_0x55555659ea00;  1 drivers
v0x55555640d250_0 .net *"_ivl_17", 0 0, L_0x55555659ec30;  1 drivers
v0x55555640d330_0 .net *"_ivl_21", 0 0, L_0x5555565a4080;  1 drivers
v0x55555640d410_0 .net *"_ivl_25", 0 0, L_0x5555565a4230;  1 drivers
v0x55555640d4f0_0 .net *"_ivl_29", 0 0, L_0x5555565a9750;  1 drivers
v0x55555640d5d0_0 .net *"_ivl_33", 0 0, L_0x5555565a9920;  1 drivers
v0x55555640d6b0_0 .net *"_ivl_5", 0 0, L_0x5555565996a0;  1 drivers
v0x55555640d8a0_0 .net *"_ivl_9", 0 0, L_0x555556599880;  1 drivers
v0x55555640d980_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x55555640da20_0 .net "data_valid", 0 0, L_0x5555565943a0;  1 drivers
v0x55555640dac0_0 .net "i_C", 7 0, L_0x5555565aa390;  1 drivers
v0x55555640db60_0 .net "start_calc", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x55555640dc00_0 .net "w_d_im", 8 0, L_0x55555659e000;  1 drivers
v0x55555640dcc0_0 .net "w_d_re", 8 0, L_0x555556598ca0;  1 drivers
v0x55555640dd90_0 .net "w_e_im", 8 0, L_0x5555565a35c0;  1 drivers
v0x55555640de60_0 .net "w_e_re", 8 0, L_0x5555565a8c90;  1 drivers
v0x55555640df30_0 .net "w_neg_b_im", 7 0, L_0x5555565a9e40;  1 drivers
v0x55555640e000_0 .net "w_neg_b_re", 7 0, L_0x5555565a9c10;  1 drivers
L_0x555556594630 .part L_0x5555565a8c90, 1, 8;
L_0x555556594760 .part L_0x5555565a35c0, 1, 8;
L_0x5555565996a0 .part L_0x5555565a9fe0, 7, 1;
L_0x555556599740 .concat [ 8 1 0 0], L_0x5555565a9fe0, L_0x5555565996a0;
L_0x555556599880 .part L_0x5555565aa1b0, 7, 1;
L_0x555556599970 .concat [ 8 1 0 0], L_0x5555565aa1b0, L_0x555556599880;
L_0x55555659ea00 .part L_0x5555565aa080, 7, 1;
L_0x55555659eaa0 .concat [ 8 1 0 0], L_0x5555565aa080, L_0x55555659ea00;
L_0x55555659ec30 .part L_0x5555565aa250, 7, 1;
L_0x55555659ed20 .concat [ 8 1 0 0], L_0x5555565aa250, L_0x55555659ec30;
L_0x5555565a4080 .part L_0x5555565aa080, 7, 1;
L_0x5555565a4120 .concat [ 8 1 0 0], L_0x5555565aa080, L_0x5555565a4080;
L_0x5555565a4230 .part L_0x5555565a9e40, 7, 1;
L_0x5555565a4320 .concat [ 8 1 0 0], L_0x5555565a9e40, L_0x5555565a4230;
L_0x5555565a9750 .part L_0x5555565a9fe0, 7, 1;
L_0x5555565a97f0 .concat [ 8 1 0 0], L_0x5555565a9fe0, L_0x5555565a9750;
L_0x5555565a9920 .part L_0x5555565a9c10, 7, 1;
L_0x5555565a9a10 .concat [ 8 1 0 0], L_0x5555565a9c10, L_0x5555565a9920;
S_0x5555561c65f0 .scope module, "adder_D_im" "N_bit_adder" 15 51, 16 1 0, S_0x555556160b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555561c67f0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x5555559201b0_0 .net "answer", 8 0, L_0x55555659e000;  alias, 1 drivers
v0x5555559202b0_0 .net "carry", 8 0, L_0x55555659e5a0;  1 drivers
v0x555555920390_0 .net "carry_out", 0 0, L_0x55555659e290;  1 drivers
v0x555555920430_0 .net "input1", 8 0, L_0x55555659eaa0;  1 drivers
v0x555555920510_0 .net "input2", 8 0, L_0x55555659ed20;  1 drivers
L_0x555556599be0 .part L_0x55555659eaa0, 0, 1;
L_0x555556599c80 .part L_0x55555659ed20, 0, 1;
L_0x55555659a2f0 .part L_0x55555659eaa0, 1, 1;
L_0x55555659a390 .part L_0x55555659ed20, 1, 1;
L_0x55555659a4c0 .part L_0x55555659e5a0, 0, 1;
L_0x55555659ab70 .part L_0x55555659eaa0, 2, 1;
L_0x55555659ace0 .part L_0x55555659ed20, 2, 1;
L_0x55555659ae10 .part L_0x55555659e5a0, 1, 1;
L_0x55555659b480 .part L_0x55555659eaa0, 3, 1;
L_0x55555659b640 .part L_0x55555659ed20, 3, 1;
L_0x55555659b800 .part L_0x55555659e5a0, 2, 1;
L_0x55555659bd20 .part L_0x55555659eaa0, 4, 1;
L_0x55555659bec0 .part L_0x55555659ed20, 4, 1;
L_0x55555659bff0 .part L_0x55555659e5a0, 3, 1;
L_0x55555659c5d0 .part L_0x55555659eaa0, 5, 1;
L_0x55555659c700 .part L_0x55555659ed20, 5, 1;
L_0x55555659c8c0 .part L_0x55555659e5a0, 4, 1;
L_0x55555659ced0 .part L_0x55555659eaa0, 6, 1;
L_0x55555659d0a0 .part L_0x55555659ed20, 6, 1;
L_0x55555659d140 .part L_0x55555659e5a0, 5, 1;
L_0x55555659d000 .part L_0x55555659eaa0, 7, 1;
L_0x55555659d890 .part L_0x55555659ed20, 7, 1;
L_0x55555659d270 .part L_0x55555659e5a0, 6, 1;
L_0x55555659ded0 .part L_0x55555659eaa0, 8, 1;
L_0x55555659d930 .part L_0x55555659ed20, 8, 1;
L_0x55555659e160 .part L_0x55555659e5a0, 7, 1;
LS_0x55555659e000_0_0 .concat8 [ 1 1 1 1], L_0x555556599a60, L_0x555556599d90, L_0x55555659a660, L_0x55555659b000;
LS_0x55555659e000_0_4 .concat8 [ 1 1 1 1], L_0x55555659b9a0, L_0x55555659c1b0, L_0x55555659ca60, L_0x55555659d390;
LS_0x55555659e000_0_8 .concat8 [ 1 0 0 0], L_0x55555659da60;
L_0x55555659e000 .concat8 [ 4 4 1 0], LS_0x55555659e000_0_0, LS_0x55555659e000_0_4, LS_0x55555659e000_0_8;
LS_0x55555659e5a0_0_0 .concat8 [ 1 1 1 1], L_0x555556599ad0, L_0x55555659a1e0, L_0x55555659aa60, L_0x55555659b370;
LS_0x55555659e5a0_0_4 .concat8 [ 1 1 1 1], L_0x55555659bc10, L_0x55555659c4c0, L_0x55555659cdc0, L_0x55555659d6f0;
LS_0x55555659e5a0_0_8 .concat8 [ 1 0 0 0], L_0x55555659ddc0;
L_0x55555659e5a0 .concat8 [ 4 4 1 0], LS_0x55555659e5a0_0_0, LS_0x55555659e5a0_0_4, LS_0x55555659e5a0_0_8;
L_0x55555659e290 .part L_0x55555659e5a0, 8, 1;
S_0x5555562db990 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555561c65f0;
 .timescale -12 -12;
P_0x5555562dbbb0 .param/l "i" 0 16 14, +C4<00>;
S_0x5555562a8bf0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555562db990;
 .timescale -12 -12;
S_0x55555630e6d0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555562a8bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556599a60 .functor XOR 1, L_0x555556599be0, L_0x555556599c80, C4<0>, C4<0>;
L_0x555556599ad0 .functor AND 1, L_0x555556599be0, L_0x555556599c80, C4<1>, C4<1>;
v0x55555630e900_0 .net "c", 0 0, L_0x555556599ad0;  1 drivers
v0x555556160cf0_0 .net "s", 0 0, L_0x555556599a60;  1 drivers
v0x555556160db0_0 .net "x", 0 0, L_0x555556599be0;  1 drivers
v0x5555562a8dd0_0 .net "y", 0 0, L_0x555556599c80;  1 drivers
S_0x55555637b9b0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555561c65f0;
 .timescale -12 -12;
P_0x55555637bb80 .param/l "i" 0 16 14, +C4<01>;
S_0x555555a24800 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555637b9b0;
 .timescale -12 -12;
S_0x555555a249e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555a24800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556599d20 .functor XOR 1, L_0x55555659a2f0, L_0x55555659a390, C4<0>, C4<0>;
L_0x555556599d90 .functor XOR 1, L_0x555556599d20, L_0x55555659a4c0, C4<0>, C4<0>;
L_0x555556599e50 .functor AND 1, L_0x55555659a390, L_0x55555659a4c0, C4<1>, C4<1>;
L_0x555556599f60 .functor AND 1, L_0x55555659a2f0, L_0x55555659a390, C4<1>, C4<1>;
L_0x55555659a020 .functor OR 1, L_0x555556599e50, L_0x555556599f60, C4<0>, C4<0>;
L_0x55555659a130 .functor AND 1, L_0x55555659a2f0, L_0x55555659a4c0, C4<1>, C4<1>;
L_0x55555659a1e0 .functor OR 1, L_0x55555659a020, L_0x55555659a130, C4<0>, C4<0>;
v0x555555a24be0_0 .net *"_ivl_0", 0 0, L_0x555556599d20;  1 drivers
v0x55555637bc40_0 .net *"_ivl_10", 0 0, L_0x55555659a130;  1 drivers
v0x555555884cf0_0 .net *"_ivl_4", 0 0, L_0x555556599e50;  1 drivers
v0x555555884de0_0 .net *"_ivl_6", 0 0, L_0x555556599f60;  1 drivers
v0x555555884ec0_0 .net *"_ivl_8", 0 0, L_0x55555659a020;  1 drivers
v0x555555884ff0_0 .net "c_in", 0 0, L_0x55555659a4c0;  1 drivers
v0x5555558850b0_0 .net "c_out", 0 0, L_0x55555659a1e0;  1 drivers
v0x5555558861e0_0 .net "s", 0 0, L_0x555556599d90;  1 drivers
v0x5555558862a0_0 .net "x", 0 0, L_0x55555659a2f0;  1 drivers
v0x555555886360_0 .net "y", 0 0, L_0x55555659a390;  1 drivers
S_0x5555558864c0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555561c65f0;
 .timescale -12 -12;
P_0x555555885170 .param/l "i" 0 16 14, +C4<010>;
S_0x555555887420 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555558864c0;
 .timescale -12 -12;
S_0x555555887600 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555887420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555659a5f0 .functor XOR 1, L_0x55555659ab70, L_0x55555659ace0, C4<0>, C4<0>;
L_0x55555659a660 .functor XOR 1, L_0x55555659a5f0, L_0x55555659ae10, C4<0>, C4<0>;
L_0x55555659a6d0 .functor AND 1, L_0x55555659ace0, L_0x55555659ae10, C4<1>, C4<1>;
L_0x55555659a7e0 .functor AND 1, L_0x55555659ab70, L_0x55555659ace0, C4<1>, C4<1>;
L_0x55555659a8a0 .functor OR 1, L_0x55555659a6d0, L_0x55555659a7e0, C4<0>, C4<0>;
L_0x55555659a9b0 .functor AND 1, L_0x55555659ab70, L_0x55555659ae10, C4<1>, C4<1>;
L_0x55555659aa60 .functor OR 1, L_0x55555659a8a0, L_0x55555659a9b0, C4<0>, C4<0>;
v0x5555558877e0_0 .net *"_ivl_0", 0 0, L_0x55555659a5f0;  1 drivers
v0x555555890b80_0 .net *"_ivl_10", 0 0, L_0x55555659a9b0;  1 drivers
v0x555555890c60_0 .net *"_ivl_4", 0 0, L_0x55555659a6d0;  1 drivers
v0x555555890d50_0 .net *"_ivl_6", 0 0, L_0x55555659a7e0;  1 drivers
v0x555555890e30_0 .net *"_ivl_8", 0 0, L_0x55555659a8a0;  1 drivers
v0x555555890f60_0 .net "c_in", 0 0, L_0x55555659ae10;  1 drivers
v0x555555894680_0 .net "c_out", 0 0, L_0x55555659aa60;  1 drivers
v0x555555894740_0 .net "s", 0 0, L_0x55555659a660;  1 drivers
v0x555555894800_0 .net "x", 0 0, L_0x55555659ab70;  1 drivers
v0x5555558948c0_0 .net "y", 0 0, L_0x55555659ace0;  1 drivers
S_0x55555588eca0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555561c65f0;
 .timescale -12 -12;
P_0x55555588ee50 .param/l "i" 0 16 14, +C4<011>;
S_0x55555588ef30 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555588eca0;
 .timescale -12 -12;
S_0x5555558927f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555588ef30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555659af90 .functor XOR 1, L_0x55555659b480, L_0x55555659b640, C4<0>, C4<0>;
L_0x55555659b000 .functor XOR 1, L_0x55555659af90, L_0x55555659b800, C4<0>, C4<0>;
L_0x55555659b070 .functor AND 1, L_0x55555659b640, L_0x55555659b800, C4<1>, C4<1>;
L_0x55555659b130 .functor AND 1, L_0x55555659b480, L_0x55555659b640, C4<1>, C4<1>;
L_0x55555659b1f0 .functor OR 1, L_0x55555659b070, L_0x55555659b130, C4<0>, C4<0>;
L_0x55555659b300 .functor AND 1, L_0x55555659b480, L_0x55555659b800, C4<1>, C4<1>;
L_0x55555659b370 .functor OR 1, L_0x55555659b1f0, L_0x55555659b300, C4<0>, C4<0>;
v0x5555558929f0_0 .net *"_ivl_0", 0 0, L_0x55555659af90;  1 drivers
v0x555555892af0_0 .net *"_ivl_10", 0 0, L_0x55555659b300;  1 drivers
v0x555555892bd0_0 .net *"_ivl_4", 0 0, L_0x55555659b070;  1 drivers
v0x555555894a20_0 .net *"_ivl_6", 0 0, L_0x55555659b130;  1 drivers
v0x5555558962f0_0 .net *"_ivl_8", 0 0, L_0x55555659b1f0;  1 drivers
v0x5555558963d0_0 .net "c_in", 0 0, L_0x55555659b800;  1 drivers
v0x555555896490_0 .net "c_out", 0 0, L_0x55555659b370;  1 drivers
v0x555555896550_0 .net "s", 0 0, L_0x55555659b000;  1 drivers
v0x555555896610_0 .net "x", 0 0, L_0x55555659b480;  1 drivers
v0x5555558966d0_0 .net "y", 0 0, L_0x55555659b640;  1 drivers
S_0x5555558975c0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555561c65f0;
 .timescale -12 -12;
P_0x5555558977c0 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555558978a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555558975c0;
 .timescale -12 -12;
S_0x5555558a0cd0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555558978a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555659b930 .functor XOR 1, L_0x55555659bd20, L_0x55555659bec0, C4<0>, C4<0>;
L_0x55555659b9a0 .functor XOR 1, L_0x55555659b930, L_0x55555659bff0, C4<0>, C4<0>;
L_0x55555659ba10 .functor AND 1, L_0x55555659bec0, L_0x55555659bff0, C4<1>, C4<1>;
L_0x55555659ba80 .functor AND 1, L_0x55555659bd20, L_0x55555659bec0, C4<1>, C4<1>;
L_0x55555659baf0 .functor OR 1, L_0x55555659ba10, L_0x55555659ba80, C4<0>, C4<0>;
L_0x55555659bb60 .functor AND 1, L_0x55555659bd20, L_0x55555659bff0, C4<1>, C4<1>;
L_0x55555659bc10 .functor OR 1, L_0x55555659baf0, L_0x55555659bb60, C4<0>, C4<0>;
v0x5555558a0ed0_0 .net *"_ivl_0", 0 0, L_0x55555659b930;  1 drivers
v0x5555558a0fd0_0 .net *"_ivl_10", 0 0, L_0x55555659bb60;  1 drivers
v0x5555558a10b0_0 .net *"_ivl_4", 0 0, L_0x55555659ba10;  1 drivers
v0x5555558a47d0_0 .net *"_ivl_6", 0 0, L_0x55555659ba80;  1 drivers
v0x5555558a48b0_0 .net *"_ivl_8", 0 0, L_0x55555659baf0;  1 drivers
v0x5555558a49e0_0 .net "c_in", 0 0, L_0x55555659bff0;  1 drivers
v0x5555558a4aa0_0 .net "c_out", 0 0, L_0x55555659bc10;  1 drivers
v0x5555558a4b60_0 .net "s", 0 0, L_0x55555659b9a0;  1 drivers
v0x55555589ee40_0 .net "x", 0 0, L_0x55555659bd20;  1 drivers
v0x55555589ef00_0 .net "y", 0 0, L_0x55555659bec0;  1 drivers
S_0x55555589f060 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555561c65f0;
 .timescale -12 -12;
P_0x55555589f210 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555558a2940 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555589f060;
 .timescale -12 -12;
S_0x5555558a2b20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555558a2940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555659be50 .functor XOR 1, L_0x55555659c5d0, L_0x55555659c700, C4<0>, C4<0>;
L_0x55555659c1b0 .functor XOR 1, L_0x55555659be50, L_0x55555659c8c0, C4<0>, C4<0>;
L_0x55555659c220 .functor AND 1, L_0x55555659c700, L_0x55555659c8c0, C4<1>, C4<1>;
L_0x55555659c290 .functor AND 1, L_0x55555659c5d0, L_0x55555659c700, C4<1>, C4<1>;
L_0x55555659c300 .functor OR 1, L_0x55555659c220, L_0x55555659c290, C4<0>, C4<0>;
L_0x55555659c410 .functor AND 1, L_0x55555659c5d0, L_0x55555659c8c0, C4<1>, C4<1>;
L_0x55555659c4c0 .functor OR 1, L_0x55555659c300, L_0x55555659c410, C4<0>, C4<0>;
v0x5555558a2d20_0 .net *"_ivl_0", 0 0, L_0x55555659be50;  1 drivers
v0x55555589a430_0 .net *"_ivl_10", 0 0, L_0x55555659c410;  1 drivers
v0x55555589a4f0_0 .net *"_ivl_4", 0 0, L_0x55555659c220;  1 drivers
v0x55555589a5e0_0 .net *"_ivl_6", 0 0, L_0x55555659c290;  1 drivers
v0x55555589a6c0_0 .net *"_ivl_8", 0 0, L_0x55555659c300;  1 drivers
v0x55555589a7f0_0 .net "c_in", 0 0, L_0x55555659c8c0;  1 drivers
v0x55555589d530_0 .net "c_out", 0 0, L_0x55555659c4c0;  1 drivers
v0x55555589d5f0_0 .net "s", 0 0, L_0x55555659c1b0;  1 drivers
v0x55555589d6b0_0 .net "x", 0 0, L_0x55555659c5d0;  1 drivers
v0x55555589d770_0 .net "y", 0 0, L_0x55555659c700;  1 drivers
S_0x555555898c20 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555561c65f0;
 .timescale -12 -12;
P_0x55555589a8b0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555555898e60 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555898c20;
 .timescale -12 -12;
S_0x55555589bd40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555898e60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555659c9f0 .functor XOR 1, L_0x55555659ced0, L_0x55555659d0a0, C4<0>, C4<0>;
L_0x55555659ca60 .functor XOR 1, L_0x55555659c9f0, L_0x55555659d140, C4<0>, C4<0>;
L_0x55555659cad0 .functor AND 1, L_0x55555659d0a0, L_0x55555659d140, C4<1>, C4<1>;
L_0x55555659cb40 .functor AND 1, L_0x55555659ced0, L_0x55555659d0a0, C4<1>, C4<1>;
L_0x55555659cc00 .functor OR 1, L_0x55555659cad0, L_0x55555659cb40, C4<0>, C4<0>;
L_0x55555659cd10 .functor AND 1, L_0x55555659ced0, L_0x55555659d140, C4<1>, C4<1>;
L_0x55555659cdc0 .functor OR 1, L_0x55555659cc00, L_0x55555659cd10, C4<0>, C4<0>;
v0x55555589bf40_0 .net *"_ivl_0", 0 0, L_0x55555659c9f0;  1 drivers
v0x55555589c040_0 .net *"_ivl_10", 0 0, L_0x55555659cd10;  1 drivers
v0x55555589c120_0 .net *"_ivl_4", 0 0, L_0x55555659cad0;  1 drivers
v0x555555899040_0 .net *"_ivl_6", 0 0, L_0x55555659cb40;  1 drivers
v0x55555589d8d0_0 .net *"_ivl_8", 0 0, L_0x55555659cc00;  1 drivers
v0x55555588a290_0 .net "c_in", 0 0, L_0x55555659d140;  1 drivers
v0x55555588a330_0 .net "c_out", 0 0, L_0x55555659cdc0;  1 drivers
v0x55555588a3f0_0 .net "s", 0 0, L_0x55555659ca60;  1 drivers
v0x55555588a4b0_0 .net "x", 0 0, L_0x55555659ced0;  1 drivers
v0x55555588a600_0 .net "y", 0 0, L_0x55555659d0a0;  1 drivers
S_0x55555588d390 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555561c65f0;
 .timescale -12 -12;
P_0x55555588d540 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555588d620 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555588d390;
 .timescale -12 -12;
S_0x555555888a80 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555588d620;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555659d320 .functor XOR 1, L_0x55555659d000, L_0x55555659d890, C4<0>, C4<0>;
L_0x55555659d390 .functor XOR 1, L_0x55555659d320, L_0x55555659d270, C4<0>, C4<0>;
L_0x55555659d400 .functor AND 1, L_0x55555659d890, L_0x55555659d270, C4<1>, C4<1>;
L_0x55555659d470 .functor AND 1, L_0x55555659d000, L_0x55555659d890, C4<1>, C4<1>;
L_0x55555659d530 .functor OR 1, L_0x55555659d400, L_0x55555659d470, C4<0>, C4<0>;
L_0x55555659d640 .functor AND 1, L_0x55555659d000, L_0x55555659d270, C4<1>, C4<1>;
L_0x55555659d6f0 .functor OR 1, L_0x55555659d530, L_0x55555659d640, C4<0>, C4<0>;
v0x555555888c80_0 .net *"_ivl_0", 0 0, L_0x55555659d320;  1 drivers
v0x555555888d80_0 .net *"_ivl_10", 0 0, L_0x55555659d640;  1 drivers
v0x555555888e60_0 .net *"_ivl_4", 0 0, L_0x55555659d400;  1 drivers
v0x55555588bba0_0 .net *"_ivl_6", 0 0, L_0x55555659d470;  1 drivers
v0x55555588bc80_0 .net *"_ivl_8", 0 0, L_0x55555659d530;  1 drivers
v0x55555588bdb0_0 .net "c_in", 0 0, L_0x55555659d270;  1 drivers
v0x55555588be70_0 .net "c_out", 0 0, L_0x55555659d6f0;  1 drivers
v0x55555588bf30_0 .net "s", 0 0, L_0x55555659d390;  1 drivers
v0x555555930fa0_0 .net "x", 0 0, L_0x55555659d000;  1 drivers
v0x5555559310f0_0 .net "y", 0 0, L_0x55555659d890;  1 drivers
S_0x555555931250 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555561c65f0;
 .timescale -12 -12;
P_0x555555897770 .param/l "i" 0 16 14, +C4<01000>;
S_0x555555880c10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555931250;
 .timescale -12 -12;
S_0x555555880df0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555880c10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555659d9f0 .functor XOR 1, L_0x55555659ded0, L_0x55555659d930, C4<0>, C4<0>;
L_0x55555659da60 .functor XOR 1, L_0x55555659d9f0, L_0x55555659e160, C4<0>, C4<0>;
L_0x55555659dad0 .functor AND 1, L_0x55555659d930, L_0x55555659e160, C4<1>, C4<1>;
L_0x55555659db40 .functor AND 1, L_0x55555659ded0, L_0x55555659d930, C4<1>, C4<1>;
L_0x55555659dc00 .functor OR 1, L_0x55555659dad0, L_0x55555659db40, C4<0>, C4<0>;
L_0x55555659dd10 .functor AND 1, L_0x55555659ded0, L_0x55555659e160, C4<1>, C4<1>;
L_0x55555659ddc0 .functor OR 1, L_0x55555659dc00, L_0x55555659dd10, C4<0>, C4<0>;
v0x55555587d030_0 .net *"_ivl_0", 0 0, L_0x55555659d9f0;  1 drivers
v0x55555587d110_0 .net *"_ivl_10", 0 0, L_0x55555659dd10;  1 drivers
v0x55555587d1f0_0 .net *"_ivl_4", 0 0, L_0x55555659dad0;  1 drivers
v0x55555587d2e0_0 .net *"_ivl_6", 0 0, L_0x55555659db40;  1 drivers
v0x55555587d3c0_0 .net *"_ivl_8", 0 0, L_0x55555659dc00;  1 drivers
v0x555555918900_0 .net "c_in", 0 0, L_0x55555659e160;  1 drivers
v0x5555559189c0_0 .net "c_out", 0 0, L_0x55555659ddc0;  1 drivers
v0x555555918a80_0 .net "s", 0 0, L_0x55555659da60;  1 drivers
v0x555555918b40_0 .net "x", 0 0, L_0x55555659ded0;  1 drivers
v0x555555918c90_0 .net "y", 0 0, L_0x55555659d930;  1 drivers
S_0x555555838d40 .scope module, "adder_D_re" "N_bit_adder" 15 42, 16 1 0, S_0x555556160b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555555838ef0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x5555559f4bc0_0 .net "answer", 8 0, L_0x555556598ca0;  alias, 1 drivers
v0x5555559f4cc0_0 .net "carry", 8 0, L_0x555556599240;  1 drivers
v0x5555559f4da0_0 .net "carry_out", 0 0, L_0x555556598f30;  1 drivers
v0x5555559f4e40_0 .net "input1", 8 0, L_0x555556599740;  1 drivers
v0x5555559f4f20_0 .net "input2", 8 0, L_0x555556599970;  1 drivers
L_0x555556594a10 .part L_0x555556599740, 0, 1;
L_0x555556594ab0 .part L_0x555556599970, 0, 1;
L_0x555556595120 .part L_0x555556599740, 1, 1;
L_0x555556595250 .part L_0x555556599970, 1, 1;
L_0x555556595380 .part L_0x555556599240, 0, 1;
L_0x555556595a30 .part L_0x555556599740, 2, 1;
L_0x555556595ba0 .part L_0x555556599970, 2, 1;
L_0x555556595cd0 .part L_0x555556599240, 1, 1;
L_0x555556596140 .part L_0x555556599740, 3, 1;
L_0x555556596300 .part L_0x555556599970, 3, 1;
L_0x555556596520 .part L_0x555556599240, 2, 1;
L_0x555556596a00 .part L_0x555556599740, 4, 1;
L_0x555556596ba0 .part L_0x555556599970, 4, 1;
L_0x555556596cd0 .part L_0x555556599240, 3, 1;
L_0x5555565972f0 .part L_0x555556599740, 5, 1;
L_0x555556597420 .part L_0x555556599970, 5, 1;
L_0x5555565975e0 .part L_0x555556599240, 4, 1;
L_0x555556597bb0 .part L_0x555556599740, 6, 1;
L_0x555556597d80 .part L_0x555556599970, 6, 1;
L_0x555556597e20 .part L_0x555556599240, 5, 1;
L_0x555556597ce0 .part L_0x555556599740, 7, 1;
L_0x555556598530 .part L_0x555556599970, 7, 1;
L_0x555556597f50 .part L_0x555556599240, 6, 1;
L_0x555556598b70 .part L_0x555556599740, 8, 1;
L_0x5555565985d0 .part L_0x555556599970, 8, 1;
L_0x555556598e00 .part L_0x555556599240, 7, 1;
LS_0x555556598ca0_0_0 .concat8 [ 1 1 1 1], L_0x555556594890, L_0x555556594bc0, L_0x555556595520, L_0x555556595ec0;
LS_0x555556598ca0_0_4 .concat8 [ 1 1 1 1], L_0x5555565966c0, L_0x555556596f10, L_0x555556597780, L_0x555556598070;
LS_0x555556598ca0_0_8 .concat8 [ 1 0 0 0], L_0x555556598700;
L_0x555556598ca0 .concat8 [ 4 4 1 0], LS_0x555556598ca0_0_0, LS_0x555556598ca0_0_4, LS_0x555556598ca0_0_8;
LS_0x555556599240_0_0 .concat8 [ 1 1 1 1], L_0x555556594900, L_0x555556595010, L_0x555556595920, L_0x5555565960d0;
LS_0x555556599240_0_4 .concat8 [ 1 1 1 1], L_0x5555565968f0, L_0x5555565971e0, L_0x555556597aa0, L_0x555556598390;
LS_0x555556599240_0_8 .concat8 [ 1 0 0 0], L_0x555556598a60;
L_0x555556599240 .concat8 [ 4 4 1 0], LS_0x555556599240_0_0, LS_0x555556599240_0_4, LS_0x555556599240_0_8;
L_0x555556598f30 .part L_0x555556599240, 8, 1;
S_0x555555839050 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555555838d40;
 .timescale -12 -12;
P_0x555556328290 .param/l "i" 0 16 14, +C4<00>;
S_0x5555559319c0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555555839050;
 .timescale -12 -12;
S_0x555555931bc0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555559319c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556594890 .functor XOR 1, L_0x555556594a10, L_0x555556594ab0, C4<0>, C4<0>;
L_0x555556594900 .functor AND 1, L_0x555556594a10, L_0x555556594ab0, C4<1>, C4<1>;
v0x555555931dc0_0 .net "c", 0 0, L_0x555556594900;  1 drivers
v0x55555593d6c0_0 .net "s", 0 0, L_0x555556594890;  1 drivers
v0x55555593d7a0_0 .net "x", 0 0, L_0x555556594a10;  1 drivers
v0x55555593d840_0 .net "y", 0 0, L_0x555556594ab0;  1 drivers
S_0x55555593d9b0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555555838d40;
 .timescale -12 -12;
P_0x55555615aa40 .param/l "i" 0 16 14, +C4<01>;
S_0x55555592d8b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555593d9b0;
 .timescale -12 -12;
S_0x55555592dab0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555592d8b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556594b50 .functor XOR 1, L_0x555556595120, L_0x555556595250, C4<0>, C4<0>;
L_0x555556594bc0 .functor XOR 1, L_0x555556594b50, L_0x555556595380, C4<0>, C4<0>;
L_0x555556594c80 .functor AND 1, L_0x555556595250, L_0x555556595380, C4<1>, C4<1>;
L_0x555556594d90 .functor AND 1, L_0x555556595120, L_0x555556595250, C4<1>, C4<1>;
L_0x555556594e50 .functor OR 1, L_0x555556594c80, L_0x555556594d90, C4<0>, C4<0>;
L_0x555556594f60 .functor AND 1, L_0x555556595120, L_0x555556595380, C4<1>, C4<1>;
L_0x555556595010 .functor OR 1, L_0x555556594e50, L_0x555556594f60, C4<0>, C4<0>;
v0x55555592dcb0_0 .net *"_ivl_0", 0 0, L_0x555556594b50;  1 drivers
v0x55555591da00_0 .net *"_ivl_10", 0 0, L_0x555556594f60;  1 drivers
v0x55555591db00_0 .net *"_ivl_4", 0 0, L_0x555556594c80;  1 drivers
v0x55555591dbc0_0 .net *"_ivl_6", 0 0, L_0x555556594d90;  1 drivers
v0x55555591dca0_0 .net *"_ivl_8", 0 0, L_0x555556594e50;  1 drivers
v0x55555591ddd0_0 .net "c_in", 0 0, L_0x555556595380;  1 drivers
v0x55555591b000_0 .net "c_out", 0 0, L_0x555556595010;  1 drivers
v0x55555591b0c0_0 .net "s", 0 0, L_0x555556594bc0;  1 drivers
v0x55555591b180_0 .net "x", 0 0, L_0x555556595120;  1 drivers
v0x55555591b240_0 .net "y", 0 0, L_0x555556595250;  1 drivers
S_0x555555881700 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555555838d40;
 .timescale -12 -12;
P_0x5555558818b0 .param/l "i" 0 16 14, +C4<010>;
S_0x555555881970 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555881700;
 .timescale -12 -12;
S_0x555555948c00 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555881970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565954b0 .functor XOR 1, L_0x555556595a30, L_0x555556595ba0, C4<0>, C4<0>;
L_0x555556595520 .functor XOR 1, L_0x5555565954b0, L_0x555556595cd0, C4<0>, C4<0>;
L_0x555556595590 .functor AND 1, L_0x555556595ba0, L_0x555556595cd0, C4<1>, C4<1>;
L_0x5555565956a0 .functor AND 1, L_0x555556595a30, L_0x555556595ba0, C4<1>, C4<1>;
L_0x555556595760 .functor OR 1, L_0x555556595590, L_0x5555565956a0, C4<0>, C4<0>;
L_0x555556595870 .functor AND 1, L_0x555556595a30, L_0x555556595cd0, C4<1>, C4<1>;
L_0x555556595920 .functor OR 1, L_0x555556595760, L_0x555556595870, C4<0>, C4<0>;
v0x555555948e00_0 .net *"_ivl_0", 0 0, L_0x5555565954b0;  1 drivers
v0x555555948f00_0 .net *"_ivl_10", 0 0, L_0x555556595870;  1 drivers
v0x555555948fe0_0 .net *"_ivl_4", 0 0, L_0x555556595590;  1 drivers
v0x55555591b3a0_0 .net *"_ivl_6", 0 0, L_0x5555565956a0;  1 drivers
v0x555555908230_0 .net *"_ivl_8", 0 0, L_0x555556595760;  1 drivers
v0x555555908310_0 .net "c_in", 0 0, L_0x555556595cd0;  1 drivers
v0x5555559083d0_0 .net "c_out", 0 0, L_0x555556595920;  1 drivers
v0x555555908490_0 .net "s", 0 0, L_0x555556595520;  1 drivers
v0x555555908550_0 .net "x", 0 0, L_0x555556595a30;  1 drivers
v0x55555590c000_0 .net "y", 0 0, L_0x555556595ba0;  1 drivers
S_0x55555590c160 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555555838d40;
 .timescale -12 -12;
P_0x55555590c310 .param/l "i" 0 16 14, +C4<011>;
S_0x5555559045a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555590c160;
 .timescale -12 -12;
S_0x555555904780 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555559045a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556595e50 .functor XOR 1, L_0x555556596140, L_0x555556596300, C4<0>, C4<0>;
L_0x555556595ec0 .functor XOR 1, L_0x555556595e50, L_0x555556596520, C4<0>, C4<0>;
L_0x555556595f30 .functor AND 1, L_0x555556596300, L_0x555556596520, C4<1>, C4<1>;
L_0x5555565781b0 .functor AND 1, L_0x555556596140, L_0x555556596300, C4<1>, C4<1>;
L_0x555556595ff0 .functor OR 1, L_0x555556595f30, L_0x5555565781b0, C4<0>, C4<0>;
L_0x555556596060 .functor AND 1, L_0x555556596140, L_0x555556596520, C4<1>, C4<1>;
L_0x5555565960d0 .functor OR 1, L_0x555556595ff0, L_0x555556596060, C4<0>, C4<0>;
v0x555555904980_0 .net *"_ivl_0", 0 0, L_0x555556595e50;  1 drivers
v0x55555590c3f0_0 .net *"_ivl_10", 0 0, L_0x555556596060;  1 drivers
v0x5555558fd7e0_0 .net *"_ivl_4", 0 0, L_0x555556595f30;  1 drivers
v0x5555558fd8d0_0 .net *"_ivl_6", 0 0, L_0x5555565781b0;  1 drivers
v0x5555558fd9b0_0 .net *"_ivl_8", 0 0, L_0x555556595ff0;  1 drivers
v0x5555558fdae0_0 .net "c_in", 0 0, L_0x555556596520;  1 drivers
v0x5555558fdba0_0 .net "c_out", 0 0, L_0x5555565960d0;  1 drivers
v0x555555900f20_0 .net "s", 0 0, L_0x555556595ec0;  1 drivers
v0x555555900fe0_0 .net "x", 0 0, L_0x555556596140;  1 drivers
v0x555555901130_0 .net "y", 0 0, L_0x555556596300;  1 drivers
S_0x5555558a63e0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555555838d40;
 .timescale -12 -12;
P_0x5555558a6590 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555558a6670 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555558a63e0;
 .timescale -12 -12;
S_0x5555558d4e70 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555558a6670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556596650 .functor XOR 1, L_0x555556596a00, L_0x555556596ba0, C4<0>, C4<0>;
L_0x5555565966c0 .functor XOR 1, L_0x555556596650, L_0x555556596cd0, C4<0>, C4<0>;
L_0x555556596730 .functor AND 1, L_0x555556596ba0, L_0x555556596cd0, C4<1>, C4<1>;
L_0x5555565967a0 .functor AND 1, L_0x555556596a00, L_0x555556596ba0, C4<1>, C4<1>;
L_0x555556596810 .functor OR 1, L_0x555556596730, L_0x5555565967a0, C4<0>, C4<0>;
L_0x555556596880 .functor AND 1, L_0x555556596a00, L_0x555556596cd0, C4<1>, C4<1>;
L_0x5555565968f0 .functor OR 1, L_0x555556596810, L_0x555556596880, C4<0>, C4<0>;
v0x5555558d5070_0 .net *"_ivl_0", 0 0, L_0x555556596650;  1 drivers
v0x5555558d5170_0 .net *"_ivl_10", 0 0, L_0x555556596880;  1 drivers
v0x5555558d5250_0 .net *"_ivl_4", 0 0, L_0x555556596730;  1 drivers
v0x555555901290_0 .net *"_ivl_6", 0 0, L_0x5555565967a0;  1 drivers
v0x5555558e8b50_0 .net *"_ivl_8", 0 0, L_0x555556596810;  1 drivers
v0x5555558e8c80_0 .net "c_in", 0 0, L_0x555556596cd0;  1 drivers
v0x5555558e8d40_0 .net "c_out", 0 0, L_0x5555565968f0;  1 drivers
v0x5555558e8e00_0 .net "s", 0 0, L_0x5555565966c0;  1 drivers
v0x5555558e8ec0_0 .net "x", 0 0, L_0x555556596a00;  1 drivers
v0x5555558ded00_0 .net "y", 0 0, L_0x555556596ba0;  1 drivers
S_0x5555558dee60 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555555838d40;
 .timescale -12 -12;
P_0x5555558df010 .param/l "i" 0 16 14, +C4<0101>;
S_0x55555591bcc0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555558dee60;
 .timescale -12 -12;
S_0x55555591bea0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555591bcc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556596b30 .functor XOR 1, L_0x5555565972f0, L_0x555556597420, C4<0>, C4<0>;
L_0x555556596f10 .functor XOR 1, L_0x555556596b30, L_0x5555565975e0, C4<0>, C4<0>;
L_0x555556596f80 .functor AND 1, L_0x555556597420, L_0x5555565975e0, C4<1>, C4<1>;
L_0x555556596ff0 .functor AND 1, L_0x5555565972f0, L_0x555556597420, C4<1>, C4<1>;
L_0x555556597060 .functor OR 1, L_0x555556596f80, L_0x555556596ff0, C4<0>, C4<0>;
L_0x555556597170 .functor AND 1, L_0x5555565972f0, L_0x5555565975e0, C4<1>, C4<1>;
L_0x5555565971e0 .functor OR 1, L_0x555556597060, L_0x555556597170, C4<0>, C4<0>;
v0x55555591c0a0_0 .net *"_ivl_0", 0 0, L_0x555556596b30;  1 drivers
v0x5555558df0f0_0 .net *"_ivl_10", 0 0, L_0x555556597170;  1 drivers
v0x55555591e470_0 .net *"_ivl_4", 0 0, L_0x555556596f80;  1 drivers
v0x55555591e560_0 .net *"_ivl_6", 0 0, L_0x555556596ff0;  1 drivers
v0x55555591e640_0 .net *"_ivl_8", 0 0, L_0x555556597060;  1 drivers
v0x55555591e770_0 .net "c_in", 0 0, L_0x5555565975e0;  1 drivers
v0x55555591e830_0 .net "c_out", 0 0, L_0x5555565971e0;  1 drivers
v0x555555926150_0 .net "s", 0 0, L_0x555556596f10;  1 drivers
v0x555555926210_0 .net "x", 0 0, L_0x5555565972f0;  1 drivers
v0x555555926360_0 .net "y", 0 0, L_0x555556597420;  1 drivers
S_0x555555910ad0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555555838d40;
 .timescale -12 -12;
P_0x55555591e8f0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555555910d10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555910ad0;
 .timescale -12 -12;
S_0x55555590fe00 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555555910d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556597710 .functor XOR 1, L_0x555556597bb0, L_0x555556597d80, C4<0>, C4<0>;
L_0x555556597780 .functor XOR 1, L_0x555556597710, L_0x555556597e20, C4<0>, C4<0>;
L_0x5555565977f0 .functor AND 1, L_0x555556597d80, L_0x555556597e20, C4<1>, C4<1>;
L_0x555556597860 .functor AND 1, L_0x555556597bb0, L_0x555556597d80, C4<1>, C4<1>;
L_0x555556597920 .functor OR 1, L_0x5555565977f0, L_0x555556597860, C4<0>, C4<0>;
L_0x555556597a30 .functor AND 1, L_0x555556597bb0, L_0x555556597e20, C4<1>, C4<1>;
L_0x555556597aa0 .functor OR 1, L_0x555556597920, L_0x555556597a30, C4<0>, C4<0>;
v0x555555910000_0 .net *"_ivl_0", 0 0, L_0x555556597710;  1 drivers
v0x555555910100_0 .net *"_ivl_10", 0 0, L_0x555556597a30;  1 drivers
v0x5555559101e0_0 .net *"_ivl_4", 0 0, L_0x5555565977f0;  1 drivers
v0x555555910ef0_0 .net *"_ivl_6", 0 0, L_0x555556597860;  1 drivers
v0x5555559264c0_0 .net *"_ivl_8", 0 0, L_0x555556597920;  1 drivers
v0x55555598aea0_0 .net "c_in", 0 0, L_0x555556597e20;  1 drivers
v0x55555598af60_0 .net "c_out", 0 0, L_0x555556597aa0;  1 drivers
v0x55555598b020_0 .net "s", 0 0, L_0x555556597780;  1 drivers
v0x55555598b0e0_0 .net "x", 0 0, L_0x555556597bb0;  1 drivers
v0x55555598b230_0 .net "y", 0 0, L_0x555556597d80;  1 drivers
S_0x55555599d1e0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555555838d40;
 .timescale -12 -12;
P_0x55555599d370 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555599d450 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555599d1e0;
 .timescale -12 -12;
S_0x5555559b7dc0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555599d450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556598000 .functor XOR 1, L_0x555556597ce0, L_0x555556598530, C4<0>, C4<0>;
L_0x555556598070 .functor XOR 1, L_0x555556598000, L_0x555556597f50, C4<0>, C4<0>;
L_0x5555565980e0 .functor AND 1, L_0x555556598530, L_0x555556597f50, C4<1>, C4<1>;
L_0x555556598150 .functor AND 1, L_0x555556597ce0, L_0x555556598530, C4<1>, C4<1>;
L_0x555556598210 .functor OR 1, L_0x5555565980e0, L_0x555556598150, C4<0>, C4<0>;
L_0x555556598320 .functor AND 1, L_0x555556597ce0, L_0x555556597f50, C4<1>, C4<1>;
L_0x555556598390 .functor OR 1, L_0x555556598210, L_0x555556598320, C4<0>, C4<0>;
v0x5555559b7fc0_0 .net *"_ivl_0", 0 0, L_0x555556598000;  1 drivers
v0x5555559b80c0_0 .net *"_ivl_10", 0 0, L_0x555556598320;  1 drivers
v0x5555559b81a0_0 .net *"_ivl_4", 0 0, L_0x5555565980e0;  1 drivers
v0x5555559c2270_0 .net *"_ivl_6", 0 0, L_0x555556598150;  1 drivers
v0x5555559c2350_0 .net *"_ivl_8", 0 0, L_0x555556598210;  1 drivers
v0x5555559c2480_0 .net "c_in", 0 0, L_0x555556597f50;  1 drivers
v0x5555559c2540_0 .net "c_out", 0 0, L_0x555556598390;  1 drivers
v0x5555559c2600_0 .net "s", 0 0, L_0x555556598070;  1 drivers
v0x5555559ca900_0 .net "x", 0 0, L_0x555556597ce0;  1 drivers
v0x5555559caa50_0 .net "y", 0 0, L_0x555556598530;  1 drivers
S_0x5555559cabb0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555555838d40;
 .timescale -12 -12;
P_0x5555558fdc60 .param/l "i" 0 16 14, +C4<01000>;
S_0x5555559d3360 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555559cabb0;
 .timescale -12 -12;
S_0x5555559d3540 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555559d3360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556598690 .functor XOR 1, L_0x555556598b70, L_0x5555565985d0, C4<0>, C4<0>;
L_0x555556598700 .functor XOR 1, L_0x555556598690, L_0x555556598e00, C4<0>, C4<0>;
L_0x555556598770 .functor AND 1, L_0x5555565985d0, L_0x555556598e00, C4<1>, C4<1>;
L_0x5555565987e0 .functor AND 1, L_0x555556598b70, L_0x5555565985d0, C4<1>, C4<1>;
L_0x5555565988a0 .functor OR 1, L_0x555556598770, L_0x5555565987e0, C4<0>, C4<0>;
L_0x5555565989b0 .functor AND 1, L_0x555556598b70, L_0x555556598e00, C4<1>, C4<1>;
L_0x555556598a60 .functor OR 1, L_0x5555565988a0, L_0x5555565989b0, C4<0>, C4<0>;
v0x5555559e0be0_0 .net *"_ivl_0", 0 0, L_0x555556598690;  1 drivers
v0x5555559e0cc0_0 .net *"_ivl_10", 0 0, L_0x5555565989b0;  1 drivers
v0x5555559e0da0_0 .net *"_ivl_4", 0 0, L_0x555556598770;  1 drivers
v0x5555559e0e90_0 .net *"_ivl_6", 0 0, L_0x5555565987e0;  1 drivers
v0x5555559e0f70_0 .net *"_ivl_8", 0 0, L_0x5555565988a0;  1 drivers
v0x5555559e9e30_0 .net "c_in", 0 0, L_0x555556598e00;  1 drivers
v0x5555559e9ef0_0 .net "c_out", 0 0, L_0x555556598a60;  1 drivers
v0x5555559e9fb0_0 .net "s", 0 0, L_0x555556598700;  1 drivers
v0x5555559ea070_0 .net "x", 0 0, L_0x555556598b70;  1 drivers
v0x5555559ea1c0_0 .net "y", 0 0, L_0x5555565985d0;  1 drivers
S_0x5555559b4de0 .scope module, "adder_E_im" "N_bit_adder" 15 59, 16 1 0, S_0x555556160b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555559b4f70 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x5555563b4020_0 .net "answer", 8 0, L_0x5555565a35c0;  alias, 1 drivers
v0x5555563b40c0_0 .net "carry", 8 0, L_0x5555565a3c20;  1 drivers
v0x5555563b4160_0 .net "carry_out", 0 0, L_0x5555565a3960;  1 drivers
v0x5555563b4200_0 .net "input1", 8 0, L_0x5555565a4120;  1 drivers
v0x5555563b42a0_0 .net "input2", 8 0, L_0x5555565a4320;  1 drivers
L_0x55555659efa0 .part L_0x5555565a4120, 0, 1;
L_0x55555659f040 .part L_0x5555565a4320, 0, 1;
L_0x55555659f670 .part L_0x5555565a4120, 1, 1;
L_0x55555659f710 .part L_0x5555565a4320, 1, 1;
L_0x55555659f840 .part L_0x5555565a3c20, 0, 1;
L_0x55555659feb0 .part L_0x5555565a4120, 2, 1;
L_0x5555565a0020 .part L_0x5555565a4320, 2, 1;
L_0x5555565a0150 .part L_0x5555565a3c20, 1, 1;
L_0x5555565a07c0 .part L_0x5555565a4120, 3, 1;
L_0x5555565a0980 .part L_0x5555565a4320, 3, 1;
L_0x5555565a0ba0 .part L_0x5555565a3c20, 2, 1;
L_0x5555565a10c0 .part L_0x5555565a4120, 4, 1;
L_0x5555565a1260 .part L_0x5555565a4320, 4, 1;
L_0x5555565a1390 .part L_0x5555565a3c20, 3, 1;
L_0x5555565a1970 .part L_0x5555565a4120, 5, 1;
L_0x5555565a1aa0 .part L_0x5555565a4320, 5, 1;
L_0x5555565a1c60 .part L_0x5555565a3c20, 4, 1;
L_0x5555565a2270 .part L_0x5555565a4120, 6, 1;
L_0x5555565a2440 .part L_0x5555565a4320, 6, 1;
L_0x5555565a24e0 .part L_0x5555565a3c20, 5, 1;
L_0x5555565a23a0 .part L_0x5555565a4120, 7, 1;
L_0x5555565a2d40 .part L_0x5555565a4320, 7, 1;
L_0x5555565a2610 .part L_0x5555565a3c20, 6, 1;
L_0x5555565a3490 .part L_0x5555565a4120, 8, 1;
L_0x5555565a2ef0 .part L_0x5555565a4320, 8, 1;
L_0x5555565a3720 .part L_0x5555565a3c20, 7, 1;
LS_0x5555565a35c0_0_0 .concat8 [ 1 1 1 1], L_0x55555659ee70, L_0x55555659f150, L_0x55555659f9e0, L_0x5555565a0340;
LS_0x5555565a35c0_0_4 .concat8 [ 1 1 1 1], L_0x5555565a0d40, L_0x5555565a1550, L_0x5555565a1e00, L_0x5555565a2730;
LS_0x5555565a35c0_0_8 .concat8 [ 1 0 0 0], L_0x5555565a3020;
L_0x5555565a35c0 .concat8 [ 4 4 1 0], LS_0x5555565a35c0_0_0, LS_0x5555565a35c0_0_4, LS_0x5555565a35c0_0_8;
LS_0x5555565a3c20_0_0 .concat8 [ 1 1 1 1], L_0x55555659eee0, L_0x55555659f560, L_0x55555659fda0, L_0x5555565a06b0;
LS_0x5555565a3c20_0_4 .concat8 [ 1 1 1 1], L_0x5555565a0fb0, L_0x5555565a1860, L_0x5555565a2160, L_0x5555565a2a90;
LS_0x5555565a3c20_0_8 .concat8 [ 1 0 0 0], L_0x5555565a3380;
L_0x5555565a3c20 .concat8 [ 4 4 1 0], LS_0x5555565a3c20_0_0, LS_0x5555565a3c20_0_4, LS_0x5555565a3c20_0_8;
L_0x5555565a3960 .part L_0x5555565a3c20, 8, 1;
S_0x5555559b38d0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555559b4de0;
 .timescale -12 -12;
P_0x5555559b3ad0 .param/l "i" 0 16 14, +C4<00>;
S_0x5555559b3bb0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555559b38d0;
 .timescale -12 -12;
S_0x5555559fea70 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555559b3bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555659ee70 .functor XOR 1, L_0x55555659efa0, L_0x55555659f040, C4<0>, C4<0>;
L_0x55555659eee0 .functor AND 1, L_0x55555659efa0, L_0x55555659f040, C4<1>, C4<1>;
v0x5555559fed10_0 .net "c", 0 0, L_0x55555659eee0;  1 drivers
v0x5555559fedf0_0 .net "s", 0 0, L_0x55555659ee70;  1 drivers
v0x5555559b5170_0 .net "x", 0 0, L_0x55555659efa0;  1 drivers
v0x555555a05260_0 .net "y", 0 0, L_0x55555659f040;  1 drivers
S_0x555555a053d0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555559b4de0;
 .timescale -12 -12;
P_0x555555a055f0 .param/l "i" 0 16 14, +C4<01>;
S_0x5555559a71f0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555555a053d0;
 .timescale -12 -12;
S_0x5555559a73d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555559a71f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555659f0e0 .functor XOR 1, L_0x55555659f670, L_0x55555659f710, C4<0>, C4<0>;
L_0x55555659f150 .functor XOR 1, L_0x55555659f0e0, L_0x55555659f840, C4<0>, C4<0>;
L_0x55555659f210 .functor AND 1, L_0x55555659f710, L_0x55555659f840, C4<1>, C4<1>;
L_0x55555659f320 .functor AND 1, L_0x55555659f670, L_0x55555659f710, C4<1>, C4<1>;
L_0x55555659f3e0 .functor OR 1, L_0x55555659f210, L_0x55555659f320, C4<0>, C4<0>;
L_0x55555659f4f0 .functor AND 1, L_0x55555659f670, L_0x55555659f840, C4<1>, C4<1>;
L_0x55555659f560 .functor OR 1, L_0x55555659f3e0, L_0x55555659f4f0, C4<0>, C4<0>;
v0x5555559a75d0_0 .net *"_ivl_0", 0 0, L_0x55555659f0e0;  1 drivers
v0x5555563aea00_0 .net *"_ivl_10", 0 0, L_0x55555659f4f0;  1 drivers
v0x5555563aeaa0_0 .net *"_ivl_4", 0 0, L_0x55555659f210;  1 drivers
v0x5555563aeb40_0 .net *"_ivl_6", 0 0, L_0x55555659f320;  1 drivers
v0x5555563aebe0_0 .net *"_ivl_8", 0 0, L_0x55555659f3e0;  1 drivers
v0x5555563aec80_0 .net "c_in", 0 0, L_0x55555659f840;  1 drivers
v0x5555563aed20_0 .net "c_out", 0 0, L_0x55555659f560;  1 drivers
v0x5555563aedc0_0 .net "s", 0 0, L_0x55555659f150;  1 drivers
v0x5555563aee60_0 .net "x", 0 0, L_0x55555659f670;  1 drivers
v0x5555563aef00_0 .net "y", 0 0, L_0x55555659f710;  1 drivers
S_0x5555563aefa0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555559b4de0;
 .timescale -12 -12;
P_0x555556020010 .param/l "i" 0 16 14, +C4<010>;
S_0x5555563af130 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563aefa0;
 .timescale -12 -12;
S_0x5555563af2c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563af130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555659f970 .functor XOR 1, L_0x55555659feb0, L_0x5555565a0020, C4<0>, C4<0>;
L_0x55555659f9e0 .functor XOR 1, L_0x55555659f970, L_0x5555565a0150, C4<0>, C4<0>;
L_0x55555659fa50 .functor AND 1, L_0x5555565a0020, L_0x5555565a0150, C4<1>, C4<1>;
L_0x55555659fb60 .functor AND 1, L_0x55555659feb0, L_0x5555565a0020, C4<1>, C4<1>;
L_0x55555659fc20 .functor OR 1, L_0x55555659fa50, L_0x55555659fb60, C4<0>, C4<0>;
L_0x55555659fd30 .functor AND 1, L_0x55555659feb0, L_0x5555565a0150, C4<1>, C4<1>;
L_0x55555659fda0 .functor OR 1, L_0x55555659fc20, L_0x55555659fd30, C4<0>, C4<0>;
v0x5555563af450_0 .net *"_ivl_0", 0 0, L_0x55555659f970;  1 drivers
v0x5555563af4f0_0 .net *"_ivl_10", 0 0, L_0x55555659fd30;  1 drivers
v0x5555563af590_0 .net *"_ivl_4", 0 0, L_0x55555659fa50;  1 drivers
v0x5555563af630_0 .net *"_ivl_6", 0 0, L_0x55555659fb60;  1 drivers
v0x5555563af6d0_0 .net *"_ivl_8", 0 0, L_0x55555659fc20;  1 drivers
v0x5555563af770_0 .net "c_in", 0 0, L_0x5555565a0150;  1 drivers
v0x5555563af810_0 .net "c_out", 0 0, L_0x55555659fda0;  1 drivers
v0x5555563af8b0_0 .net "s", 0 0, L_0x55555659f9e0;  1 drivers
v0x5555563af950_0 .net "x", 0 0, L_0x55555659feb0;  1 drivers
v0x5555563af9f0_0 .net "y", 0 0, L_0x5555565a0020;  1 drivers
S_0x5555563afa90 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555559b4de0;
 .timescale -12 -12;
P_0x555555fd99e0 .param/l "i" 0 16 14, +C4<011>;
S_0x5555563afc20 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563afa90;
 .timescale -12 -12;
S_0x5555563afdb0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563afc20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a02d0 .functor XOR 1, L_0x5555565a07c0, L_0x5555565a0980, C4<0>, C4<0>;
L_0x5555565a0340 .functor XOR 1, L_0x5555565a02d0, L_0x5555565a0ba0, C4<0>, C4<0>;
L_0x5555565a03b0 .functor AND 1, L_0x5555565a0980, L_0x5555565a0ba0, C4<1>, C4<1>;
L_0x5555565a0470 .functor AND 1, L_0x5555565a07c0, L_0x5555565a0980, C4<1>, C4<1>;
L_0x5555565a0530 .functor OR 1, L_0x5555565a03b0, L_0x5555565a0470, C4<0>, C4<0>;
L_0x5555565a0640 .functor AND 1, L_0x5555565a07c0, L_0x5555565a0ba0, C4<1>, C4<1>;
L_0x5555565a06b0 .functor OR 1, L_0x5555565a0530, L_0x5555565a0640, C4<0>, C4<0>;
v0x5555563aff40_0 .net *"_ivl_0", 0 0, L_0x5555565a02d0;  1 drivers
v0x5555563affe0_0 .net *"_ivl_10", 0 0, L_0x5555565a0640;  1 drivers
v0x5555563b0080_0 .net *"_ivl_4", 0 0, L_0x5555565a03b0;  1 drivers
v0x5555563b0120_0 .net *"_ivl_6", 0 0, L_0x5555565a0470;  1 drivers
v0x5555563b01c0_0 .net *"_ivl_8", 0 0, L_0x5555565a0530;  1 drivers
v0x5555563b0260_0 .net "c_in", 0 0, L_0x5555565a0ba0;  1 drivers
v0x5555563b0300_0 .net "c_out", 0 0, L_0x5555565a06b0;  1 drivers
v0x5555563b03a0_0 .net "s", 0 0, L_0x5555565a0340;  1 drivers
v0x5555563b0440_0 .net "x", 0 0, L_0x5555565a07c0;  1 drivers
v0x5555563b0570_0 .net "y", 0 0, L_0x5555565a0980;  1 drivers
S_0x5555563b0610 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555559b4de0;
 .timescale -12 -12;
P_0x5555560c4680 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555563b07a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b0610;
 .timescale -12 -12;
S_0x5555563b0930 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b07a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a0cd0 .functor XOR 1, L_0x5555565a10c0, L_0x5555565a1260, C4<0>, C4<0>;
L_0x5555565a0d40 .functor XOR 1, L_0x5555565a0cd0, L_0x5555565a1390, C4<0>, C4<0>;
L_0x5555565a0db0 .functor AND 1, L_0x5555565a1260, L_0x5555565a1390, C4<1>, C4<1>;
L_0x5555565a0e20 .functor AND 1, L_0x5555565a10c0, L_0x5555565a1260, C4<1>, C4<1>;
L_0x5555565a0e90 .functor OR 1, L_0x5555565a0db0, L_0x5555565a0e20, C4<0>, C4<0>;
L_0x5555565a0f00 .functor AND 1, L_0x5555565a10c0, L_0x5555565a1390, C4<1>, C4<1>;
L_0x5555565a0fb0 .functor OR 1, L_0x5555565a0e90, L_0x5555565a0f00, C4<0>, C4<0>;
v0x5555563b0ac0_0 .net *"_ivl_0", 0 0, L_0x5555565a0cd0;  1 drivers
v0x5555563b0b60_0 .net *"_ivl_10", 0 0, L_0x5555565a0f00;  1 drivers
v0x5555563b0c00_0 .net *"_ivl_4", 0 0, L_0x5555565a0db0;  1 drivers
v0x5555563b0ca0_0 .net *"_ivl_6", 0 0, L_0x5555565a0e20;  1 drivers
v0x5555563b0d40_0 .net *"_ivl_8", 0 0, L_0x5555565a0e90;  1 drivers
v0x5555563b0de0_0 .net "c_in", 0 0, L_0x5555565a1390;  1 drivers
v0x5555563b0e80_0 .net "c_out", 0 0, L_0x5555565a0fb0;  1 drivers
v0x5555563b0f20_0 .net "s", 0 0, L_0x5555565a0d40;  1 drivers
v0x5555563b0fc0_0 .net "x", 0 0, L_0x5555565a10c0;  1 drivers
v0x5555563b10f0_0 .net "y", 0 0, L_0x5555565a1260;  1 drivers
S_0x5555563b1190 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555559b4de0;
 .timescale -12 -12;
P_0x555555f96b00 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555563b1320 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b1190;
 .timescale -12 -12;
S_0x5555563b14b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b1320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a11f0 .functor XOR 1, L_0x5555565a1970, L_0x5555565a1aa0, C4<0>, C4<0>;
L_0x5555565a1550 .functor XOR 1, L_0x5555565a11f0, L_0x5555565a1c60, C4<0>, C4<0>;
L_0x5555565a15c0 .functor AND 1, L_0x5555565a1aa0, L_0x5555565a1c60, C4<1>, C4<1>;
L_0x5555565a1630 .functor AND 1, L_0x5555565a1970, L_0x5555565a1aa0, C4<1>, C4<1>;
L_0x5555565a16a0 .functor OR 1, L_0x5555565a15c0, L_0x5555565a1630, C4<0>, C4<0>;
L_0x5555565a17b0 .functor AND 1, L_0x5555565a1970, L_0x5555565a1c60, C4<1>, C4<1>;
L_0x5555565a1860 .functor OR 1, L_0x5555565a16a0, L_0x5555565a17b0, C4<0>, C4<0>;
v0x5555563b1640_0 .net *"_ivl_0", 0 0, L_0x5555565a11f0;  1 drivers
v0x5555563b16e0_0 .net *"_ivl_10", 0 0, L_0x5555565a17b0;  1 drivers
v0x5555563b1780_0 .net *"_ivl_4", 0 0, L_0x5555565a15c0;  1 drivers
v0x5555563b1820_0 .net *"_ivl_6", 0 0, L_0x5555565a1630;  1 drivers
v0x5555563b18c0_0 .net *"_ivl_8", 0 0, L_0x5555565a16a0;  1 drivers
v0x5555563b1960_0 .net "c_in", 0 0, L_0x5555565a1c60;  1 drivers
v0x5555563b1a00_0 .net "c_out", 0 0, L_0x5555565a1860;  1 drivers
v0x5555563b1aa0_0 .net "s", 0 0, L_0x5555565a1550;  1 drivers
v0x5555563b1b40_0 .net "x", 0 0, L_0x5555565a1970;  1 drivers
v0x5555563b1c70_0 .net "y", 0 0, L_0x5555565a1aa0;  1 drivers
S_0x5555563b1d10 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555559b4de0;
 .timescale -12 -12;
P_0x5555562f6900 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555563b1ea0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b1d10;
 .timescale -12 -12;
S_0x5555563b2030 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b1ea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a1d90 .functor XOR 1, L_0x5555565a2270, L_0x5555565a2440, C4<0>, C4<0>;
L_0x5555565a1e00 .functor XOR 1, L_0x5555565a1d90, L_0x5555565a24e0, C4<0>, C4<0>;
L_0x5555565a1e70 .functor AND 1, L_0x5555565a2440, L_0x5555565a24e0, C4<1>, C4<1>;
L_0x5555565a1ee0 .functor AND 1, L_0x5555565a2270, L_0x5555565a2440, C4<1>, C4<1>;
L_0x5555565a1fa0 .functor OR 1, L_0x5555565a1e70, L_0x5555565a1ee0, C4<0>, C4<0>;
L_0x5555565a20b0 .functor AND 1, L_0x5555565a2270, L_0x5555565a24e0, C4<1>, C4<1>;
L_0x5555565a2160 .functor OR 1, L_0x5555565a1fa0, L_0x5555565a20b0, C4<0>, C4<0>;
v0x5555563b21c0_0 .net *"_ivl_0", 0 0, L_0x5555565a1d90;  1 drivers
v0x5555563b2260_0 .net *"_ivl_10", 0 0, L_0x5555565a20b0;  1 drivers
v0x5555563b2300_0 .net *"_ivl_4", 0 0, L_0x5555565a1e70;  1 drivers
v0x5555563b23a0_0 .net *"_ivl_6", 0 0, L_0x5555565a1ee0;  1 drivers
v0x5555563b2440_0 .net *"_ivl_8", 0 0, L_0x5555565a1fa0;  1 drivers
v0x5555563b24e0_0 .net "c_in", 0 0, L_0x5555565a24e0;  1 drivers
v0x5555563b2580_0 .net "c_out", 0 0, L_0x5555565a2160;  1 drivers
v0x5555563b2620_0 .net "s", 0 0, L_0x5555565a1e00;  1 drivers
v0x5555563b26c0_0 .net "x", 0 0, L_0x5555565a2270;  1 drivers
v0x5555563b27f0_0 .net "y", 0 0, L_0x5555565a2440;  1 drivers
S_0x5555563b2890 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555559b4de0;
 .timescale -12 -12;
P_0x5555562d5080 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555563b2a20 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b2890;
 .timescale -12 -12;
S_0x5555563b2bb0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b2a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a26c0 .functor XOR 1, L_0x5555565a23a0, L_0x5555565a2d40, C4<0>, C4<0>;
L_0x5555565a2730 .functor XOR 1, L_0x5555565a26c0, L_0x5555565a2610, C4<0>, C4<0>;
L_0x5555565a27a0 .functor AND 1, L_0x5555565a2d40, L_0x5555565a2610, C4<1>, C4<1>;
L_0x5555565a2810 .functor AND 1, L_0x5555565a23a0, L_0x5555565a2d40, C4<1>, C4<1>;
L_0x5555565a28d0 .functor OR 1, L_0x5555565a27a0, L_0x5555565a2810, C4<0>, C4<0>;
L_0x5555565a29e0 .functor AND 1, L_0x5555565a23a0, L_0x5555565a2610, C4<1>, C4<1>;
L_0x5555565a2a90 .functor OR 1, L_0x5555565a28d0, L_0x5555565a29e0, C4<0>, C4<0>;
v0x5555563b2d40_0 .net *"_ivl_0", 0 0, L_0x5555565a26c0;  1 drivers
v0x5555563b2de0_0 .net *"_ivl_10", 0 0, L_0x5555565a29e0;  1 drivers
v0x5555563b2e80_0 .net *"_ivl_4", 0 0, L_0x5555565a27a0;  1 drivers
v0x5555563b2f20_0 .net *"_ivl_6", 0 0, L_0x5555565a2810;  1 drivers
v0x5555563b2fc0_0 .net *"_ivl_8", 0 0, L_0x5555565a28d0;  1 drivers
v0x5555563b3060_0 .net "c_in", 0 0, L_0x5555565a2610;  1 drivers
v0x5555563b3100_0 .net "c_out", 0 0, L_0x5555565a2a90;  1 drivers
v0x5555563b31a0_0 .net "s", 0 0, L_0x5555565a2730;  1 drivers
v0x5555563b3240_0 .net "x", 0 0, L_0x5555565a23a0;  1 drivers
v0x5555563b3370_0 .net "y", 0 0, L_0x5555565a2d40;  1 drivers
S_0x5555563b3410 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555559b4de0;
 .timescale -12 -12;
P_0x5555560c74a0 .param/l "i" 0 16 14, +C4<01000>;
S_0x5555563b3630 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b3410;
 .timescale -12 -12;
S_0x5555563b37c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b3630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a2fb0 .functor XOR 1, L_0x5555565a3490, L_0x5555565a2ef0, C4<0>, C4<0>;
L_0x5555565a3020 .functor XOR 1, L_0x5555565a2fb0, L_0x5555565a3720, C4<0>, C4<0>;
L_0x5555565a3090 .functor AND 1, L_0x5555565a2ef0, L_0x5555565a3720, C4<1>, C4<1>;
L_0x5555565a3100 .functor AND 1, L_0x5555565a3490, L_0x5555565a2ef0, C4<1>, C4<1>;
L_0x5555565a31c0 .functor OR 1, L_0x5555565a3090, L_0x5555565a3100, C4<0>, C4<0>;
L_0x5555565a32d0 .functor AND 1, L_0x5555565a3490, L_0x5555565a3720, C4<1>, C4<1>;
L_0x5555565a3380 .functor OR 1, L_0x5555565a31c0, L_0x5555565a32d0, C4<0>, C4<0>;
v0x5555563b3950_0 .net *"_ivl_0", 0 0, L_0x5555565a2fb0;  1 drivers
v0x5555563b39f0_0 .net *"_ivl_10", 0 0, L_0x5555565a32d0;  1 drivers
v0x5555563b3a90_0 .net *"_ivl_4", 0 0, L_0x5555565a3090;  1 drivers
v0x5555563b3b30_0 .net *"_ivl_6", 0 0, L_0x5555565a3100;  1 drivers
v0x5555563b3bd0_0 .net *"_ivl_8", 0 0, L_0x5555565a31c0;  1 drivers
v0x5555563b3c70_0 .net "c_in", 0 0, L_0x5555565a3720;  1 drivers
v0x5555563b3d10_0 .net "c_out", 0 0, L_0x5555565a3380;  1 drivers
v0x5555563b3db0_0 .net "s", 0 0, L_0x5555565a3020;  1 drivers
v0x5555563b3e50_0 .net "x", 0 0, L_0x5555565a3490;  1 drivers
v0x5555563b3f80_0 .net "y", 0 0, L_0x5555565a2ef0;  1 drivers
S_0x5555563b4340 .scope module, "adder_E_re" "N_bit_adder" 15 67, 16 1 0, S_0x555556160b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556312ff0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x5555563ba890_0 .net "answer", 8 0, L_0x5555565a8c90;  alias, 1 drivers
v0x5555563ba930_0 .net "carry", 8 0, L_0x5555565a92f0;  1 drivers
v0x5555563ba9d0_0 .net "carry_out", 0 0, L_0x5555565a9030;  1 drivers
v0x5555563baa70_0 .net "input1", 8 0, L_0x5555565a97f0;  1 drivers
v0x5555563bab10_0 .net "input2", 8 0, L_0x5555565a9a10;  1 drivers
L_0x5555565a4520 .part L_0x5555565a97f0, 0, 1;
L_0x5555565a45c0 .part L_0x5555565a9a10, 0, 1;
L_0x5555565a4bf0 .part L_0x5555565a97f0, 1, 1;
L_0x5555565a4d20 .part L_0x5555565a9a10, 1, 1;
L_0x5555565a4e50 .part L_0x5555565a92f0, 0, 1;
L_0x5555565a5500 .part L_0x5555565a97f0, 2, 1;
L_0x5555565a5670 .part L_0x5555565a9a10, 2, 1;
L_0x5555565a57a0 .part L_0x5555565a92f0, 1, 1;
L_0x5555565a5e10 .part L_0x5555565a97f0, 3, 1;
L_0x5555565a5fd0 .part L_0x5555565a9a10, 3, 1;
L_0x5555565a61f0 .part L_0x5555565a92f0, 2, 1;
L_0x5555565a6710 .part L_0x5555565a97f0, 4, 1;
L_0x5555565a68b0 .part L_0x5555565a9a10, 4, 1;
L_0x5555565a69e0 .part L_0x5555565a92f0, 3, 1;
L_0x5555565a7040 .part L_0x5555565a97f0, 5, 1;
L_0x5555565a7170 .part L_0x5555565a9a10, 5, 1;
L_0x5555565a7330 .part L_0x5555565a92f0, 4, 1;
L_0x5555565a7940 .part L_0x5555565a97f0, 6, 1;
L_0x5555565a7b10 .part L_0x5555565a9a10, 6, 1;
L_0x5555565a7bb0 .part L_0x5555565a92f0, 5, 1;
L_0x5555565a7a70 .part L_0x5555565a97f0, 7, 1;
L_0x5555565a8410 .part L_0x5555565a9a10, 7, 1;
L_0x5555565a7ce0 .part L_0x5555565a92f0, 6, 1;
L_0x5555565a8b60 .part L_0x5555565a97f0, 8, 1;
L_0x5555565a85c0 .part L_0x5555565a9a10, 8, 1;
L_0x5555565a8df0 .part L_0x5555565a92f0, 7, 1;
LS_0x5555565a8c90_0_0 .concat8 [ 1 1 1 1], L_0x5555565a41c0, L_0x5555565a46d0, L_0x5555565a4ff0, L_0x5555565a5990;
LS_0x5555565a8c90_0_4 .concat8 [ 1 1 1 1], L_0x5555565a6390, L_0x5555565a6c20, L_0x5555565a74d0, L_0x5555565a7e00;
LS_0x5555565a8c90_0_8 .concat8 [ 1 0 0 0], L_0x5555565a86f0;
L_0x5555565a8c90 .concat8 [ 4 4 1 0], LS_0x5555565a8c90_0_0, LS_0x5555565a8c90_0_4, LS_0x5555565a8c90_0_8;
LS_0x5555565a92f0_0_0 .concat8 [ 1 1 1 1], L_0x5555565a4410, L_0x5555565a4ae0, L_0x5555565a53f0, L_0x5555565a5d00;
LS_0x5555565a92f0_0_4 .concat8 [ 1 1 1 1], L_0x5555565a6600, L_0x5555565a6f30, L_0x5555565a7830, L_0x5555565a8160;
LS_0x5555565a92f0_0_8 .concat8 [ 1 0 0 0], L_0x5555565a8a50;
L_0x5555565a92f0 .concat8 [ 4 4 1 0], LS_0x5555565a92f0_0_0, LS_0x5555565a92f0_0_4, LS_0x5555565a92f0_0_8;
L_0x5555565a9030 .part L_0x5555565a92f0, 8, 1;
S_0x5555563b4560 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555563b4340;
 .timescale -12 -12;
P_0x555556215ef0 .param/l "i" 0 16 14, +C4<00>;
S_0x5555563b46f0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555563b4560;
 .timescale -12 -12;
S_0x5555563b4880 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555563b46f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565a41c0 .functor XOR 1, L_0x5555565a4520, L_0x5555565a45c0, C4<0>, C4<0>;
L_0x5555565a4410 .functor AND 1, L_0x5555565a4520, L_0x5555565a45c0, C4<1>, C4<1>;
v0x5555563b4a10_0 .net "c", 0 0, L_0x5555565a4410;  1 drivers
v0x5555563b4ab0_0 .net "s", 0 0, L_0x5555565a41c0;  1 drivers
v0x5555563b4b50_0 .net "x", 0 0, L_0x5555565a4520;  1 drivers
v0x5555563b4bf0_0 .net "y", 0 0, L_0x5555565a45c0;  1 drivers
S_0x5555563b4c90 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555563b4340;
 .timescale -12 -12;
P_0x55555615d020 .param/l "i" 0 16 14, +C4<01>;
S_0x5555563b4e20 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b4c90;
 .timescale -12 -12;
S_0x5555563b4fb0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b4e20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a4660 .functor XOR 1, L_0x5555565a4bf0, L_0x5555565a4d20, C4<0>, C4<0>;
L_0x5555565a46d0 .functor XOR 1, L_0x5555565a4660, L_0x5555565a4e50, C4<0>, C4<0>;
L_0x5555565a4790 .functor AND 1, L_0x5555565a4d20, L_0x5555565a4e50, C4<1>, C4<1>;
L_0x5555565a48a0 .functor AND 1, L_0x5555565a4bf0, L_0x5555565a4d20, C4<1>, C4<1>;
L_0x5555565a4960 .functor OR 1, L_0x5555565a4790, L_0x5555565a48a0, C4<0>, C4<0>;
L_0x5555565a4a70 .functor AND 1, L_0x5555565a4bf0, L_0x5555565a4e50, C4<1>, C4<1>;
L_0x5555565a4ae0 .functor OR 1, L_0x5555565a4960, L_0x5555565a4a70, C4<0>, C4<0>;
v0x5555563b5140_0 .net *"_ivl_0", 0 0, L_0x5555565a4660;  1 drivers
v0x5555563b51e0_0 .net *"_ivl_10", 0 0, L_0x5555565a4a70;  1 drivers
v0x5555563b5280_0 .net *"_ivl_4", 0 0, L_0x5555565a4790;  1 drivers
v0x5555563b5320_0 .net *"_ivl_6", 0 0, L_0x5555565a48a0;  1 drivers
v0x5555563b53c0_0 .net *"_ivl_8", 0 0, L_0x5555565a4960;  1 drivers
v0x5555563b5460_0 .net "c_in", 0 0, L_0x5555565a4e50;  1 drivers
v0x5555563b5500_0 .net "c_out", 0 0, L_0x5555565a4ae0;  1 drivers
v0x5555563b55a0_0 .net "s", 0 0, L_0x5555565a46d0;  1 drivers
v0x5555563b5640_0 .net "x", 0 0, L_0x5555565a4bf0;  1 drivers
v0x5555563b56e0_0 .net "y", 0 0, L_0x5555565a4d20;  1 drivers
S_0x5555563b5780 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555563b4340;
 .timescale -12 -12;
P_0x5555560f4a10 .param/l "i" 0 16 14, +C4<010>;
S_0x5555563b5910 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b5780;
 .timescale -12 -12;
S_0x5555563b5aa0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b5910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a4f80 .functor XOR 1, L_0x5555565a5500, L_0x5555565a5670, C4<0>, C4<0>;
L_0x5555565a4ff0 .functor XOR 1, L_0x5555565a4f80, L_0x5555565a57a0, C4<0>, C4<0>;
L_0x5555565a5060 .functor AND 1, L_0x5555565a5670, L_0x5555565a57a0, C4<1>, C4<1>;
L_0x5555565a5170 .functor AND 1, L_0x5555565a5500, L_0x5555565a5670, C4<1>, C4<1>;
L_0x5555565a5230 .functor OR 1, L_0x5555565a5060, L_0x5555565a5170, C4<0>, C4<0>;
L_0x5555565a5340 .functor AND 1, L_0x5555565a5500, L_0x5555565a57a0, C4<1>, C4<1>;
L_0x5555565a53f0 .functor OR 1, L_0x5555565a5230, L_0x5555565a5340, C4<0>, C4<0>;
v0x5555563b5c30_0 .net *"_ivl_0", 0 0, L_0x5555565a4f80;  1 drivers
v0x5555563b5cd0_0 .net *"_ivl_10", 0 0, L_0x5555565a5340;  1 drivers
v0x5555563b5d70_0 .net *"_ivl_4", 0 0, L_0x5555565a5060;  1 drivers
v0x5555563b5e10_0 .net *"_ivl_6", 0 0, L_0x5555565a5170;  1 drivers
v0x5555563b5eb0_0 .net *"_ivl_8", 0 0, L_0x5555565a5230;  1 drivers
v0x5555563b5f50_0 .net "c_in", 0 0, L_0x5555565a57a0;  1 drivers
v0x5555563b5ff0_0 .net "c_out", 0 0, L_0x5555565a53f0;  1 drivers
v0x5555563b6090_0 .net "s", 0 0, L_0x5555565a4ff0;  1 drivers
v0x5555563b6130_0 .net "x", 0 0, L_0x5555565a5500;  1 drivers
v0x5555563b6260_0 .net "y", 0 0, L_0x5555565a5670;  1 drivers
S_0x5555563b6300 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555563b4340;
 .timescale -12 -12;
P_0x5555561d6f10 .param/l "i" 0 16 14, +C4<011>;
S_0x5555563b6490 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b6300;
 .timescale -12 -12;
S_0x5555563b6620 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b6490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a5920 .functor XOR 1, L_0x5555565a5e10, L_0x5555565a5fd0, C4<0>, C4<0>;
L_0x5555565a5990 .functor XOR 1, L_0x5555565a5920, L_0x5555565a61f0, C4<0>, C4<0>;
L_0x5555565a5a00 .functor AND 1, L_0x5555565a5fd0, L_0x5555565a61f0, C4<1>, C4<1>;
L_0x5555565a5ac0 .functor AND 1, L_0x5555565a5e10, L_0x5555565a5fd0, C4<1>, C4<1>;
L_0x5555565a5b80 .functor OR 1, L_0x5555565a5a00, L_0x5555565a5ac0, C4<0>, C4<0>;
L_0x5555565a5c90 .functor AND 1, L_0x5555565a5e10, L_0x5555565a61f0, C4<1>, C4<1>;
L_0x5555565a5d00 .functor OR 1, L_0x5555565a5b80, L_0x5555565a5c90, C4<0>, C4<0>;
v0x5555563b67b0_0 .net *"_ivl_0", 0 0, L_0x5555565a5920;  1 drivers
v0x5555563b6850_0 .net *"_ivl_10", 0 0, L_0x5555565a5c90;  1 drivers
v0x5555563b68f0_0 .net *"_ivl_4", 0 0, L_0x5555565a5a00;  1 drivers
v0x5555563b6990_0 .net *"_ivl_6", 0 0, L_0x5555565a5ac0;  1 drivers
v0x5555563b6a30_0 .net *"_ivl_8", 0 0, L_0x5555565a5b80;  1 drivers
v0x5555563b6ad0_0 .net "c_in", 0 0, L_0x5555565a61f0;  1 drivers
v0x5555563b6b70_0 .net "c_out", 0 0, L_0x5555565a5d00;  1 drivers
v0x5555563b6c10_0 .net "s", 0 0, L_0x5555565a5990;  1 drivers
v0x5555563b6cb0_0 .net "x", 0 0, L_0x5555565a5e10;  1 drivers
v0x5555563b6de0_0 .net "y", 0 0, L_0x5555565a5fd0;  1 drivers
S_0x5555563b6e80 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555563b4340;
 .timescale -12 -12;
P_0x555556074e90 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555563b7010 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b6e80;
 .timescale -12 -12;
S_0x5555563b71a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b7010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a6320 .functor XOR 1, L_0x5555565a6710, L_0x5555565a68b0, C4<0>, C4<0>;
L_0x5555565a6390 .functor XOR 1, L_0x5555565a6320, L_0x5555565a69e0, C4<0>, C4<0>;
L_0x5555565a6400 .functor AND 1, L_0x5555565a68b0, L_0x5555565a69e0, C4<1>, C4<1>;
L_0x5555565a6470 .functor AND 1, L_0x5555565a6710, L_0x5555565a68b0, C4<1>, C4<1>;
L_0x5555565a64e0 .functor OR 1, L_0x5555565a6400, L_0x5555565a6470, C4<0>, C4<0>;
L_0x5555565a6550 .functor AND 1, L_0x5555565a6710, L_0x5555565a69e0, C4<1>, C4<1>;
L_0x5555565a6600 .functor OR 1, L_0x5555565a64e0, L_0x5555565a6550, C4<0>, C4<0>;
v0x5555563b7330_0 .net *"_ivl_0", 0 0, L_0x5555565a6320;  1 drivers
v0x5555563b73d0_0 .net *"_ivl_10", 0 0, L_0x5555565a6550;  1 drivers
v0x5555563b7470_0 .net *"_ivl_4", 0 0, L_0x5555565a6400;  1 drivers
v0x5555563b7510_0 .net *"_ivl_6", 0 0, L_0x5555565a6470;  1 drivers
v0x5555563b75b0_0 .net *"_ivl_8", 0 0, L_0x5555565a64e0;  1 drivers
v0x5555563b7650_0 .net "c_in", 0 0, L_0x5555565a69e0;  1 drivers
v0x5555563b76f0_0 .net "c_out", 0 0, L_0x5555565a6600;  1 drivers
v0x5555563b7790_0 .net "s", 0 0, L_0x5555565a6390;  1 drivers
v0x5555563b7830_0 .net "x", 0 0, L_0x5555565a6710;  1 drivers
v0x5555563b7960_0 .net "y", 0 0, L_0x5555565a68b0;  1 drivers
S_0x5555563b7a00 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555563b4340;
 .timescale -12 -12;
P_0x555556047d90 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555563b7b90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b7a00;
 .timescale -12 -12;
S_0x5555563b7d20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b7b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a6840 .functor XOR 1, L_0x5555565a7040, L_0x5555565a7170, C4<0>, C4<0>;
L_0x5555565a6c20 .functor XOR 1, L_0x5555565a6840, L_0x5555565a7330, C4<0>, C4<0>;
L_0x5555565a6c90 .functor AND 1, L_0x5555565a7170, L_0x5555565a7330, C4<1>, C4<1>;
L_0x5555565a6d00 .functor AND 1, L_0x5555565a7040, L_0x5555565a7170, C4<1>, C4<1>;
L_0x5555565a6d70 .functor OR 1, L_0x5555565a6c90, L_0x5555565a6d00, C4<0>, C4<0>;
L_0x5555565a6e80 .functor AND 1, L_0x5555565a7040, L_0x5555565a7330, C4<1>, C4<1>;
L_0x5555565a6f30 .functor OR 1, L_0x5555565a6d70, L_0x5555565a6e80, C4<0>, C4<0>;
v0x5555563b7eb0_0 .net *"_ivl_0", 0 0, L_0x5555565a6840;  1 drivers
v0x5555563b7f50_0 .net *"_ivl_10", 0 0, L_0x5555565a6e80;  1 drivers
v0x5555563b7ff0_0 .net *"_ivl_4", 0 0, L_0x5555565a6c90;  1 drivers
v0x5555563b8090_0 .net *"_ivl_6", 0 0, L_0x5555565a6d00;  1 drivers
v0x5555563b8130_0 .net *"_ivl_8", 0 0, L_0x5555565a6d70;  1 drivers
v0x5555563b81d0_0 .net "c_in", 0 0, L_0x5555565a7330;  1 drivers
v0x5555563b8270_0 .net "c_out", 0 0, L_0x5555565a6f30;  1 drivers
v0x5555563b8310_0 .net "s", 0 0, L_0x5555565a6c20;  1 drivers
v0x5555563b83b0_0 .net "x", 0 0, L_0x5555565a7040;  1 drivers
v0x5555563b84e0_0 .net "y", 0 0, L_0x5555565a7170;  1 drivers
S_0x5555563b8580 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555563b4340;
 .timescale -12 -12;
P_0x555555fd91a0 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555563b8710 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b8580;
 .timescale -12 -12;
S_0x5555563b88a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b8710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a7460 .functor XOR 1, L_0x5555565a7940, L_0x5555565a7b10, C4<0>, C4<0>;
L_0x5555565a74d0 .functor XOR 1, L_0x5555565a7460, L_0x5555565a7bb0, C4<0>, C4<0>;
L_0x5555565a7540 .functor AND 1, L_0x5555565a7b10, L_0x5555565a7bb0, C4<1>, C4<1>;
L_0x5555565a75b0 .functor AND 1, L_0x5555565a7940, L_0x5555565a7b10, C4<1>, C4<1>;
L_0x5555565a7670 .functor OR 1, L_0x5555565a7540, L_0x5555565a75b0, C4<0>, C4<0>;
L_0x5555565a7780 .functor AND 1, L_0x5555565a7940, L_0x5555565a7bb0, C4<1>, C4<1>;
L_0x5555565a7830 .functor OR 1, L_0x5555565a7670, L_0x5555565a7780, C4<0>, C4<0>;
v0x5555563b8a30_0 .net *"_ivl_0", 0 0, L_0x5555565a7460;  1 drivers
v0x5555563b8ad0_0 .net *"_ivl_10", 0 0, L_0x5555565a7780;  1 drivers
v0x5555563b8b70_0 .net *"_ivl_4", 0 0, L_0x5555565a7540;  1 drivers
v0x5555563b8c10_0 .net *"_ivl_6", 0 0, L_0x5555565a75b0;  1 drivers
v0x5555563b8cb0_0 .net *"_ivl_8", 0 0, L_0x5555565a7670;  1 drivers
v0x5555563b8d50_0 .net "c_in", 0 0, L_0x5555565a7bb0;  1 drivers
v0x5555563b8df0_0 .net "c_out", 0 0, L_0x5555565a7830;  1 drivers
v0x5555563b8e90_0 .net "s", 0 0, L_0x5555565a74d0;  1 drivers
v0x5555563b8f30_0 .net "x", 0 0, L_0x5555565a7940;  1 drivers
v0x5555563b9060_0 .net "y", 0 0, L_0x5555565a7b10;  1 drivers
S_0x5555563b9100 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555563b4340;
 .timescale -12 -12;
P_0x5555560b5890 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555563b9290 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b9100;
 .timescale -12 -12;
S_0x5555563b9420 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b9290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a7d90 .functor XOR 1, L_0x5555565a7a70, L_0x5555565a8410, C4<0>, C4<0>;
L_0x5555565a7e00 .functor XOR 1, L_0x5555565a7d90, L_0x5555565a7ce0, C4<0>, C4<0>;
L_0x5555565a7e70 .functor AND 1, L_0x5555565a8410, L_0x5555565a7ce0, C4<1>, C4<1>;
L_0x5555565a7ee0 .functor AND 1, L_0x5555565a7a70, L_0x5555565a8410, C4<1>, C4<1>;
L_0x5555565a7fa0 .functor OR 1, L_0x5555565a7e70, L_0x5555565a7ee0, C4<0>, C4<0>;
L_0x5555565a80b0 .functor AND 1, L_0x5555565a7a70, L_0x5555565a7ce0, C4<1>, C4<1>;
L_0x5555565a8160 .functor OR 1, L_0x5555565a7fa0, L_0x5555565a80b0, C4<0>, C4<0>;
v0x5555563b95b0_0 .net *"_ivl_0", 0 0, L_0x5555565a7d90;  1 drivers
v0x5555563b9650_0 .net *"_ivl_10", 0 0, L_0x5555565a80b0;  1 drivers
v0x5555563b96f0_0 .net *"_ivl_4", 0 0, L_0x5555565a7e70;  1 drivers
v0x5555563b9790_0 .net *"_ivl_6", 0 0, L_0x5555565a7ee0;  1 drivers
v0x5555563b9830_0 .net *"_ivl_8", 0 0, L_0x5555565a7fa0;  1 drivers
v0x5555563b98d0_0 .net "c_in", 0 0, L_0x5555565a7ce0;  1 drivers
v0x5555563b9970_0 .net "c_out", 0 0, L_0x5555565a8160;  1 drivers
v0x5555563b9a10_0 .net "s", 0 0, L_0x5555565a7e00;  1 drivers
v0x5555563b9ab0_0 .net "x", 0 0, L_0x5555565a7a70;  1 drivers
v0x5555563b9be0_0 .net "y", 0 0, L_0x5555565a8410;  1 drivers
S_0x5555563b9c80 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555563b4340;
 .timescale -12 -12;
P_0x55555607aad0 .param/l "i" 0 16 14, +C4<01000>;
S_0x5555563b9ea0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563b9c80;
 .timescale -12 -12;
S_0x5555563ba030 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563b9ea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565a8680 .functor XOR 1, L_0x5555565a8b60, L_0x5555565a85c0, C4<0>, C4<0>;
L_0x5555565a86f0 .functor XOR 1, L_0x5555565a8680, L_0x5555565a8df0, C4<0>, C4<0>;
L_0x5555565a8760 .functor AND 1, L_0x5555565a85c0, L_0x5555565a8df0, C4<1>, C4<1>;
L_0x5555565a87d0 .functor AND 1, L_0x5555565a8b60, L_0x5555565a85c0, C4<1>, C4<1>;
L_0x5555565a8890 .functor OR 1, L_0x5555565a8760, L_0x5555565a87d0, C4<0>, C4<0>;
L_0x5555565a89a0 .functor AND 1, L_0x5555565a8b60, L_0x5555565a8df0, C4<1>, C4<1>;
L_0x5555565a8a50 .functor OR 1, L_0x5555565a8890, L_0x5555565a89a0, C4<0>, C4<0>;
v0x5555563ba1c0_0 .net *"_ivl_0", 0 0, L_0x5555565a8680;  1 drivers
v0x5555563ba260_0 .net *"_ivl_10", 0 0, L_0x5555565a89a0;  1 drivers
v0x5555563ba300_0 .net *"_ivl_4", 0 0, L_0x5555565a8760;  1 drivers
v0x5555563ba3a0_0 .net *"_ivl_6", 0 0, L_0x5555565a87d0;  1 drivers
v0x5555563ba440_0 .net *"_ivl_8", 0 0, L_0x5555565a8890;  1 drivers
v0x5555563ba4e0_0 .net "c_in", 0 0, L_0x5555565a8df0;  1 drivers
v0x5555563ba580_0 .net "c_out", 0 0, L_0x5555565a8a50;  1 drivers
v0x5555563ba620_0 .net "s", 0 0, L_0x5555565a86f0;  1 drivers
v0x5555563ba6c0_0 .net "x", 0 0, L_0x5555565a8b60;  1 drivers
v0x5555563ba7f0_0 .net "y", 0 0, L_0x5555565a85c0;  1 drivers
S_0x5555563babb0 .scope module, "neg_b_im" "pos_2_neg" 15 82, 16 39 0, S_0x555556160b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555555e7ca20 .param/l "N" 0 16 40, +C4<00000000000000000000000000001000>;
L_0x5555565a9cb0 .functor NOT 8, L_0x5555565aa250, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555563badd0_0 .net *"_ivl_0", 7 0, L_0x5555565a9cb0;  1 drivers
L_0x7f1be06cbf00 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555563bae70_0 .net/2u *"_ivl_2", 7 0, L_0x7f1be06cbf00;  1 drivers
v0x5555563baf10_0 .net "neg", 7 0, L_0x5555565a9e40;  alias, 1 drivers
v0x5555563bafb0_0 .net "pos", 7 0, L_0x5555565aa250;  alias, 1 drivers
L_0x5555565a9e40 .arith/sum 8, L_0x5555565a9cb0, L_0x7f1be06cbf00;
S_0x5555563bb050 .scope module, "neg_b_re" "pos_2_neg" 15 75, 16 39 0, S_0x555556160b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x555555e6e760 .param/l "N" 0 16 40, +C4<00000000000000000000000000001000>;
L_0x5555565a9ba0 .functor NOT 8, L_0x5555565aa1b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555563bb1e0_0 .net *"_ivl_0", 7 0, L_0x5555565a9ba0;  1 drivers
L_0x7f1be06cbeb8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555563bb280_0 .net/2u *"_ivl_2", 7 0, L_0x7f1be06cbeb8;  1 drivers
v0x5555563bb320_0 .net "neg", 7 0, L_0x5555565a9c10;  alias, 1 drivers
v0x5555563bb3c0_0 .net "pos", 7 0, L_0x5555565aa1b0;  alias, 1 drivers
L_0x5555565a9c10 .arith/sum 8, L_0x5555565a9ba0, L_0x7f1be06cbeb8;
S_0x5555563bb460 .scope module, "twid_mult" "twiddle_mult" 15 26, 17 1 0, S_0x555556160b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
L_0x55555656bf90 .functor NOT 9, L_0x55555656bea0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555565758f0 .functor NOT 8, L_0x555556575850, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555565943a0 .functor BUFZ 1, v0x55555640a520_0, C4<0>, C4<0>, C4<0>;
L_0x5555565944b0 .functor BUFZ 8, L_0x555556570360, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555556594570 .functor BUFZ 8, L_0x555556574ff0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55555640b070_0 .net *"_ivl_1", 0 0, L_0x55555656bbd0;  1 drivers
L_0x7f1be06cbe28 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55555640b170_0 .net/2u *"_ivl_10", 8 0, L_0x7f1be06cbe28;  1 drivers
v0x55555640b250_0 .net *"_ivl_21", 7 0, L_0x555556575850;  1 drivers
v0x55555640b340_0 .net *"_ivl_22", 7 0, L_0x5555565758f0;  1 drivers
L_0x7f1be06cbe70 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55555640b420_0 .net/2u *"_ivl_24", 7 0, L_0x7f1be06cbe70;  1 drivers
v0x55555640b500_0 .net *"_ivl_5", 0 0, L_0x55555656bdb0;  1 drivers
v0x55555640b5e0_0 .net *"_ivl_6", 8 0, L_0x55555656bea0;  1 drivers
v0x55555640b6c0_0 .net *"_ivl_8", 8 0, L_0x55555656bf90;  1 drivers
v0x55555640b7a0_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x55555640bae0_0 .net "data_valid", 0 0, L_0x5555565943a0;  alias, 1 drivers
v0x55555640bba0_0 .net "i_c", 7 0, L_0x5555565aa390;  alias, 1 drivers
v0x55555640bc60_0 .net "i_c_minus_s", 8 0, L_0x5555565aa2f0;  alias, 1 drivers
v0x55555640bd30_0 .net "i_c_plus_s", 8 0, L_0x5555565aa430;  alias, 1 drivers
v0x55555640be00_0 .net "i_x", 7 0, L_0x555556594630;  1 drivers
v0x55555640bed0_0 .net "i_y", 7 0, L_0x555556594760;  1 drivers
v0x55555640bfa0_0 .net "o_Im_out", 7 0, L_0x555556594570;  alias, 1 drivers
v0x55555640c060_0 .net "o_Re_out", 7 0, L_0x5555565944b0;  alias, 1 drivers
v0x55555640c140_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x55555640c1e0_0 .net "w_add_answer", 8 0, L_0x55555656b110;  1 drivers
v0x55555640c2a0_0 .net "w_i_out", 7 0, L_0x555556574ff0;  1 drivers
v0x55555640c360_0 .net "w_mult_dv", 0 0, v0x55555640a520_0;  1 drivers
v0x55555640c430_0 .net "w_mult_i", 16 0, v0x5555563e46b0_0;  1 drivers
v0x55555640c500_0 .net "w_mult_r", 16 0, v0x5555563f7820_0;  1 drivers
v0x55555640c5d0_0 .net "w_mult_z", 16 0, v0x55555640a930_0;  1 drivers
v0x55555640c6a0_0 .net "w_r_out", 7 0, L_0x555556570360;  1 drivers
L_0x55555656bbd0 .part L_0x555556594630, 7, 1;
L_0x55555656bcc0 .concat [ 8 1 0 0], L_0x555556594630, L_0x55555656bbd0;
L_0x55555656bdb0 .part L_0x555556594760, 7, 1;
L_0x55555656bea0 .concat [ 8 1 0 0], L_0x555556594760, L_0x55555656bdb0;
L_0x55555656c050 .arith/sum 9, L_0x55555656bf90, L_0x7f1be06cbe28;
L_0x555556570630 .part v0x5555563f7820_0, 7, 8;
L_0x555556570cf0 .part v0x55555640a930_0, 7, 8;
L_0x555556575180 .part v0x5555563e46b0_0, 7, 8;
L_0x555556575850 .part v0x55555640a930_0, 7, 8;
L_0x5555565759b0 .arith/sum 8, L_0x5555565758f0, L_0x7f1be06cbe70;
S_0x5555563bb6f0 .scope module, "adder_E" "N_bit_adder" 17 32, 16 1 0, S_0x5555563bb460;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555555f800a0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x5555563c1bb0_0 .net "answer", 8 0, L_0x55555656b110;  alias, 1 drivers
v0x5555563c1c50_0 .net "carry", 8 0, L_0x55555656b770;  1 drivers
v0x5555563c1cf0_0 .net "carry_out", 0 0, L_0x55555656b4b0;  1 drivers
v0x5555563c1d90_0 .net "input1", 8 0, L_0x55555656bcc0;  1 drivers
v0x5555563c1e30_0 .net "input2", 8 0, L_0x55555656c050;  1 drivers
L_0x555556566b40 .part L_0x55555656bcc0, 0, 1;
L_0x555556566be0 .part L_0x55555656c050, 0, 1;
L_0x555556567170 .part L_0x55555656bcc0, 1, 1;
L_0x5555565672a0 .part L_0x55555656c050, 1, 1;
L_0x5555565673d0 .part L_0x55555656b770, 0, 1;
L_0x555556567a40 .part L_0x55555656bcc0, 2, 1;
L_0x555556567b70 .part L_0x55555656c050, 2, 1;
L_0x555556567ca0 .part L_0x55555656b770, 1, 1;
L_0x555556568310 .part L_0x55555656bcc0, 3, 1;
L_0x5555565684d0 .part L_0x55555656c050, 3, 1;
L_0x5555565686f0 .part L_0x55555656b770, 2, 1;
L_0x555556568c10 .part L_0x55555656bcc0, 4, 1;
L_0x555556568db0 .part L_0x55555656c050, 4, 1;
L_0x555556568ee0 .part L_0x55555656b770, 3, 1;
L_0x5555565694c0 .part L_0x55555656bcc0, 5, 1;
L_0x5555565695f0 .part L_0x55555656c050, 5, 1;
L_0x5555565697b0 .part L_0x55555656b770, 4, 1;
L_0x555556569dc0 .part L_0x55555656bcc0, 6, 1;
L_0x555556569f90 .part L_0x55555656c050, 6, 1;
L_0x55555656a030 .part L_0x55555656b770, 5, 1;
L_0x555556569ef0 .part L_0x55555656bcc0, 7, 1;
L_0x55555656a890 .part L_0x55555656c050, 7, 1;
L_0x55555656a160 .part L_0x55555656b770, 6, 1;
L_0x55555656afe0 .part L_0x55555656bcc0, 8, 1;
L_0x55555656aa40 .part L_0x55555656c050, 8, 1;
L_0x55555656b270 .part L_0x55555656b770, 7, 1;
LS_0x55555656b110_0_0 .concat8 [ 1 1 1 1], L_0x555556566870, L_0x555556566cf0, L_0x555556567570, L_0x555556567e90;
LS_0x55555656b110_0_4 .concat8 [ 1 1 1 1], L_0x555556568890, L_0x5555565690a0, L_0x555556569950, L_0x55555656a280;
LS_0x55555656b110_0_8 .concat8 [ 1 0 0 0], L_0x55555656ab70;
L_0x55555656b110 .concat8 [ 4 4 1 0], LS_0x55555656b110_0_0, LS_0x55555656b110_0_4, LS_0x55555656b110_0_8;
LS_0x55555656b770_0_0 .concat8 [ 1 1 1 1], L_0x555556566290, L_0x555556567060, L_0x555556567930, L_0x555556568200;
LS_0x55555656b770_0_4 .concat8 [ 1 1 1 1], L_0x555556568b00, L_0x5555565693b0, L_0x555556569cb0, L_0x55555656a5e0;
LS_0x55555656b770_0_8 .concat8 [ 1 0 0 0], L_0x55555656aed0;
L_0x55555656b770 .concat8 [ 4 4 1 0], LS_0x55555656b770_0_0, LS_0x55555656b770_0_4, LS_0x55555656b770_0_8;
L_0x55555656b4b0 .part L_0x55555656b770, 8, 1;
S_0x5555563bb880 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555563bb6f0;
 .timescale -12 -12;
P_0x555555f4df60 .param/l "i" 0 16 14, +C4<00>;
S_0x5555563bba10 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555563bb880;
 .timescale -12 -12;
S_0x5555563bbba0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555563bba10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556566870 .functor XOR 1, L_0x555556566b40, L_0x555556566be0, C4<0>, C4<0>;
L_0x555556566290 .functor AND 1, L_0x555556566b40, L_0x555556566be0, C4<1>, C4<1>;
v0x5555563bbd30_0 .net "c", 0 0, L_0x555556566290;  1 drivers
v0x5555563bbdd0_0 .net "s", 0 0, L_0x555556566870;  1 drivers
v0x5555563bbe70_0 .net "x", 0 0, L_0x555556566b40;  1 drivers
v0x5555563bbf10_0 .net "y", 0 0, L_0x555556566be0;  1 drivers
S_0x5555563bbfb0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555563bb6f0;
 .timescale -12 -12;
P_0x555555e082c0 .param/l "i" 0 16 14, +C4<01>;
S_0x5555563bc140 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563bbfb0;
 .timescale -12 -12;
S_0x5555563bc2d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563bc140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556566c80 .functor XOR 1, L_0x555556567170, L_0x5555565672a0, C4<0>, C4<0>;
L_0x555556566cf0 .functor XOR 1, L_0x555556566c80, L_0x5555565673d0, C4<0>, C4<0>;
L_0x555556566d60 .functor AND 1, L_0x5555565672a0, L_0x5555565673d0, C4<1>, C4<1>;
L_0x555556566e20 .functor AND 1, L_0x555556567170, L_0x5555565672a0, C4<1>, C4<1>;
L_0x555556566ee0 .functor OR 1, L_0x555556566d60, L_0x555556566e20, C4<0>, C4<0>;
L_0x555556566ff0 .functor AND 1, L_0x555556567170, L_0x5555565673d0, C4<1>, C4<1>;
L_0x555556567060 .functor OR 1, L_0x555556566ee0, L_0x555556566ff0, C4<0>, C4<0>;
v0x5555563bc460_0 .net *"_ivl_0", 0 0, L_0x555556566c80;  1 drivers
v0x5555563bc500_0 .net *"_ivl_10", 0 0, L_0x555556566ff0;  1 drivers
v0x5555563bc5a0_0 .net *"_ivl_4", 0 0, L_0x555556566d60;  1 drivers
v0x5555563bc640_0 .net *"_ivl_6", 0 0, L_0x555556566e20;  1 drivers
v0x5555563bc6e0_0 .net *"_ivl_8", 0 0, L_0x555556566ee0;  1 drivers
v0x5555563bc780_0 .net "c_in", 0 0, L_0x5555565673d0;  1 drivers
v0x5555563bc820_0 .net "c_out", 0 0, L_0x555556567060;  1 drivers
v0x5555563bc8c0_0 .net "s", 0 0, L_0x555556566cf0;  1 drivers
v0x5555563bc960_0 .net "x", 0 0, L_0x555556567170;  1 drivers
v0x5555563bca00_0 .net "y", 0 0, L_0x5555565672a0;  1 drivers
S_0x5555563bcaa0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555563bb6f0;
 .timescale -12 -12;
P_0x5555563702e0 .param/l "i" 0 16 14, +C4<010>;
S_0x5555563bcc30 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563bcaa0;
 .timescale -12 -12;
S_0x5555563bcdc0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563bcc30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556567500 .functor XOR 1, L_0x555556567a40, L_0x555556567b70, C4<0>, C4<0>;
L_0x555556567570 .functor XOR 1, L_0x555556567500, L_0x555556567ca0, C4<0>, C4<0>;
L_0x5555565675e0 .functor AND 1, L_0x555556567b70, L_0x555556567ca0, C4<1>, C4<1>;
L_0x5555565676f0 .functor AND 1, L_0x555556567a40, L_0x555556567b70, C4<1>, C4<1>;
L_0x5555565677b0 .functor OR 1, L_0x5555565675e0, L_0x5555565676f0, C4<0>, C4<0>;
L_0x5555565678c0 .functor AND 1, L_0x555556567a40, L_0x555556567ca0, C4<1>, C4<1>;
L_0x555556567930 .functor OR 1, L_0x5555565677b0, L_0x5555565678c0, C4<0>, C4<0>;
v0x5555563bcf50_0 .net *"_ivl_0", 0 0, L_0x555556567500;  1 drivers
v0x5555563bcff0_0 .net *"_ivl_10", 0 0, L_0x5555565678c0;  1 drivers
v0x5555563bd090_0 .net *"_ivl_4", 0 0, L_0x5555565675e0;  1 drivers
v0x5555563bd130_0 .net *"_ivl_6", 0 0, L_0x5555565676f0;  1 drivers
v0x5555563bd1d0_0 .net *"_ivl_8", 0 0, L_0x5555565677b0;  1 drivers
v0x5555563bd270_0 .net "c_in", 0 0, L_0x555556567ca0;  1 drivers
v0x5555563bd310_0 .net "c_out", 0 0, L_0x555556567930;  1 drivers
v0x5555563bd3b0_0 .net "s", 0 0, L_0x555556567570;  1 drivers
v0x5555563bd450_0 .net "x", 0 0, L_0x555556567a40;  1 drivers
v0x5555563bd580_0 .net "y", 0 0, L_0x555556567b70;  1 drivers
S_0x5555563bd620 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555563bb6f0;
 .timescale -12 -12;
P_0x5555561b1b70 .param/l "i" 0 16 14, +C4<011>;
S_0x5555563bd7b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563bd620;
 .timescale -12 -12;
S_0x5555563bd940 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563bd7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556567e20 .functor XOR 1, L_0x555556568310, L_0x5555565684d0, C4<0>, C4<0>;
L_0x555556567e90 .functor XOR 1, L_0x555556567e20, L_0x5555565686f0, C4<0>, C4<0>;
L_0x555556567f00 .functor AND 1, L_0x5555565684d0, L_0x5555565686f0, C4<1>, C4<1>;
L_0x555556567fc0 .functor AND 1, L_0x555556568310, L_0x5555565684d0, C4<1>, C4<1>;
L_0x555556568080 .functor OR 1, L_0x555556567f00, L_0x555556567fc0, C4<0>, C4<0>;
L_0x555556568190 .functor AND 1, L_0x555556568310, L_0x5555565686f0, C4<1>, C4<1>;
L_0x555556568200 .functor OR 1, L_0x555556568080, L_0x555556568190, C4<0>, C4<0>;
v0x5555563bdad0_0 .net *"_ivl_0", 0 0, L_0x555556567e20;  1 drivers
v0x5555563bdb70_0 .net *"_ivl_10", 0 0, L_0x555556568190;  1 drivers
v0x5555563bdc10_0 .net *"_ivl_4", 0 0, L_0x555556567f00;  1 drivers
v0x5555563bdcb0_0 .net *"_ivl_6", 0 0, L_0x555556567fc0;  1 drivers
v0x5555563bdd50_0 .net *"_ivl_8", 0 0, L_0x555556568080;  1 drivers
v0x5555563bddf0_0 .net "c_in", 0 0, L_0x5555565686f0;  1 drivers
v0x5555563bde90_0 .net "c_out", 0 0, L_0x555556568200;  1 drivers
v0x5555563bdf30_0 .net "s", 0 0, L_0x555556567e90;  1 drivers
v0x5555563bdfd0_0 .net "x", 0 0, L_0x555556568310;  1 drivers
v0x5555563be100_0 .net "y", 0 0, L_0x5555565684d0;  1 drivers
S_0x5555563be1a0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555563bb6f0;
 .timescale -12 -12;
P_0x5555561902f0 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555563be330 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563be1a0;
 .timescale -12 -12;
S_0x5555563be4c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563be330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556568820 .functor XOR 1, L_0x555556568c10, L_0x555556568db0, C4<0>, C4<0>;
L_0x555556568890 .functor XOR 1, L_0x555556568820, L_0x555556568ee0, C4<0>, C4<0>;
L_0x555556568900 .functor AND 1, L_0x555556568db0, L_0x555556568ee0, C4<1>, C4<1>;
L_0x555556568970 .functor AND 1, L_0x555556568c10, L_0x555556568db0, C4<1>, C4<1>;
L_0x5555565689e0 .functor OR 1, L_0x555556568900, L_0x555556568970, C4<0>, C4<0>;
L_0x555556568a50 .functor AND 1, L_0x555556568c10, L_0x555556568ee0, C4<1>, C4<1>;
L_0x555556568b00 .functor OR 1, L_0x5555565689e0, L_0x555556568a50, C4<0>, C4<0>;
v0x5555563be650_0 .net *"_ivl_0", 0 0, L_0x555556568820;  1 drivers
v0x5555563be6f0_0 .net *"_ivl_10", 0 0, L_0x555556568a50;  1 drivers
v0x5555563be790_0 .net *"_ivl_4", 0 0, L_0x555556568900;  1 drivers
v0x5555563be830_0 .net *"_ivl_6", 0 0, L_0x555556568970;  1 drivers
v0x5555563be8d0_0 .net *"_ivl_8", 0 0, L_0x5555565689e0;  1 drivers
v0x5555563be970_0 .net "c_in", 0 0, L_0x555556568ee0;  1 drivers
v0x5555563bea10_0 .net "c_out", 0 0, L_0x555556568b00;  1 drivers
v0x5555563beab0_0 .net "s", 0 0, L_0x555556568890;  1 drivers
v0x5555563beb50_0 .net "x", 0 0, L_0x555556568c10;  1 drivers
v0x5555563bec80_0 .net "y", 0 0, L_0x555556568db0;  1 drivers
S_0x5555563bed20 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555563bb6f0;
 .timescale -12 -12;
P_0x5555561dfea0 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555563beeb0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563bed20;
 .timescale -12 -12;
S_0x5555563bf040 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563beeb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556568d40 .functor XOR 1, L_0x5555565694c0, L_0x5555565695f0, C4<0>, C4<0>;
L_0x5555565690a0 .functor XOR 1, L_0x555556568d40, L_0x5555565697b0, C4<0>, C4<0>;
L_0x555556569110 .functor AND 1, L_0x5555565695f0, L_0x5555565697b0, C4<1>, C4<1>;
L_0x555556569180 .functor AND 1, L_0x5555565694c0, L_0x5555565695f0, C4<1>, C4<1>;
L_0x5555565691f0 .functor OR 1, L_0x555556569110, L_0x555556569180, C4<0>, C4<0>;
L_0x555556569300 .functor AND 1, L_0x5555565694c0, L_0x5555565697b0, C4<1>, C4<1>;
L_0x5555565693b0 .functor OR 1, L_0x5555565691f0, L_0x555556569300, C4<0>, C4<0>;
v0x5555563bf1d0_0 .net *"_ivl_0", 0 0, L_0x555556568d40;  1 drivers
v0x5555563bf270_0 .net *"_ivl_10", 0 0, L_0x555556569300;  1 drivers
v0x5555563bf310_0 .net *"_ivl_4", 0 0, L_0x555556569110;  1 drivers
v0x5555563bf3b0_0 .net *"_ivl_6", 0 0, L_0x555556569180;  1 drivers
v0x5555563bf450_0 .net *"_ivl_8", 0 0, L_0x5555565691f0;  1 drivers
v0x5555563bf4f0_0 .net "c_in", 0 0, L_0x5555565697b0;  1 drivers
v0x5555563bf590_0 .net "c_out", 0 0, L_0x5555565693b0;  1 drivers
v0x5555563bf630_0 .net "s", 0 0, L_0x5555565690a0;  1 drivers
v0x5555563bf6d0_0 .net "x", 0 0, L_0x5555565694c0;  1 drivers
v0x5555563bf800_0 .net "y", 0 0, L_0x5555565695f0;  1 drivers
S_0x5555563bf8a0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555563bb6f0;
 .timescale -12 -12;
P_0x555555fea110 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555563bfa30 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563bf8a0;
 .timescale -12 -12;
S_0x5555563bfbc0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563bfa30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565698e0 .functor XOR 1, L_0x555556569dc0, L_0x555556569f90, C4<0>, C4<0>;
L_0x555556569950 .functor XOR 1, L_0x5555565698e0, L_0x55555656a030, C4<0>, C4<0>;
L_0x5555565699c0 .functor AND 1, L_0x555556569f90, L_0x55555656a030, C4<1>, C4<1>;
L_0x555556569a30 .functor AND 1, L_0x555556569dc0, L_0x555556569f90, C4<1>, C4<1>;
L_0x555556569af0 .functor OR 1, L_0x5555565699c0, L_0x555556569a30, C4<0>, C4<0>;
L_0x555556569c00 .functor AND 1, L_0x555556569dc0, L_0x55555656a030, C4<1>, C4<1>;
L_0x555556569cb0 .functor OR 1, L_0x555556569af0, L_0x555556569c00, C4<0>, C4<0>;
v0x5555563bfd50_0 .net *"_ivl_0", 0 0, L_0x5555565698e0;  1 drivers
v0x5555563bfdf0_0 .net *"_ivl_10", 0 0, L_0x555556569c00;  1 drivers
v0x5555563bfe90_0 .net *"_ivl_4", 0 0, L_0x5555565699c0;  1 drivers
v0x5555563bff30_0 .net *"_ivl_6", 0 0, L_0x555556569a30;  1 drivers
v0x5555563bffd0_0 .net *"_ivl_8", 0 0, L_0x555556569af0;  1 drivers
v0x5555563c0070_0 .net "c_in", 0 0, L_0x55555656a030;  1 drivers
v0x5555563c0110_0 .net "c_out", 0 0, L_0x555556569cb0;  1 drivers
v0x5555563c01b0_0 .net "s", 0 0, L_0x555556569950;  1 drivers
v0x5555563c0250_0 .net "x", 0 0, L_0x555556569dc0;  1 drivers
v0x5555563c0380_0 .net "y", 0 0, L_0x555556569f90;  1 drivers
S_0x5555563c0420 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555563bb6f0;
 .timescale -12 -12;
P_0x555555fb5850 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555563c05b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563c0420;
 .timescale -12 -12;
S_0x5555563c0740 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563c05b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555656a210 .functor XOR 1, L_0x555556569ef0, L_0x55555656a890, C4<0>, C4<0>;
L_0x55555656a280 .functor XOR 1, L_0x55555656a210, L_0x55555656a160, C4<0>, C4<0>;
L_0x55555656a2f0 .functor AND 1, L_0x55555656a890, L_0x55555656a160, C4<1>, C4<1>;
L_0x55555656a360 .functor AND 1, L_0x555556569ef0, L_0x55555656a890, C4<1>, C4<1>;
L_0x55555656a420 .functor OR 1, L_0x55555656a2f0, L_0x55555656a360, C4<0>, C4<0>;
L_0x55555656a530 .functor AND 1, L_0x555556569ef0, L_0x55555656a160, C4<1>, C4<1>;
L_0x55555656a5e0 .functor OR 1, L_0x55555656a420, L_0x55555656a530, C4<0>, C4<0>;
v0x5555563c08d0_0 .net *"_ivl_0", 0 0, L_0x55555656a210;  1 drivers
v0x5555563c0970_0 .net *"_ivl_10", 0 0, L_0x55555656a530;  1 drivers
v0x5555563c0a10_0 .net *"_ivl_4", 0 0, L_0x55555656a2f0;  1 drivers
v0x5555563c0ab0_0 .net *"_ivl_6", 0 0, L_0x55555656a360;  1 drivers
v0x5555563c0b50_0 .net *"_ivl_8", 0 0, L_0x55555656a420;  1 drivers
v0x5555563c0bf0_0 .net "c_in", 0 0, L_0x55555656a160;  1 drivers
v0x5555563c0c90_0 .net "c_out", 0 0, L_0x55555656a5e0;  1 drivers
v0x5555563c0d30_0 .net "s", 0 0, L_0x55555656a280;  1 drivers
v0x5555563c0dd0_0 .net "x", 0 0, L_0x555556569ef0;  1 drivers
v0x5555563c0f00_0 .net "y", 0 0, L_0x55555656a890;  1 drivers
S_0x5555563c0fa0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555563bb6f0;
 .timescale -12 -12;
P_0x5555561735b0 .param/l "i" 0 16 14, +C4<01000>;
S_0x5555563c11c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563c0fa0;
 .timescale -12 -12;
S_0x5555563c1350 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563c11c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555656ab00 .functor XOR 1, L_0x55555656afe0, L_0x55555656aa40, C4<0>, C4<0>;
L_0x55555656ab70 .functor XOR 1, L_0x55555656ab00, L_0x55555656b270, C4<0>, C4<0>;
L_0x55555656abe0 .functor AND 1, L_0x55555656aa40, L_0x55555656b270, C4<1>, C4<1>;
L_0x55555656ac50 .functor AND 1, L_0x55555656afe0, L_0x55555656aa40, C4<1>, C4<1>;
L_0x55555656ad10 .functor OR 1, L_0x55555656abe0, L_0x55555656ac50, C4<0>, C4<0>;
L_0x55555656ae20 .functor AND 1, L_0x55555656afe0, L_0x55555656b270, C4<1>, C4<1>;
L_0x55555656aed0 .functor OR 1, L_0x55555656ad10, L_0x55555656ae20, C4<0>, C4<0>;
v0x5555563c14e0_0 .net *"_ivl_0", 0 0, L_0x55555656ab00;  1 drivers
v0x5555563c1580_0 .net *"_ivl_10", 0 0, L_0x55555656ae20;  1 drivers
v0x5555563c1620_0 .net *"_ivl_4", 0 0, L_0x55555656abe0;  1 drivers
v0x5555563c16c0_0 .net *"_ivl_6", 0 0, L_0x55555656ac50;  1 drivers
v0x5555563c1760_0 .net *"_ivl_8", 0 0, L_0x55555656ad10;  1 drivers
v0x5555563c1800_0 .net "c_in", 0 0, L_0x55555656b270;  1 drivers
v0x5555563c18a0_0 .net "c_out", 0 0, L_0x55555656aed0;  1 drivers
v0x5555563c1940_0 .net "s", 0 0, L_0x55555656ab70;  1 drivers
v0x5555563c19e0_0 .net "x", 0 0, L_0x55555656afe0;  1 drivers
v0x5555563c1b10_0 .net "y", 0 0, L_0x55555656aa40;  1 drivers
S_0x5555563c1ed0 .scope module, "adder_I" "N_bit_adder" 17 49, 16 1 0, S_0x5555563bb460;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555555e744f0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001000>;
v0x5555563c8ed0_0 .net "answer", 7 0, L_0x555556574ff0;  alias, 1 drivers
v0x5555563c8fd0_0 .net "carry", 7 0, L_0x555556574f30;  1 drivers
v0x5555563c90b0_0 .net "carry_out", 0 0, L_0x555556575630;  1 drivers
v0x5555563c9150_0 .net "input1", 7 0, L_0x555556575180;  1 drivers
v0x5555563c9230_0 .net "input2", 7 0, L_0x5555565759b0;  1 drivers
L_0x555556570f60 .part L_0x555556575180, 0, 1;
L_0x555556571000 .part L_0x5555565759b0, 0, 1;
L_0x555556571670 .part L_0x555556575180, 1, 1;
L_0x555556571710 .part L_0x5555565759b0, 1, 1;
L_0x555556571840 .part L_0x555556574f30, 0, 1;
L_0x555556571ef0 .part L_0x555556575180, 2, 1;
L_0x555556572060 .part L_0x5555565759b0, 2, 1;
L_0x555556572190 .part L_0x555556574f30, 1, 1;
L_0x555556572800 .part L_0x555556575180, 3, 1;
L_0x5555565729c0 .part L_0x5555565759b0, 3, 1;
L_0x555556572be0 .part L_0x555556574f30, 2, 1;
L_0x555556573100 .part L_0x555556575180, 4, 1;
L_0x5555565732a0 .part L_0x5555565759b0, 4, 1;
L_0x5555565733d0 .part L_0x555556574f30, 3, 1;
L_0x5555565739b0 .part L_0x555556575180, 5, 1;
L_0x555556573ae0 .part L_0x5555565759b0, 5, 1;
L_0x555556573ca0 .part L_0x555556574f30, 4, 1;
L_0x5555565742b0 .part L_0x555556575180, 6, 1;
L_0x555556574480 .part L_0x5555565759b0, 6, 1;
L_0x555556574520 .part L_0x555556574f30, 5, 1;
L_0x5555565743e0 .part L_0x555556575180, 7, 1;
L_0x555556574d80 .part L_0x5555565759b0, 7, 1;
L_0x555556574650 .part L_0x555556574f30, 6, 1;
LS_0x555556574ff0_0_0 .concat8 [ 1 1 1 1], L_0x555556570de0, L_0x555556571110, L_0x5555565719e0, L_0x555556572380;
LS_0x555556574ff0_0_4 .concat8 [ 1 1 1 1], L_0x555556572d80, L_0x555556573590, L_0x555556573e40, L_0x555556574770;
L_0x555556574ff0 .concat8 [ 4 4 0 0], LS_0x555556574ff0_0_0, LS_0x555556574ff0_0_4;
LS_0x555556574f30_0_0 .concat8 [ 1 1 1 1], L_0x555556570e50, L_0x555556571560, L_0x555556571de0, L_0x5555565726f0;
LS_0x555556574f30_0_4 .concat8 [ 1 1 1 1], L_0x555556572ff0, L_0x5555565738a0, L_0x5555565741a0, L_0x555556574ad0;
L_0x555556574f30 .concat8 [ 4 4 0 0], LS_0x555556574f30_0_0, LS_0x555556574f30_0_4;
L_0x555556575630 .part L_0x555556574f30, 7, 1;
S_0x5555563c20f0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555563c1ed0;
 .timescale -12 -12;
P_0x555555e66230 .param/l "i" 0 16 14, +C4<00>;
S_0x5555563c2280 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555563c20f0;
 .timescale -12 -12;
S_0x5555563c2410 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555563c2280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556570de0 .functor XOR 1, L_0x555556570f60, L_0x555556571000, C4<0>, C4<0>;
L_0x555556570e50 .functor AND 1, L_0x555556570f60, L_0x555556571000, C4<1>, C4<1>;
v0x5555563c25a0_0 .net "c", 0 0, L_0x555556570e50;  1 drivers
v0x5555563c2640_0 .net "s", 0 0, L_0x555556570de0;  1 drivers
v0x5555563c26e0_0 .net "x", 0 0, L_0x555556570f60;  1 drivers
v0x5555563c2780_0 .net "y", 0 0, L_0x555556571000;  1 drivers
S_0x5555563c2820 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555563c1ed0;
 .timescale -12 -12;
P_0x555555de7d50 .param/l "i" 0 16 14, +C4<01>;
S_0x5555563c29b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563c2820;
 .timescale -12 -12;
S_0x5555563c2b40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563c29b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565710a0 .functor XOR 1, L_0x555556571670, L_0x555556571710, C4<0>, C4<0>;
L_0x555556571110 .functor XOR 1, L_0x5555565710a0, L_0x555556571840, C4<0>, C4<0>;
L_0x5555565711d0 .functor AND 1, L_0x555556571710, L_0x555556571840, C4<1>, C4<1>;
L_0x5555565712e0 .functor AND 1, L_0x555556571670, L_0x555556571710, C4<1>, C4<1>;
L_0x5555565713a0 .functor OR 1, L_0x5555565711d0, L_0x5555565712e0, C4<0>, C4<0>;
L_0x5555565714b0 .functor AND 1, L_0x555556571670, L_0x555556571840, C4<1>, C4<1>;
L_0x555556571560 .functor OR 1, L_0x5555565713a0, L_0x5555565714b0, C4<0>, C4<0>;
v0x5555563c2cd0_0 .net *"_ivl_0", 0 0, L_0x5555565710a0;  1 drivers
v0x5555563c2d70_0 .net *"_ivl_10", 0 0, L_0x5555565714b0;  1 drivers
v0x5555563c2e10_0 .net *"_ivl_4", 0 0, L_0x5555565711d0;  1 drivers
v0x5555563c2eb0_0 .net *"_ivl_6", 0 0, L_0x5555565712e0;  1 drivers
v0x5555563c2f50_0 .net *"_ivl_8", 0 0, L_0x5555565713a0;  1 drivers
v0x5555563c2ff0_0 .net "c_in", 0 0, L_0x555556571840;  1 drivers
v0x5555563c3090_0 .net "c_out", 0 0, L_0x555556571560;  1 drivers
v0x5555563c3130_0 .net "s", 0 0, L_0x555556571110;  1 drivers
v0x5555563c31d0_0 .net "x", 0 0, L_0x555556571670;  1 drivers
v0x5555563c3270_0 .net "y", 0 0, L_0x555556571710;  1 drivers
S_0x5555563c3310 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555563c1ed0;
 .timescale -12 -12;
P_0x555555e10a60 .param/l "i" 0 16 14, +C4<010>;
S_0x5555563c34a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563c3310;
 .timescale -12 -12;
S_0x5555563c3630 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563c34a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556571970 .functor XOR 1, L_0x555556571ef0, L_0x555556572060, C4<0>, C4<0>;
L_0x5555565719e0 .functor XOR 1, L_0x555556571970, L_0x555556572190, C4<0>, C4<0>;
L_0x555556571a50 .functor AND 1, L_0x555556572060, L_0x555556572190, C4<1>, C4<1>;
L_0x555556571b60 .functor AND 1, L_0x555556571ef0, L_0x555556572060, C4<1>, C4<1>;
L_0x555556571c20 .functor OR 1, L_0x555556571a50, L_0x555556571b60, C4<0>, C4<0>;
L_0x555556571d30 .functor AND 1, L_0x555556571ef0, L_0x555556572190, C4<1>, C4<1>;
L_0x555556571de0 .functor OR 1, L_0x555556571c20, L_0x555556571d30, C4<0>, C4<0>;
v0x5555563c37c0_0 .net *"_ivl_0", 0 0, L_0x555556571970;  1 drivers
v0x5555563c3860_0 .net *"_ivl_10", 0 0, L_0x555556571d30;  1 drivers
v0x5555563c3900_0 .net *"_ivl_4", 0 0, L_0x555556571a50;  1 drivers
v0x5555563c39a0_0 .net *"_ivl_6", 0 0, L_0x555556571b60;  1 drivers
v0x5555563c3a40_0 .net *"_ivl_8", 0 0, L_0x555556571c20;  1 drivers
v0x5555563c3ae0_0 .net "c_in", 0 0, L_0x555556572190;  1 drivers
v0x5555563c3b80_0 .net "c_out", 0 0, L_0x555556571de0;  1 drivers
v0x5555563c3c20_0 .net "s", 0 0, L_0x5555565719e0;  1 drivers
v0x5555563c3cc0_0 .net "x", 0 0, L_0x555556571ef0;  1 drivers
v0x5555563c3df0_0 .net "y", 0 0, L_0x555556572060;  1 drivers
S_0x5555563c3ef0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555563c1ed0;
 .timescale -12 -12;
P_0x5555563c40a0 .param/l "i" 0 16 14, +C4<011>;
S_0x5555563c4180 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563c3ef0;
 .timescale -12 -12;
S_0x5555563c4360 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563c4180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556572310 .functor XOR 1, L_0x555556572800, L_0x5555565729c0, C4<0>, C4<0>;
L_0x555556572380 .functor XOR 1, L_0x555556572310, L_0x555556572be0, C4<0>, C4<0>;
L_0x5555565723f0 .functor AND 1, L_0x5555565729c0, L_0x555556572be0, C4<1>, C4<1>;
L_0x5555565724b0 .functor AND 1, L_0x555556572800, L_0x5555565729c0, C4<1>, C4<1>;
L_0x555556572570 .functor OR 1, L_0x5555565723f0, L_0x5555565724b0, C4<0>, C4<0>;
L_0x555556572680 .functor AND 1, L_0x555556572800, L_0x555556572be0, C4<1>, C4<1>;
L_0x5555565726f0 .functor OR 1, L_0x555556572570, L_0x555556572680, C4<0>, C4<0>;
v0x5555563c4560_0 .net *"_ivl_0", 0 0, L_0x555556572310;  1 drivers
v0x5555563c4660_0 .net *"_ivl_10", 0 0, L_0x555556572680;  1 drivers
v0x5555563c4740_0 .net *"_ivl_4", 0 0, L_0x5555565723f0;  1 drivers
v0x5555563c4800_0 .net *"_ivl_6", 0 0, L_0x5555565724b0;  1 drivers
v0x5555563c48e0_0 .net *"_ivl_8", 0 0, L_0x555556572570;  1 drivers
v0x5555563c4a10_0 .net "c_in", 0 0, L_0x555556572be0;  1 drivers
v0x5555563c4ad0_0 .net "c_out", 0 0, L_0x5555565726f0;  1 drivers
v0x5555563c4b90_0 .net "s", 0 0, L_0x555556572380;  1 drivers
v0x5555563c4c50_0 .net "x", 0 0, L_0x555556572800;  1 drivers
v0x5555563c4da0_0 .net "y", 0 0, L_0x5555565729c0;  1 drivers
S_0x5555563c4f00 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555563c1ed0;
 .timescale -12 -12;
P_0x5555563c5100 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555563c51e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563c4f00;
 .timescale -12 -12;
S_0x5555563c53c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563c51e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556572d10 .functor XOR 1, L_0x555556573100, L_0x5555565732a0, C4<0>, C4<0>;
L_0x555556572d80 .functor XOR 1, L_0x555556572d10, L_0x5555565733d0, C4<0>, C4<0>;
L_0x555556572df0 .functor AND 1, L_0x5555565732a0, L_0x5555565733d0, C4<1>, C4<1>;
L_0x555556572e60 .functor AND 1, L_0x555556573100, L_0x5555565732a0, C4<1>, C4<1>;
L_0x555556572ed0 .functor OR 1, L_0x555556572df0, L_0x555556572e60, C4<0>, C4<0>;
L_0x555556572f40 .functor AND 1, L_0x555556573100, L_0x5555565733d0, C4<1>, C4<1>;
L_0x555556572ff0 .functor OR 1, L_0x555556572ed0, L_0x555556572f40, C4<0>, C4<0>;
v0x5555563c55c0_0 .net *"_ivl_0", 0 0, L_0x555556572d10;  1 drivers
v0x5555563c56c0_0 .net *"_ivl_10", 0 0, L_0x555556572f40;  1 drivers
v0x5555563c57a0_0 .net *"_ivl_4", 0 0, L_0x555556572df0;  1 drivers
v0x5555563c5860_0 .net *"_ivl_6", 0 0, L_0x555556572e60;  1 drivers
v0x5555563c5940_0 .net *"_ivl_8", 0 0, L_0x555556572ed0;  1 drivers
v0x5555563c5a70_0 .net "c_in", 0 0, L_0x5555565733d0;  1 drivers
v0x5555563c5b30_0 .net "c_out", 0 0, L_0x555556572ff0;  1 drivers
v0x5555563c5bf0_0 .net "s", 0 0, L_0x555556572d80;  1 drivers
v0x5555563c5cb0_0 .net "x", 0 0, L_0x555556573100;  1 drivers
v0x5555563c5e00_0 .net "y", 0 0, L_0x5555565732a0;  1 drivers
S_0x5555563c5f60 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555563c1ed0;
 .timescale -12 -12;
P_0x5555563c6110 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555563c61f0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563c5f60;
 .timescale -12 -12;
S_0x5555563c63d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563c61f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556573230 .functor XOR 1, L_0x5555565739b0, L_0x555556573ae0, C4<0>, C4<0>;
L_0x555556573590 .functor XOR 1, L_0x555556573230, L_0x555556573ca0, C4<0>, C4<0>;
L_0x555556573600 .functor AND 1, L_0x555556573ae0, L_0x555556573ca0, C4<1>, C4<1>;
L_0x555556573670 .functor AND 1, L_0x5555565739b0, L_0x555556573ae0, C4<1>, C4<1>;
L_0x5555565736e0 .functor OR 1, L_0x555556573600, L_0x555556573670, C4<0>, C4<0>;
L_0x5555565737f0 .functor AND 1, L_0x5555565739b0, L_0x555556573ca0, C4<1>, C4<1>;
L_0x5555565738a0 .functor OR 1, L_0x5555565736e0, L_0x5555565737f0, C4<0>, C4<0>;
v0x5555563c65d0_0 .net *"_ivl_0", 0 0, L_0x555556573230;  1 drivers
v0x5555563c66d0_0 .net *"_ivl_10", 0 0, L_0x5555565737f0;  1 drivers
v0x5555563c67b0_0 .net *"_ivl_4", 0 0, L_0x555556573600;  1 drivers
v0x5555563c6870_0 .net *"_ivl_6", 0 0, L_0x555556573670;  1 drivers
v0x5555563c6950_0 .net *"_ivl_8", 0 0, L_0x5555565736e0;  1 drivers
v0x5555563c6a80_0 .net "c_in", 0 0, L_0x555556573ca0;  1 drivers
v0x5555563c6b40_0 .net "c_out", 0 0, L_0x5555565738a0;  1 drivers
v0x5555563c6c00_0 .net "s", 0 0, L_0x555556573590;  1 drivers
v0x5555563c6cc0_0 .net "x", 0 0, L_0x5555565739b0;  1 drivers
v0x5555563c6e10_0 .net "y", 0 0, L_0x555556573ae0;  1 drivers
S_0x5555563c6f70 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555563c1ed0;
 .timescale -12 -12;
P_0x5555563c7120 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555563c7200 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563c6f70;
 .timescale -12 -12;
S_0x5555563c73e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563c7200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556573dd0 .functor XOR 1, L_0x5555565742b0, L_0x555556574480, C4<0>, C4<0>;
L_0x555556573e40 .functor XOR 1, L_0x555556573dd0, L_0x555556574520, C4<0>, C4<0>;
L_0x555556573eb0 .functor AND 1, L_0x555556574480, L_0x555556574520, C4<1>, C4<1>;
L_0x555556573f20 .functor AND 1, L_0x5555565742b0, L_0x555556574480, C4<1>, C4<1>;
L_0x555556573fe0 .functor OR 1, L_0x555556573eb0, L_0x555556573f20, C4<0>, C4<0>;
L_0x5555565740f0 .functor AND 1, L_0x5555565742b0, L_0x555556574520, C4<1>, C4<1>;
L_0x5555565741a0 .functor OR 1, L_0x555556573fe0, L_0x5555565740f0, C4<0>, C4<0>;
v0x5555563c75e0_0 .net *"_ivl_0", 0 0, L_0x555556573dd0;  1 drivers
v0x5555563c76e0_0 .net *"_ivl_10", 0 0, L_0x5555565740f0;  1 drivers
v0x5555563c77c0_0 .net *"_ivl_4", 0 0, L_0x555556573eb0;  1 drivers
v0x5555563c7880_0 .net *"_ivl_6", 0 0, L_0x555556573f20;  1 drivers
v0x5555563c7960_0 .net *"_ivl_8", 0 0, L_0x555556573fe0;  1 drivers
v0x5555563c7a90_0 .net "c_in", 0 0, L_0x555556574520;  1 drivers
v0x5555563c7b50_0 .net "c_out", 0 0, L_0x5555565741a0;  1 drivers
v0x5555563c7c10_0 .net "s", 0 0, L_0x555556573e40;  1 drivers
v0x5555563c7cd0_0 .net "x", 0 0, L_0x5555565742b0;  1 drivers
v0x5555563c7e20_0 .net "y", 0 0, L_0x555556574480;  1 drivers
S_0x5555563c7f80 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555563c1ed0;
 .timescale -12 -12;
P_0x555555f02960 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555563c8150 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563c7f80;
 .timescale -12 -12;
S_0x5555563c8330 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563c8150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556574700 .functor XOR 1, L_0x5555565743e0, L_0x555556574d80, C4<0>, C4<0>;
L_0x555556574770 .functor XOR 1, L_0x555556574700, L_0x555556574650, C4<0>, C4<0>;
L_0x5555565747e0 .functor AND 1, L_0x555556574d80, L_0x555556574650, C4<1>, C4<1>;
L_0x555556574850 .functor AND 1, L_0x5555565743e0, L_0x555556574d80, C4<1>, C4<1>;
L_0x555556574910 .functor OR 1, L_0x5555565747e0, L_0x555556574850, C4<0>, C4<0>;
L_0x555556574a20 .functor AND 1, L_0x5555565743e0, L_0x555556574650, C4<1>, C4<1>;
L_0x555556574ad0 .functor OR 1, L_0x555556574910, L_0x555556574a20, C4<0>, C4<0>;
v0x5555563c8530_0 .net *"_ivl_0", 0 0, L_0x555556574700;  1 drivers
v0x5555563c8630_0 .net *"_ivl_10", 0 0, L_0x555556574a20;  1 drivers
v0x5555563c8710_0 .net *"_ivl_4", 0 0, L_0x5555565747e0;  1 drivers
v0x5555563c87d0_0 .net *"_ivl_6", 0 0, L_0x555556574850;  1 drivers
v0x5555563c88b0_0 .net *"_ivl_8", 0 0, L_0x555556574910;  1 drivers
v0x5555563c89e0_0 .net "c_in", 0 0, L_0x555556574650;  1 drivers
v0x5555563c8aa0_0 .net "c_out", 0 0, L_0x555556574ad0;  1 drivers
v0x5555563c8b60_0 .net "s", 0 0, L_0x555556574770;  1 drivers
v0x5555563c8c20_0 .net "x", 0 0, L_0x5555565743e0;  1 drivers
v0x5555563c8d70_0 .net "y", 0 0, L_0x555556574d80;  1 drivers
S_0x5555563c9390 .scope module, "adder_R" "N_bit_adder" 17 40, 16 1 0, S_0x5555563bb460;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555563c9570 .param/l "N" 0 16 2, +C4<00000000000000000000000000001000>;
v0x5555563d1750_0 .net "answer", 7 0, L_0x555556570360;  alias, 1 drivers
v0x5555563d1850_0 .net "carry", 7 0, L_0x5555565702a0;  1 drivers
v0x5555563d1930_0 .net "carry_out", 0 0, L_0x555556570ae0;  1 drivers
v0x5555563d19d0_0 .net "input1", 7 0, L_0x555556570630;  1 drivers
v0x5555563d1ab0_0 .net "input2", 7 0, L_0x555556570cf0;  1 drivers
L_0x55555656c310 .part L_0x555556570630, 0, 1;
L_0x55555656c3b0 .part L_0x555556570cf0, 0, 1;
L_0x55555656c9e0 .part L_0x555556570630, 1, 1;
L_0x55555656ca80 .part L_0x555556570cf0, 1, 1;
L_0x55555656cbb0 .part L_0x5555565702a0, 0, 1;
L_0x55555656d260 .part L_0x555556570630, 2, 1;
L_0x55555656d3d0 .part L_0x555556570cf0, 2, 1;
L_0x55555656d500 .part L_0x5555565702a0, 1, 1;
L_0x55555656db70 .part L_0x555556570630, 3, 1;
L_0x55555656dd30 .part L_0x555556570cf0, 3, 1;
L_0x55555656df50 .part L_0x5555565702a0, 2, 1;
L_0x55555656e470 .part L_0x555556570630, 4, 1;
L_0x55555656e610 .part L_0x555556570cf0, 4, 1;
L_0x55555656e740 .part L_0x5555565702a0, 3, 1;
L_0x55555656ed20 .part L_0x555556570630, 5, 1;
L_0x55555656ee50 .part L_0x555556570cf0, 5, 1;
L_0x55555656f010 .part L_0x5555565702a0, 4, 1;
L_0x55555656f620 .part L_0x555556570630, 6, 1;
L_0x55555656f7f0 .part L_0x555556570cf0, 6, 1;
L_0x55555656f890 .part L_0x5555565702a0, 5, 1;
L_0x55555656f750 .part L_0x555556570630, 7, 1;
L_0x5555565700f0 .part L_0x555556570cf0, 7, 1;
L_0x55555656f9c0 .part L_0x5555565702a0, 6, 1;
LS_0x555556570360_0_0 .concat8 [ 1 1 1 1], L_0x55555656c0f0, L_0x55555656c4c0, L_0x55555656cd50, L_0x55555656d6f0;
LS_0x555556570360_0_4 .concat8 [ 1 1 1 1], L_0x55555656e0f0, L_0x55555656e900, L_0x55555656f1b0, L_0x55555656fae0;
L_0x555556570360 .concat8 [ 4 4 0 0], LS_0x555556570360_0_0, LS_0x555556570360_0_4;
LS_0x5555565702a0_0_0 .concat8 [ 1 1 1 1], L_0x55555656c200, L_0x55555656c8d0, L_0x55555656d150, L_0x55555656da60;
LS_0x5555565702a0_0_4 .concat8 [ 1 1 1 1], L_0x55555656e360, L_0x55555656ec10, L_0x55555656f510, L_0x55555656fe40;
L_0x5555565702a0 .concat8 [ 4 4 0 0], LS_0x5555565702a0_0_0, LS_0x5555565702a0_0_4;
L_0x555556570ae0 .part L_0x5555565702a0, 7, 1;
S_0x5555563c9740 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555563c9390;
 .timescale -12 -12;
P_0x5555563c9960 .param/l "i" 0 16 14, +C4<00>;
S_0x5555563c9a40 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555563c9740;
 .timescale -12 -12;
S_0x5555563c9c20 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555563c9a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555656c0f0 .functor XOR 1, L_0x55555656c310, L_0x55555656c3b0, C4<0>, C4<0>;
L_0x55555656c200 .functor AND 1, L_0x55555656c310, L_0x55555656c3b0, C4<1>, C4<1>;
v0x5555563c9ec0_0 .net "c", 0 0, L_0x55555656c200;  1 drivers
v0x5555563c9fa0_0 .net "s", 0 0, L_0x55555656c0f0;  1 drivers
v0x5555563ca060_0 .net "x", 0 0, L_0x55555656c310;  1 drivers
v0x5555563ca130_0 .net "y", 0 0, L_0x55555656c3b0;  1 drivers
S_0x5555563ca2a0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555563c9390;
 .timescale -12 -12;
P_0x5555563ca4c0 .param/l "i" 0 16 14, +C4<01>;
S_0x5555563ca580 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563ca2a0;
 .timescale -12 -12;
S_0x5555563ca760 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563ca580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555656c450 .functor XOR 1, L_0x55555656c9e0, L_0x55555656ca80, C4<0>, C4<0>;
L_0x55555656c4c0 .functor XOR 1, L_0x55555656c450, L_0x55555656cbb0, C4<0>, C4<0>;
L_0x55555656c580 .functor AND 1, L_0x55555656ca80, L_0x55555656cbb0, C4<1>, C4<1>;
L_0x55555656c690 .functor AND 1, L_0x55555656c9e0, L_0x55555656ca80, C4<1>, C4<1>;
L_0x55555656c750 .functor OR 1, L_0x55555656c580, L_0x55555656c690, C4<0>, C4<0>;
L_0x55555656c860 .functor AND 1, L_0x55555656c9e0, L_0x55555656cbb0, C4<1>, C4<1>;
L_0x55555656c8d0 .functor OR 1, L_0x55555656c750, L_0x55555656c860, C4<0>, C4<0>;
v0x5555563ca960_0 .net *"_ivl_0", 0 0, L_0x55555656c450;  1 drivers
v0x5555563caa60_0 .net *"_ivl_10", 0 0, L_0x55555656c860;  1 drivers
v0x5555563cab40_0 .net *"_ivl_4", 0 0, L_0x55555656c580;  1 drivers
v0x5555563cac30_0 .net *"_ivl_6", 0 0, L_0x55555656c690;  1 drivers
v0x5555563cad10_0 .net *"_ivl_8", 0 0, L_0x55555656c750;  1 drivers
v0x5555563cae40_0 .net "c_in", 0 0, L_0x55555656cbb0;  1 drivers
v0x5555563caf00_0 .net "c_out", 0 0, L_0x55555656c8d0;  1 drivers
v0x5555563cafc0_0 .net "s", 0 0, L_0x55555656c4c0;  1 drivers
v0x5555563cb080_0 .net "x", 0 0, L_0x55555656c9e0;  1 drivers
v0x5555563cb140_0 .net "y", 0 0, L_0x55555656ca80;  1 drivers
S_0x5555563cb2a0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555563c9390;
 .timescale -12 -12;
P_0x5555563cb450 .param/l "i" 0 16 14, +C4<010>;
S_0x5555563cb510 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563cb2a0;
 .timescale -12 -12;
S_0x5555563cb6f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563cb510;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555656cce0 .functor XOR 1, L_0x55555656d260, L_0x55555656d3d0, C4<0>, C4<0>;
L_0x55555656cd50 .functor XOR 1, L_0x55555656cce0, L_0x55555656d500, C4<0>, C4<0>;
L_0x55555656cdc0 .functor AND 1, L_0x55555656d3d0, L_0x55555656d500, C4<1>, C4<1>;
L_0x55555656ced0 .functor AND 1, L_0x55555656d260, L_0x55555656d3d0, C4<1>, C4<1>;
L_0x55555656cf90 .functor OR 1, L_0x55555656cdc0, L_0x55555656ced0, C4<0>, C4<0>;
L_0x55555656d0a0 .functor AND 1, L_0x55555656d260, L_0x55555656d500, C4<1>, C4<1>;
L_0x55555656d150 .functor OR 1, L_0x55555656cf90, L_0x55555656d0a0, C4<0>, C4<0>;
v0x5555563cb9a0_0 .net *"_ivl_0", 0 0, L_0x55555656cce0;  1 drivers
v0x5555563cbaa0_0 .net *"_ivl_10", 0 0, L_0x55555656d0a0;  1 drivers
v0x5555563cbb80_0 .net *"_ivl_4", 0 0, L_0x55555656cdc0;  1 drivers
v0x5555563cbc70_0 .net *"_ivl_6", 0 0, L_0x55555656ced0;  1 drivers
v0x5555563cbd50_0 .net *"_ivl_8", 0 0, L_0x55555656cf90;  1 drivers
v0x5555563cbe80_0 .net "c_in", 0 0, L_0x55555656d500;  1 drivers
v0x5555563cbf40_0 .net "c_out", 0 0, L_0x55555656d150;  1 drivers
v0x5555563cc000_0 .net "s", 0 0, L_0x55555656cd50;  1 drivers
v0x5555563cc0c0_0 .net "x", 0 0, L_0x55555656d260;  1 drivers
v0x5555563cc210_0 .net "y", 0 0, L_0x55555656d3d0;  1 drivers
S_0x5555563cc370 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555563c9390;
 .timescale -12 -12;
P_0x5555563cc520 .param/l "i" 0 16 14, +C4<011>;
S_0x5555563cc600 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563cc370;
 .timescale -12 -12;
S_0x5555563cc7e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563cc600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555656d680 .functor XOR 1, L_0x55555656db70, L_0x55555656dd30, C4<0>, C4<0>;
L_0x55555656d6f0 .functor XOR 1, L_0x55555656d680, L_0x55555656df50, C4<0>, C4<0>;
L_0x55555656d760 .functor AND 1, L_0x55555656dd30, L_0x55555656df50, C4<1>, C4<1>;
L_0x55555656d820 .functor AND 1, L_0x55555656db70, L_0x55555656dd30, C4<1>, C4<1>;
L_0x55555656d8e0 .functor OR 1, L_0x55555656d760, L_0x55555656d820, C4<0>, C4<0>;
L_0x55555656d9f0 .functor AND 1, L_0x55555656db70, L_0x55555656df50, C4<1>, C4<1>;
L_0x55555656da60 .functor OR 1, L_0x55555656d8e0, L_0x55555656d9f0, C4<0>, C4<0>;
v0x5555563cca60_0 .net *"_ivl_0", 0 0, L_0x55555656d680;  1 drivers
v0x5555563ccb60_0 .net *"_ivl_10", 0 0, L_0x55555656d9f0;  1 drivers
v0x5555563ccc40_0 .net *"_ivl_4", 0 0, L_0x55555656d760;  1 drivers
v0x5555563ccd30_0 .net *"_ivl_6", 0 0, L_0x55555656d820;  1 drivers
v0x5555563cce10_0 .net *"_ivl_8", 0 0, L_0x55555656d8e0;  1 drivers
v0x5555563ccf40_0 .net "c_in", 0 0, L_0x55555656df50;  1 drivers
v0x5555563cd000_0 .net "c_out", 0 0, L_0x55555656da60;  1 drivers
v0x5555563cd0c0_0 .net "s", 0 0, L_0x55555656d6f0;  1 drivers
v0x5555563cd180_0 .net "x", 0 0, L_0x55555656db70;  1 drivers
v0x5555563cd2d0_0 .net "y", 0 0, L_0x55555656dd30;  1 drivers
S_0x5555563cd430 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555563c9390;
 .timescale -12 -12;
P_0x5555563cd630 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555563cd710 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563cd430;
 .timescale -12 -12;
S_0x5555563cd8f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563cd710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555656e080 .functor XOR 1, L_0x55555656e470, L_0x55555656e610, C4<0>, C4<0>;
L_0x55555656e0f0 .functor XOR 1, L_0x55555656e080, L_0x55555656e740, C4<0>, C4<0>;
L_0x55555656e160 .functor AND 1, L_0x55555656e610, L_0x55555656e740, C4<1>, C4<1>;
L_0x55555656e1d0 .functor AND 1, L_0x55555656e470, L_0x55555656e610, C4<1>, C4<1>;
L_0x55555656e240 .functor OR 1, L_0x55555656e160, L_0x55555656e1d0, C4<0>, C4<0>;
L_0x55555656e2b0 .functor AND 1, L_0x55555656e470, L_0x55555656e740, C4<1>, C4<1>;
L_0x55555656e360 .functor OR 1, L_0x55555656e240, L_0x55555656e2b0, C4<0>, C4<0>;
v0x5555563cdb70_0 .net *"_ivl_0", 0 0, L_0x55555656e080;  1 drivers
v0x5555563cdc70_0 .net *"_ivl_10", 0 0, L_0x55555656e2b0;  1 drivers
v0x5555563cdd50_0 .net *"_ivl_4", 0 0, L_0x55555656e160;  1 drivers
v0x5555563cde10_0 .net *"_ivl_6", 0 0, L_0x55555656e1d0;  1 drivers
v0x5555563cdef0_0 .net *"_ivl_8", 0 0, L_0x55555656e240;  1 drivers
v0x5555563ce020_0 .net "c_in", 0 0, L_0x55555656e740;  1 drivers
v0x5555563ce0e0_0 .net "c_out", 0 0, L_0x55555656e360;  1 drivers
v0x5555563ce1a0_0 .net "s", 0 0, L_0x55555656e0f0;  1 drivers
v0x5555563ce260_0 .net "x", 0 0, L_0x55555656e470;  1 drivers
v0x5555563ce3b0_0 .net "y", 0 0, L_0x55555656e610;  1 drivers
S_0x5555563ce510 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555563c9390;
 .timescale -12 -12;
P_0x5555563ce6c0 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555563ce7a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563ce510;
 .timescale -12 -12;
S_0x5555563ce980 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563ce7a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555656e5a0 .functor XOR 1, L_0x55555656ed20, L_0x55555656ee50, C4<0>, C4<0>;
L_0x55555656e900 .functor XOR 1, L_0x55555656e5a0, L_0x55555656f010, C4<0>, C4<0>;
L_0x55555656e970 .functor AND 1, L_0x55555656ee50, L_0x55555656f010, C4<1>, C4<1>;
L_0x55555656e9e0 .functor AND 1, L_0x55555656ed20, L_0x55555656ee50, C4<1>, C4<1>;
L_0x55555656ea50 .functor OR 1, L_0x55555656e970, L_0x55555656e9e0, C4<0>, C4<0>;
L_0x55555656eb60 .functor AND 1, L_0x55555656ed20, L_0x55555656f010, C4<1>, C4<1>;
L_0x55555656ec10 .functor OR 1, L_0x55555656ea50, L_0x55555656eb60, C4<0>, C4<0>;
v0x5555563cec00_0 .net *"_ivl_0", 0 0, L_0x55555656e5a0;  1 drivers
v0x5555563ced00_0 .net *"_ivl_10", 0 0, L_0x55555656eb60;  1 drivers
v0x5555563cede0_0 .net *"_ivl_4", 0 0, L_0x55555656e970;  1 drivers
v0x5555563ceed0_0 .net *"_ivl_6", 0 0, L_0x55555656e9e0;  1 drivers
v0x5555563cefb0_0 .net *"_ivl_8", 0 0, L_0x55555656ea50;  1 drivers
v0x5555563cf0e0_0 .net "c_in", 0 0, L_0x55555656f010;  1 drivers
v0x5555563cf1a0_0 .net "c_out", 0 0, L_0x55555656ec10;  1 drivers
v0x5555563cf260_0 .net "s", 0 0, L_0x55555656e900;  1 drivers
v0x5555563cf320_0 .net "x", 0 0, L_0x55555656ed20;  1 drivers
v0x5555563cf470_0 .net "y", 0 0, L_0x55555656ee50;  1 drivers
S_0x5555563cf5d0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555563c9390;
 .timescale -12 -12;
P_0x5555563cf780 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555563cf860 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563cf5d0;
 .timescale -12 -12;
S_0x5555563cfa40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563cf860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555656f140 .functor XOR 1, L_0x55555656f620, L_0x55555656f7f0, C4<0>, C4<0>;
L_0x55555656f1b0 .functor XOR 1, L_0x55555656f140, L_0x55555656f890, C4<0>, C4<0>;
L_0x55555656f220 .functor AND 1, L_0x55555656f7f0, L_0x55555656f890, C4<1>, C4<1>;
L_0x55555656f290 .functor AND 1, L_0x55555656f620, L_0x55555656f7f0, C4<1>, C4<1>;
L_0x55555656f350 .functor OR 1, L_0x55555656f220, L_0x55555656f290, C4<0>, C4<0>;
L_0x55555656f460 .functor AND 1, L_0x55555656f620, L_0x55555656f890, C4<1>, C4<1>;
L_0x55555656f510 .functor OR 1, L_0x55555656f350, L_0x55555656f460, C4<0>, C4<0>;
v0x5555563cfcc0_0 .net *"_ivl_0", 0 0, L_0x55555656f140;  1 drivers
v0x5555563cfdc0_0 .net *"_ivl_10", 0 0, L_0x55555656f460;  1 drivers
v0x5555563cfea0_0 .net *"_ivl_4", 0 0, L_0x55555656f220;  1 drivers
v0x5555563cff90_0 .net *"_ivl_6", 0 0, L_0x55555656f290;  1 drivers
v0x5555563d0070_0 .net *"_ivl_8", 0 0, L_0x55555656f350;  1 drivers
v0x5555563d01a0_0 .net "c_in", 0 0, L_0x55555656f890;  1 drivers
v0x5555563d0260_0 .net "c_out", 0 0, L_0x55555656f510;  1 drivers
v0x5555563d0320_0 .net "s", 0 0, L_0x55555656f1b0;  1 drivers
v0x5555563d03e0_0 .net "x", 0 0, L_0x55555656f620;  1 drivers
v0x5555563d0530_0 .net "y", 0 0, L_0x55555656f7f0;  1 drivers
S_0x5555563d0690 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555563c9390;
 .timescale -12 -12;
P_0x5555563d0840 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555563d0920 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563d0690;
 .timescale -12 -12;
S_0x5555563d0b00 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563d0920;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555656fa70 .functor XOR 1, L_0x55555656f750, L_0x5555565700f0, C4<0>, C4<0>;
L_0x55555656fae0 .functor XOR 1, L_0x55555656fa70, L_0x55555656f9c0, C4<0>, C4<0>;
L_0x55555656fb50 .functor AND 1, L_0x5555565700f0, L_0x55555656f9c0, C4<1>, C4<1>;
L_0x55555656fbc0 .functor AND 1, L_0x55555656f750, L_0x5555565700f0, C4<1>, C4<1>;
L_0x55555656fc80 .functor OR 1, L_0x55555656fb50, L_0x55555656fbc0, C4<0>, C4<0>;
L_0x55555656fd90 .functor AND 1, L_0x55555656f750, L_0x55555656f9c0, C4<1>, C4<1>;
L_0x55555656fe40 .functor OR 1, L_0x55555656fc80, L_0x55555656fd90, C4<0>, C4<0>;
v0x5555563d0d80_0 .net *"_ivl_0", 0 0, L_0x55555656fa70;  1 drivers
v0x5555563d0e80_0 .net *"_ivl_10", 0 0, L_0x55555656fd90;  1 drivers
v0x5555563d0f60_0 .net *"_ivl_4", 0 0, L_0x55555656fb50;  1 drivers
v0x5555563d1050_0 .net *"_ivl_6", 0 0, L_0x55555656fbc0;  1 drivers
v0x5555563d1130_0 .net *"_ivl_8", 0 0, L_0x55555656fc80;  1 drivers
v0x5555563d1260_0 .net "c_in", 0 0, L_0x55555656f9c0;  1 drivers
v0x5555563d1320_0 .net "c_out", 0 0, L_0x55555656fe40;  1 drivers
v0x5555563d13e0_0 .net "s", 0 0, L_0x55555656fae0;  1 drivers
v0x5555563d14a0_0 .net "x", 0 0, L_0x55555656f750;  1 drivers
v0x5555563d15f0_0 .net "y", 0 0, L_0x5555565700f0;  1 drivers
S_0x5555563d1c10 .scope module, "multiplier_I" "multiplier_8_9Bit" 17 66, 18 2 0, S_0x5555563bb460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x5555563d1df0 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x5555563d1e30 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x5555563e40c0_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555563e4180_0 .var "count", 4 0;
v0x5555563e4260_0 .var "data_valid", 0 0;
v0x5555563e4300_0 .net "in_0", 7 0, L_0x555556594630;  alias, 1 drivers
v0x5555563e43e0_0 .net "in_1", 8 0, L_0x5555565aa430;  alias, 1 drivers
v0x5555563e4510_0 .var "input_0_exp", 16 0;
v0x5555563e45f0_0 .var "o_busy", 0 0;
v0x5555563e46b0_0 .var "out", 16 0;
v0x5555563e4790_0 .var "p", 16 0;
v0x5555563e4900_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x5555563e49a0_0 .var "t", 16 0;
v0x5555563e4a80_0 .net "w_o", 16 0, L_0x555556588e20;  1 drivers
v0x5555563e4b40_0 .net "w_p", 16 0, v0x5555563e4790_0;  1 drivers
v0x5555563e4c10_0 .net "w_t", 16 0, v0x5555563e49a0_0;  1 drivers
S_0x5555563d2080 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x5555563d1c10;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555563d2280 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x5555563e3c00_0 .net "answer", 16 0, L_0x555556588e20;  alias, 1 drivers
v0x5555563e3d00_0 .net "carry", 16 0, L_0x5555565898a0;  1 drivers
v0x5555563e3de0_0 .net "carry_out", 0 0, L_0x5555565892f0;  1 drivers
v0x5555563e3e80_0 .net "input1", 16 0, v0x5555563e4790_0;  alias, 1 drivers
v0x5555563e3f60_0 .net "input2", 16 0, v0x5555563e49a0_0;  alias, 1 drivers
L_0x55555657ff40 .part v0x5555563e4790_0, 0, 1;
L_0x555556580030 .part v0x5555563e49a0_0, 0, 1;
L_0x5555565806f0 .part v0x5555563e4790_0, 1, 1;
L_0x555556580820 .part v0x5555563e49a0_0, 1, 1;
L_0x555556580950 .part L_0x5555565898a0, 0, 1;
L_0x555556580f60 .part v0x5555563e4790_0, 2, 1;
L_0x555556581160 .part v0x5555563e49a0_0, 2, 1;
L_0x555556581320 .part L_0x5555565898a0, 1, 1;
L_0x5555565818f0 .part v0x5555563e4790_0, 3, 1;
L_0x555556581a20 .part v0x5555563e49a0_0, 3, 1;
L_0x555556581bb0 .part L_0x5555565898a0, 2, 1;
L_0x555556582170 .part v0x5555563e4790_0, 4, 1;
L_0x555556582310 .part v0x5555563e49a0_0, 4, 1;
L_0x555556582440 .part L_0x5555565898a0, 3, 1;
L_0x555556582a20 .part v0x5555563e4790_0, 5, 1;
L_0x555556582b50 .part v0x5555563e49a0_0, 5, 1;
L_0x555556582d10 .part L_0x5555565898a0, 4, 1;
L_0x555556583320 .part v0x5555563e4790_0, 6, 1;
L_0x5555565834f0 .part v0x5555563e49a0_0, 6, 1;
L_0x555556583590 .part L_0x5555565898a0, 5, 1;
L_0x555556583450 .part v0x5555563e4790_0, 7, 1;
L_0x555556583bc0 .part v0x5555563e49a0_0, 7, 1;
L_0x555556583630 .part L_0x5555565898a0, 6, 1;
L_0x555556584320 .part v0x5555563e4790_0, 8, 1;
L_0x555556583cf0 .part v0x5555563e49a0_0, 8, 1;
L_0x5555565845b0 .part L_0x5555565898a0, 7, 1;
L_0x555556584be0 .part v0x5555563e4790_0, 9, 1;
L_0x555556584c80 .part v0x5555563e49a0_0, 9, 1;
L_0x5555565846e0 .part L_0x5555565898a0, 8, 1;
L_0x555556585420 .part v0x5555563e4790_0, 10, 1;
L_0x555556584db0 .part v0x5555563e49a0_0, 10, 1;
L_0x5555565856e0 .part L_0x5555565898a0, 9, 1;
L_0x555556585cd0 .part v0x5555563e4790_0, 11, 1;
L_0x555556585e00 .part v0x5555563e49a0_0, 11, 1;
L_0x555556586050 .part L_0x5555565898a0, 10, 1;
L_0x555556586660 .part v0x5555563e4790_0, 12, 1;
L_0x555556585f30 .part v0x5555563e49a0_0, 12, 1;
L_0x555556586950 .part L_0x5555565898a0, 11, 1;
L_0x555556586f00 .part v0x5555563e4790_0, 13, 1;
L_0x555556587030 .part v0x5555563e49a0_0, 13, 1;
L_0x555556586a80 .part L_0x5555565898a0, 12, 1;
L_0x555556587790 .part v0x5555563e4790_0, 14, 1;
L_0x555556587160 .part v0x5555563e49a0_0, 14, 1;
L_0x555556587e40 .part L_0x5555565898a0, 13, 1;
L_0x555556588470 .part v0x5555563e4790_0, 15, 1;
L_0x5555565885a0 .part v0x5555563e49a0_0, 15, 1;
L_0x555556587f70 .part L_0x5555565898a0, 14, 1;
L_0x555556588cf0 .part v0x5555563e4790_0, 16, 1;
L_0x5555565886d0 .part v0x5555563e49a0_0, 16, 1;
L_0x555556588fb0 .part L_0x5555565898a0, 15, 1;
LS_0x555556588e20_0_0 .concat8 [ 1 1 1 1], L_0x55555657fdc0, L_0x555556580190, L_0x555556580af0, L_0x555556581510;
LS_0x555556588e20_0_4 .concat8 [ 1 1 1 1], L_0x555556581d50, L_0x555556582600, L_0x555556582eb0, L_0x555556583750;
LS_0x555556588e20_0_8 .concat8 [ 1 1 1 1], L_0x555556583eb0, L_0x5555565847c0, L_0x555556584fa0, L_0x5555565855c0;
LS_0x555556588e20_0_12 .concat8 [ 1 1 1 1], L_0x5555565861f0, L_0x555556586790, L_0x555556587320, L_0x555556587b40;
LS_0x555556588e20_0_16 .concat8 [ 1 0 0 0], L_0x5555565888c0;
LS_0x555556588e20_1_0 .concat8 [ 4 4 4 4], LS_0x555556588e20_0_0, LS_0x555556588e20_0_4, LS_0x555556588e20_0_8, LS_0x555556588e20_0_12;
LS_0x555556588e20_1_4 .concat8 [ 1 0 0 0], LS_0x555556588e20_0_16;
L_0x555556588e20 .concat8 [ 16 1 0 0], LS_0x555556588e20_1_0, LS_0x555556588e20_1_4;
LS_0x5555565898a0_0_0 .concat8 [ 1 1 1 1], L_0x55555657fe30, L_0x5555565805e0, L_0x555556580e50, L_0x5555565817e0;
LS_0x5555565898a0_0_4 .concat8 [ 1 1 1 1], L_0x555556582060, L_0x555556582910, L_0x555556583210, L_0x555556583ab0;
LS_0x5555565898a0_0_8 .concat8 [ 1 1 1 1], L_0x555556584210, L_0x555556584ad0, L_0x555556585310, L_0x555556585bc0;
LS_0x5555565898a0_0_12 .concat8 [ 1 1 1 1], L_0x555556586550, L_0x555556586df0, L_0x555556587680, L_0x555556588360;
LS_0x5555565898a0_0_16 .concat8 [ 1 0 0 0], L_0x555556588be0;
LS_0x5555565898a0_1_0 .concat8 [ 4 4 4 4], LS_0x5555565898a0_0_0, LS_0x5555565898a0_0_4, LS_0x5555565898a0_0_8, LS_0x5555565898a0_0_12;
LS_0x5555565898a0_1_4 .concat8 [ 1 0 0 0], LS_0x5555565898a0_0_16;
L_0x5555565898a0 .concat8 [ 16 1 0 0], LS_0x5555565898a0_1_0, LS_0x5555565898a0_1_4;
L_0x5555565892f0 .part L_0x5555565898a0, 16, 1;
S_0x5555563d23f0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563d2610 .param/l "i" 0 16 14, +C4<00>;
S_0x5555563d26f0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555563d23f0;
 .timescale -12 -12;
S_0x5555563d28d0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555563d26f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555657fdc0 .functor XOR 1, L_0x55555657ff40, L_0x555556580030, C4<0>, C4<0>;
L_0x55555657fe30 .functor AND 1, L_0x55555657ff40, L_0x555556580030, C4<1>, C4<1>;
v0x5555563d2b70_0 .net "c", 0 0, L_0x55555657fe30;  1 drivers
v0x5555563d2c50_0 .net "s", 0 0, L_0x55555657fdc0;  1 drivers
v0x5555563d2d10_0 .net "x", 0 0, L_0x55555657ff40;  1 drivers
v0x5555563d2de0_0 .net "y", 0 0, L_0x555556580030;  1 drivers
S_0x5555563d2f50 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563d3170 .param/l "i" 0 16 14, +C4<01>;
S_0x5555563d3230 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563d2f50;
 .timescale -12 -12;
S_0x5555563d3410 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563d3230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556580120 .functor XOR 1, L_0x5555565806f0, L_0x555556580820, C4<0>, C4<0>;
L_0x555556580190 .functor XOR 1, L_0x555556580120, L_0x555556580950, C4<0>, C4<0>;
L_0x555556580250 .functor AND 1, L_0x555556580820, L_0x555556580950, C4<1>, C4<1>;
L_0x555556580360 .functor AND 1, L_0x5555565806f0, L_0x555556580820, C4<1>, C4<1>;
L_0x555556580420 .functor OR 1, L_0x555556580250, L_0x555556580360, C4<0>, C4<0>;
L_0x555556580530 .functor AND 1, L_0x5555565806f0, L_0x555556580950, C4<1>, C4<1>;
L_0x5555565805e0 .functor OR 1, L_0x555556580420, L_0x555556580530, C4<0>, C4<0>;
v0x5555563d3690_0 .net *"_ivl_0", 0 0, L_0x555556580120;  1 drivers
v0x5555563d3790_0 .net *"_ivl_10", 0 0, L_0x555556580530;  1 drivers
v0x5555563d3870_0 .net *"_ivl_4", 0 0, L_0x555556580250;  1 drivers
v0x5555563d3960_0 .net *"_ivl_6", 0 0, L_0x555556580360;  1 drivers
v0x5555563d3a40_0 .net *"_ivl_8", 0 0, L_0x555556580420;  1 drivers
v0x5555563d3b70_0 .net "c_in", 0 0, L_0x555556580950;  1 drivers
v0x5555563d3c30_0 .net "c_out", 0 0, L_0x5555565805e0;  1 drivers
v0x5555563d3cf0_0 .net "s", 0 0, L_0x555556580190;  1 drivers
v0x5555563d3db0_0 .net "x", 0 0, L_0x5555565806f0;  1 drivers
v0x5555563d3e70_0 .net "y", 0 0, L_0x555556580820;  1 drivers
S_0x5555563d3fd0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563d4180 .param/l "i" 0 16 14, +C4<010>;
S_0x5555563d4240 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563d3fd0;
 .timescale -12 -12;
S_0x5555563d4420 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563d4240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556580a80 .functor XOR 1, L_0x555556580f60, L_0x555556581160, C4<0>, C4<0>;
L_0x555556580af0 .functor XOR 1, L_0x555556580a80, L_0x555556581320, C4<0>, C4<0>;
L_0x555556580b60 .functor AND 1, L_0x555556581160, L_0x555556581320, C4<1>, C4<1>;
L_0x555556580bd0 .functor AND 1, L_0x555556580f60, L_0x555556581160, C4<1>, C4<1>;
L_0x555556580c90 .functor OR 1, L_0x555556580b60, L_0x555556580bd0, C4<0>, C4<0>;
L_0x555556580da0 .functor AND 1, L_0x555556580f60, L_0x555556581320, C4<1>, C4<1>;
L_0x555556580e50 .functor OR 1, L_0x555556580c90, L_0x555556580da0, C4<0>, C4<0>;
v0x5555563d46d0_0 .net *"_ivl_0", 0 0, L_0x555556580a80;  1 drivers
v0x5555563d47d0_0 .net *"_ivl_10", 0 0, L_0x555556580da0;  1 drivers
v0x5555563d48b0_0 .net *"_ivl_4", 0 0, L_0x555556580b60;  1 drivers
v0x5555563d49a0_0 .net *"_ivl_6", 0 0, L_0x555556580bd0;  1 drivers
v0x5555563d4a80_0 .net *"_ivl_8", 0 0, L_0x555556580c90;  1 drivers
v0x5555563d4bb0_0 .net "c_in", 0 0, L_0x555556581320;  1 drivers
v0x5555563d4c70_0 .net "c_out", 0 0, L_0x555556580e50;  1 drivers
v0x5555563d4d30_0 .net "s", 0 0, L_0x555556580af0;  1 drivers
v0x5555563d4df0_0 .net "x", 0 0, L_0x555556580f60;  1 drivers
v0x5555563d4f40_0 .net "y", 0 0, L_0x555556581160;  1 drivers
S_0x5555563d50a0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563d5250 .param/l "i" 0 16 14, +C4<011>;
S_0x5555563d5330 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563d50a0;
 .timescale -12 -12;
S_0x5555563d5510 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563d5330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565814a0 .functor XOR 1, L_0x5555565818f0, L_0x555556581a20, C4<0>, C4<0>;
L_0x555556581510 .functor XOR 1, L_0x5555565814a0, L_0x555556581bb0, C4<0>, C4<0>;
L_0x555556581580 .functor AND 1, L_0x555556581a20, L_0x555556581bb0, C4<1>, C4<1>;
L_0x5555565815f0 .functor AND 1, L_0x5555565818f0, L_0x555556581a20, C4<1>, C4<1>;
L_0x555556581660 .functor OR 1, L_0x555556581580, L_0x5555565815f0, C4<0>, C4<0>;
L_0x555556581770 .functor AND 1, L_0x5555565818f0, L_0x555556581bb0, C4<1>, C4<1>;
L_0x5555565817e0 .functor OR 1, L_0x555556581660, L_0x555556581770, C4<0>, C4<0>;
v0x5555563d5790_0 .net *"_ivl_0", 0 0, L_0x5555565814a0;  1 drivers
v0x5555563d5890_0 .net *"_ivl_10", 0 0, L_0x555556581770;  1 drivers
v0x5555563d5970_0 .net *"_ivl_4", 0 0, L_0x555556581580;  1 drivers
v0x5555563d5a60_0 .net *"_ivl_6", 0 0, L_0x5555565815f0;  1 drivers
v0x5555563d5b40_0 .net *"_ivl_8", 0 0, L_0x555556581660;  1 drivers
v0x5555563d5c70_0 .net "c_in", 0 0, L_0x555556581bb0;  1 drivers
v0x5555563d5d30_0 .net "c_out", 0 0, L_0x5555565817e0;  1 drivers
v0x5555563d5df0_0 .net "s", 0 0, L_0x555556581510;  1 drivers
v0x5555563d5eb0_0 .net "x", 0 0, L_0x5555565818f0;  1 drivers
v0x5555563d6000_0 .net "y", 0 0, L_0x555556581a20;  1 drivers
S_0x5555563d6160 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563d6360 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555563d6440 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563d6160;
 .timescale -12 -12;
S_0x5555563d6620 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563d6440;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556581ce0 .functor XOR 1, L_0x555556582170, L_0x555556582310, C4<0>, C4<0>;
L_0x555556581d50 .functor XOR 1, L_0x555556581ce0, L_0x555556582440, C4<0>, C4<0>;
L_0x555556581dc0 .functor AND 1, L_0x555556582310, L_0x555556582440, C4<1>, C4<1>;
L_0x555556581e30 .functor AND 1, L_0x555556582170, L_0x555556582310, C4<1>, C4<1>;
L_0x555556581ea0 .functor OR 1, L_0x555556581dc0, L_0x555556581e30, C4<0>, C4<0>;
L_0x555556581fb0 .functor AND 1, L_0x555556582170, L_0x555556582440, C4<1>, C4<1>;
L_0x555556582060 .functor OR 1, L_0x555556581ea0, L_0x555556581fb0, C4<0>, C4<0>;
v0x5555563d68a0_0 .net *"_ivl_0", 0 0, L_0x555556581ce0;  1 drivers
v0x5555563d69a0_0 .net *"_ivl_10", 0 0, L_0x555556581fb0;  1 drivers
v0x5555563d6a80_0 .net *"_ivl_4", 0 0, L_0x555556581dc0;  1 drivers
v0x5555563d6b40_0 .net *"_ivl_6", 0 0, L_0x555556581e30;  1 drivers
v0x5555563d6c20_0 .net *"_ivl_8", 0 0, L_0x555556581ea0;  1 drivers
v0x5555563d6d50_0 .net "c_in", 0 0, L_0x555556582440;  1 drivers
v0x5555563d6e10_0 .net "c_out", 0 0, L_0x555556582060;  1 drivers
v0x5555563d6ed0_0 .net "s", 0 0, L_0x555556581d50;  1 drivers
v0x5555563d6f90_0 .net "x", 0 0, L_0x555556582170;  1 drivers
v0x5555563d70e0_0 .net "y", 0 0, L_0x555556582310;  1 drivers
S_0x5555563d7240 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563d73f0 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555563d74d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563d7240;
 .timescale -12 -12;
S_0x5555563d76b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563d74d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565822a0 .functor XOR 1, L_0x555556582a20, L_0x555556582b50, C4<0>, C4<0>;
L_0x555556582600 .functor XOR 1, L_0x5555565822a0, L_0x555556582d10, C4<0>, C4<0>;
L_0x555556582670 .functor AND 1, L_0x555556582b50, L_0x555556582d10, C4<1>, C4<1>;
L_0x5555565826e0 .functor AND 1, L_0x555556582a20, L_0x555556582b50, C4<1>, C4<1>;
L_0x555556582750 .functor OR 1, L_0x555556582670, L_0x5555565826e0, C4<0>, C4<0>;
L_0x555556582860 .functor AND 1, L_0x555556582a20, L_0x555556582d10, C4<1>, C4<1>;
L_0x555556582910 .functor OR 1, L_0x555556582750, L_0x555556582860, C4<0>, C4<0>;
v0x5555563d7930_0 .net *"_ivl_0", 0 0, L_0x5555565822a0;  1 drivers
v0x5555563d7a30_0 .net *"_ivl_10", 0 0, L_0x555556582860;  1 drivers
v0x5555563d7b10_0 .net *"_ivl_4", 0 0, L_0x555556582670;  1 drivers
v0x5555563d7c00_0 .net *"_ivl_6", 0 0, L_0x5555565826e0;  1 drivers
v0x5555563d7ce0_0 .net *"_ivl_8", 0 0, L_0x555556582750;  1 drivers
v0x5555563d7e10_0 .net "c_in", 0 0, L_0x555556582d10;  1 drivers
v0x5555563d7ed0_0 .net "c_out", 0 0, L_0x555556582910;  1 drivers
v0x5555563d7f90_0 .net "s", 0 0, L_0x555556582600;  1 drivers
v0x5555563d8050_0 .net "x", 0 0, L_0x555556582a20;  1 drivers
v0x5555563d81a0_0 .net "y", 0 0, L_0x555556582b50;  1 drivers
S_0x5555563d8300 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563d84b0 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555563d8590 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563d8300;
 .timescale -12 -12;
S_0x5555563d8770 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563d8590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556582e40 .functor XOR 1, L_0x555556583320, L_0x5555565834f0, C4<0>, C4<0>;
L_0x555556582eb0 .functor XOR 1, L_0x555556582e40, L_0x555556583590, C4<0>, C4<0>;
L_0x555556582f20 .functor AND 1, L_0x5555565834f0, L_0x555556583590, C4<1>, C4<1>;
L_0x555556582f90 .functor AND 1, L_0x555556583320, L_0x5555565834f0, C4<1>, C4<1>;
L_0x555556583050 .functor OR 1, L_0x555556582f20, L_0x555556582f90, C4<0>, C4<0>;
L_0x555556583160 .functor AND 1, L_0x555556583320, L_0x555556583590, C4<1>, C4<1>;
L_0x555556583210 .functor OR 1, L_0x555556583050, L_0x555556583160, C4<0>, C4<0>;
v0x5555563d89f0_0 .net *"_ivl_0", 0 0, L_0x555556582e40;  1 drivers
v0x5555563d8af0_0 .net *"_ivl_10", 0 0, L_0x555556583160;  1 drivers
v0x5555563d8bd0_0 .net *"_ivl_4", 0 0, L_0x555556582f20;  1 drivers
v0x5555563d8cc0_0 .net *"_ivl_6", 0 0, L_0x555556582f90;  1 drivers
v0x5555563d8da0_0 .net *"_ivl_8", 0 0, L_0x555556583050;  1 drivers
v0x5555563d8ed0_0 .net "c_in", 0 0, L_0x555556583590;  1 drivers
v0x5555563d8f90_0 .net "c_out", 0 0, L_0x555556583210;  1 drivers
v0x5555563d9050_0 .net "s", 0 0, L_0x555556582eb0;  1 drivers
v0x5555563d9110_0 .net "x", 0 0, L_0x555556583320;  1 drivers
v0x5555563d9260_0 .net "y", 0 0, L_0x5555565834f0;  1 drivers
S_0x5555563d93c0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563d9570 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555563d9650 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563d93c0;
 .timescale -12 -12;
S_0x5555563d9830 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563d9650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565836e0 .functor XOR 1, L_0x555556583450, L_0x555556583bc0, C4<0>, C4<0>;
L_0x555556583750 .functor XOR 1, L_0x5555565836e0, L_0x555556583630, C4<0>, C4<0>;
L_0x5555565837c0 .functor AND 1, L_0x555556583bc0, L_0x555556583630, C4<1>, C4<1>;
L_0x555556583830 .functor AND 1, L_0x555556583450, L_0x555556583bc0, C4<1>, C4<1>;
L_0x5555565838f0 .functor OR 1, L_0x5555565837c0, L_0x555556583830, C4<0>, C4<0>;
L_0x555556583a00 .functor AND 1, L_0x555556583450, L_0x555556583630, C4<1>, C4<1>;
L_0x555556583ab0 .functor OR 1, L_0x5555565838f0, L_0x555556583a00, C4<0>, C4<0>;
v0x5555563d9ab0_0 .net *"_ivl_0", 0 0, L_0x5555565836e0;  1 drivers
v0x5555563d9bb0_0 .net *"_ivl_10", 0 0, L_0x555556583a00;  1 drivers
v0x5555563d9c90_0 .net *"_ivl_4", 0 0, L_0x5555565837c0;  1 drivers
v0x5555563d9d80_0 .net *"_ivl_6", 0 0, L_0x555556583830;  1 drivers
v0x5555563d9e60_0 .net *"_ivl_8", 0 0, L_0x5555565838f0;  1 drivers
v0x5555563d9f90_0 .net "c_in", 0 0, L_0x555556583630;  1 drivers
v0x5555563da050_0 .net "c_out", 0 0, L_0x555556583ab0;  1 drivers
v0x5555563da110_0 .net "s", 0 0, L_0x555556583750;  1 drivers
v0x5555563da1d0_0 .net "x", 0 0, L_0x555556583450;  1 drivers
v0x5555563da320_0 .net "y", 0 0, L_0x555556583bc0;  1 drivers
S_0x5555563da480 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563d6310 .param/l "i" 0 16 14, +C4<01000>;
S_0x5555563da750 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563da480;
 .timescale -12 -12;
S_0x5555563da930 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563da750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556583e40 .functor XOR 1, L_0x555556584320, L_0x555556583cf0, C4<0>, C4<0>;
L_0x555556583eb0 .functor XOR 1, L_0x555556583e40, L_0x5555565845b0, C4<0>, C4<0>;
L_0x555556583f20 .functor AND 1, L_0x555556583cf0, L_0x5555565845b0, C4<1>, C4<1>;
L_0x555556583f90 .functor AND 1, L_0x555556584320, L_0x555556583cf0, C4<1>, C4<1>;
L_0x555556584050 .functor OR 1, L_0x555556583f20, L_0x555556583f90, C4<0>, C4<0>;
L_0x555556584160 .functor AND 1, L_0x555556584320, L_0x5555565845b0, C4<1>, C4<1>;
L_0x555556584210 .functor OR 1, L_0x555556584050, L_0x555556584160, C4<0>, C4<0>;
v0x5555563dabb0_0 .net *"_ivl_0", 0 0, L_0x555556583e40;  1 drivers
v0x5555563dacb0_0 .net *"_ivl_10", 0 0, L_0x555556584160;  1 drivers
v0x5555563dad90_0 .net *"_ivl_4", 0 0, L_0x555556583f20;  1 drivers
v0x5555563dae80_0 .net *"_ivl_6", 0 0, L_0x555556583f90;  1 drivers
v0x5555563daf60_0 .net *"_ivl_8", 0 0, L_0x555556584050;  1 drivers
v0x5555563db090_0 .net "c_in", 0 0, L_0x5555565845b0;  1 drivers
v0x5555563db150_0 .net "c_out", 0 0, L_0x555556584210;  1 drivers
v0x5555563db210_0 .net "s", 0 0, L_0x555556583eb0;  1 drivers
v0x5555563db2d0_0 .net "x", 0 0, L_0x555556584320;  1 drivers
v0x5555563db420_0 .net "y", 0 0, L_0x555556583cf0;  1 drivers
S_0x5555563db580 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563db730 .param/l "i" 0 16 14, +C4<01001>;
S_0x5555563db810 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563db580;
 .timescale -12 -12;
S_0x5555563db9f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563db810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556584450 .functor XOR 1, L_0x555556584be0, L_0x555556584c80, C4<0>, C4<0>;
L_0x5555565847c0 .functor XOR 1, L_0x555556584450, L_0x5555565846e0, C4<0>, C4<0>;
L_0x555556584830 .functor AND 1, L_0x555556584c80, L_0x5555565846e0, C4<1>, C4<1>;
L_0x5555565848a0 .functor AND 1, L_0x555556584be0, L_0x555556584c80, C4<1>, C4<1>;
L_0x555556584910 .functor OR 1, L_0x555556584830, L_0x5555565848a0, C4<0>, C4<0>;
L_0x555556584a20 .functor AND 1, L_0x555556584be0, L_0x5555565846e0, C4<1>, C4<1>;
L_0x555556584ad0 .functor OR 1, L_0x555556584910, L_0x555556584a20, C4<0>, C4<0>;
v0x5555563dbc70_0 .net *"_ivl_0", 0 0, L_0x555556584450;  1 drivers
v0x5555563dbd70_0 .net *"_ivl_10", 0 0, L_0x555556584a20;  1 drivers
v0x5555563dbe50_0 .net *"_ivl_4", 0 0, L_0x555556584830;  1 drivers
v0x5555563dbf40_0 .net *"_ivl_6", 0 0, L_0x5555565848a0;  1 drivers
v0x5555563dc020_0 .net *"_ivl_8", 0 0, L_0x555556584910;  1 drivers
v0x5555563dc150_0 .net "c_in", 0 0, L_0x5555565846e0;  1 drivers
v0x5555563dc210_0 .net "c_out", 0 0, L_0x555556584ad0;  1 drivers
v0x5555563dc2d0_0 .net "s", 0 0, L_0x5555565847c0;  1 drivers
v0x5555563dc390_0 .net "x", 0 0, L_0x555556584be0;  1 drivers
v0x5555563dc4e0_0 .net "y", 0 0, L_0x555556584c80;  1 drivers
S_0x5555563dc640 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563dc7f0 .param/l "i" 0 16 14, +C4<01010>;
S_0x5555563dc8d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563dc640;
 .timescale -12 -12;
S_0x5555563dcab0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563dc8d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556584f30 .functor XOR 1, L_0x555556585420, L_0x555556584db0, C4<0>, C4<0>;
L_0x555556584fa0 .functor XOR 1, L_0x555556584f30, L_0x5555565856e0, C4<0>, C4<0>;
L_0x555556585010 .functor AND 1, L_0x555556584db0, L_0x5555565856e0, C4<1>, C4<1>;
L_0x5555565850d0 .functor AND 1, L_0x555556585420, L_0x555556584db0, C4<1>, C4<1>;
L_0x555556585190 .functor OR 1, L_0x555556585010, L_0x5555565850d0, C4<0>, C4<0>;
L_0x5555565852a0 .functor AND 1, L_0x555556585420, L_0x5555565856e0, C4<1>, C4<1>;
L_0x555556585310 .functor OR 1, L_0x555556585190, L_0x5555565852a0, C4<0>, C4<0>;
v0x5555563dcd30_0 .net *"_ivl_0", 0 0, L_0x555556584f30;  1 drivers
v0x5555563dce30_0 .net *"_ivl_10", 0 0, L_0x5555565852a0;  1 drivers
v0x5555563dcf10_0 .net *"_ivl_4", 0 0, L_0x555556585010;  1 drivers
v0x5555563dd000_0 .net *"_ivl_6", 0 0, L_0x5555565850d0;  1 drivers
v0x5555563dd0e0_0 .net *"_ivl_8", 0 0, L_0x555556585190;  1 drivers
v0x5555563dd210_0 .net "c_in", 0 0, L_0x5555565856e0;  1 drivers
v0x5555563dd2d0_0 .net "c_out", 0 0, L_0x555556585310;  1 drivers
v0x5555563dd390_0 .net "s", 0 0, L_0x555556584fa0;  1 drivers
v0x5555563dd450_0 .net "x", 0 0, L_0x555556585420;  1 drivers
v0x5555563dd5a0_0 .net "y", 0 0, L_0x555556584db0;  1 drivers
S_0x5555563dd700 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563dd8b0 .param/l "i" 0 16 14, +C4<01011>;
S_0x5555563dd990 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563dd700;
 .timescale -12 -12;
S_0x5555563ddb70 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563dd990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556585550 .functor XOR 1, L_0x555556585cd0, L_0x555556585e00, C4<0>, C4<0>;
L_0x5555565855c0 .functor XOR 1, L_0x555556585550, L_0x555556586050, C4<0>, C4<0>;
L_0x555556585920 .functor AND 1, L_0x555556585e00, L_0x555556586050, C4<1>, C4<1>;
L_0x555556585990 .functor AND 1, L_0x555556585cd0, L_0x555556585e00, C4<1>, C4<1>;
L_0x555556585a00 .functor OR 1, L_0x555556585920, L_0x555556585990, C4<0>, C4<0>;
L_0x555556585b10 .functor AND 1, L_0x555556585cd0, L_0x555556586050, C4<1>, C4<1>;
L_0x555556585bc0 .functor OR 1, L_0x555556585a00, L_0x555556585b10, C4<0>, C4<0>;
v0x5555563dddf0_0 .net *"_ivl_0", 0 0, L_0x555556585550;  1 drivers
v0x5555563ddef0_0 .net *"_ivl_10", 0 0, L_0x555556585b10;  1 drivers
v0x5555563ddfd0_0 .net *"_ivl_4", 0 0, L_0x555556585920;  1 drivers
v0x5555563de0c0_0 .net *"_ivl_6", 0 0, L_0x555556585990;  1 drivers
v0x5555563de1a0_0 .net *"_ivl_8", 0 0, L_0x555556585a00;  1 drivers
v0x5555563de2d0_0 .net "c_in", 0 0, L_0x555556586050;  1 drivers
v0x5555563de390_0 .net "c_out", 0 0, L_0x555556585bc0;  1 drivers
v0x5555563de450_0 .net "s", 0 0, L_0x5555565855c0;  1 drivers
v0x5555563de510_0 .net "x", 0 0, L_0x555556585cd0;  1 drivers
v0x5555563de660_0 .net "y", 0 0, L_0x555556585e00;  1 drivers
S_0x5555563de7c0 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563de970 .param/l "i" 0 16 14, +C4<01100>;
S_0x5555563dea50 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563de7c0;
 .timescale -12 -12;
S_0x5555563dec30 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563dea50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556586180 .functor XOR 1, L_0x555556586660, L_0x555556585f30, C4<0>, C4<0>;
L_0x5555565861f0 .functor XOR 1, L_0x555556586180, L_0x555556586950, C4<0>, C4<0>;
L_0x555556586260 .functor AND 1, L_0x555556585f30, L_0x555556586950, C4<1>, C4<1>;
L_0x5555565862d0 .functor AND 1, L_0x555556586660, L_0x555556585f30, C4<1>, C4<1>;
L_0x555556586390 .functor OR 1, L_0x555556586260, L_0x5555565862d0, C4<0>, C4<0>;
L_0x5555565864a0 .functor AND 1, L_0x555556586660, L_0x555556586950, C4<1>, C4<1>;
L_0x555556586550 .functor OR 1, L_0x555556586390, L_0x5555565864a0, C4<0>, C4<0>;
v0x5555563deeb0_0 .net *"_ivl_0", 0 0, L_0x555556586180;  1 drivers
v0x5555563defb0_0 .net *"_ivl_10", 0 0, L_0x5555565864a0;  1 drivers
v0x5555563df090_0 .net *"_ivl_4", 0 0, L_0x555556586260;  1 drivers
v0x5555563df180_0 .net *"_ivl_6", 0 0, L_0x5555565862d0;  1 drivers
v0x5555563df260_0 .net *"_ivl_8", 0 0, L_0x555556586390;  1 drivers
v0x5555563df390_0 .net "c_in", 0 0, L_0x555556586950;  1 drivers
v0x5555563df450_0 .net "c_out", 0 0, L_0x555556586550;  1 drivers
v0x5555563df510_0 .net "s", 0 0, L_0x5555565861f0;  1 drivers
v0x5555563df5d0_0 .net "x", 0 0, L_0x555556586660;  1 drivers
v0x5555563df720_0 .net "y", 0 0, L_0x555556585f30;  1 drivers
S_0x5555563df880 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563dfa30 .param/l "i" 0 16 14, +C4<01101>;
S_0x5555563dfb10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563df880;
 .timescale -12 -12;
S_0x5555563dfcf0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563dfb10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556585fd0 .functor XOR 1, L_0x555556586f00, L_0x555556587030, C4<0>, C4<0>;
L_0x555556586790 .functor XOR 1, L_0x555556585fd0, L_0x555556586a80, C4<0>, C4<0>;
L_0x555556586800 .functor AND 1, L_0x555556587030, L_0x555556586a80, C4<1>, C4<1>;
L_0x555556586bc0 .functor AND 1, L_0x555556586f00, L_0x555556587030, C4<1>, C4<1>;
L_0x555556586c30 .functor OR 1, L_0x555556586800, L_0x555556586bc0, C4<0>, C4<0>;
L_0x555556586d40 .functor AND 1, L_0x555556586f00, L_0x555556586a80, C4<1>, C4<1>;
L_0x555556586df0 .functor OR 1, L_0x555556586c30, L_0x555556586d40, C4<0>, C4<0>;
v0x5555563dff70_0 .net *"_ivl_0", 0 0, L_0x555556585fd0;  1 drivers
v0x5555563e0070_0 .net *"_ivl_10", 0 0, L_0x555556586d40;  1 drivers
v0x5555563e0150_0 .net *"_ivl_4", 0 0, L_0x555556586800;  1 drivers
v0x5555563e0240_0 .net *"_ivl_6", 0 0, L_0x555556586bc0;  1 drivers
v0x5555563e0320_0 .net *"_ivl_8", 0 0, L_0x555556586c30;  1 drivers
v0x5555563e0450_0 .net "c_in", 0 0, L_0x555556586a80;  1 drivers
v0x5555563e0510_0 .net "c_out", 0 0, L_0x555556586df0;  1 drivers
v0x5555563e05d0_0 .net "s", 0 0, L_0x555556586790;  1 drivers
v0x5555563e0690_0 .net "x", 0 0, L_0x555556586f00;  1 drivers
v0x5555563e07e0_0 .net "y", 0 0, L_0x555556587030;  1 drivers
S_0x5555563e0940 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563e0af0 .param/l "i" 0 16 14, +C4<01110>;
S_0x5555563e0bd0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563e0940;
 .timescale -12 -12;
S_0x5555563e0db0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563e0bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565872b0 .functor XOR 1, L_0x555556587790, L_0x555556587160, C4<0>, C4<0>;
L_0x555556587320 .functor XOR 1, L_0x5555565872b0, L_0x555556587e40, C4<0>, C4<0>;
L_0x555556587390 .functor AND 1, L_0x555556587160, L_0x555556587e40, C4<1>, C4<1>;
L_0x555556587400 .functor AND 1, L_0x555556587790, L_0x555556587160, C4<1>, C4<1>;
L_0x5555565874c0 .functor OR 1, L_0x555556587390, L_0x555556587400, C4<0>, C4<0>;
L_0x5555565875d0 .functor AND 1, L_0x555556587790, L_0x555556587e40, C4<1>, C4<1>;
L_0x555556587680 .functor OR 1, L_0x5555565874c0, L_0x5555565875d0, C4<0>, C4<0>;
v0x5555563e1030_0 .net *"_ivl_0", 0 0, L_0x5555565872b0;  1 drivers
v0x5555563e1130_0 .net *"_ivl_10", 0 0, L_0x5555565875d0;  1 drivers
v0x5555563e1210_0 .net *"_ivl_4", 0 0, L_0x555556587390;  1 drivers
v0x5555563e1300_0 .net *"_ivl_6", 0 0, L_0x555556587400;  1 drivers
v0x5555563e13e0_0 .net *"_ivl_8", 0 0, L_0x5555565874c0;  1 drivers
v0x5555563e1510_0 .net "c_in", 0 0, L_0x555556587e40;  1 drivers
v0x5555563e15d0_0 .net "c_out", 0 0, L_0x555556587680;  1 drivers
v0x5555563e1690_0 .net "s", 0 0, L_0x555556587320;  1 drivers
v0x5555563e1750_0 .net "x", 0 0, L_0x555556587790;  1 drivers
v0x5555563e18a0_0 .net "y", 0 0, L_0x555556587160;  1 drivers
S_0x5555563e1a00 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563e1bb0 .param/l "i" 0 16 14, +C4<01111>;
S_0x5555563e1c90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563e1a00;
 .timescale -12 -12;
S_0x5555563e1e70 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563e1c90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556587ad0 .functor XOR 1, L_0x555556588470, L_0x5555565885a0, C4<0>, C4<0>;
L_0x555556587b40 .functor XOR 1, L_0x555556587ad0, L_0x555556587f70, C4<0>, C4<0>;
L_0x555556587bb0 .functor AND 1, L_0x5555565885a0, L_0x555556587f70, C4<1>, C4<1>;
L_0x5555565880e0 .functor AND 1, L_0x555556588470, L_0x5555565885a0, C4<1>, C4<1>;
L_0x5555565881a0 .functor OR 1, L_0x555556587bb0, L_0x5555565880e0, C4<0>, C4<0>;
L_0x5555565882b0 .functor AND 1, L_0x555556588470, L_0x555556587f70, C4<1>, C4<1>;
L_0x555556588360 .functor OR 1, L_0x5555565881a0, L_0x5555565882b0, C4<0>, C4<0>;
v0x5555563e20f0_0 .net *"_ivl_0", 0 0, L_0x555556587ad0;  1 drivers
v0x5555563e21f0_0 .net *"_ivl_10", 0 0, L_0x5555565882b0;  1 drivers
v0x5555563e22d0_0 .net *"_ivl_4", 0 0, L_0x555556587bb0;  1 drivers
v0x5555563e23c0_0 .net *"_ivl_6", 0 0, L_0x5555565880e0;  1 drivers
v0x5555563e24a0_0 .net *"_ivl_8", 0 0, L_0x5555565881a0;  1 drivers
v0x5555563e25d0_0 .net "c_in", 0 0, L_0x555556587f70;  1 drivers
v0x5555563e2690_0 .net "c_out", 0 0, L_0x555556588360;  1 drivers
v0x5555563e2750_0 .net "s", 0 0, L_0x555556587b40;  1 drivers
v0x5555563e2810_0 .net "x", 0 0, L_0x555556588470;  1 drivers
v0x5555563e2960_0 .net "y", 0 0, L_0x5555565885a0;  1 drivers
S_0x5555563e2ac0 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x5555563d2080;
 .timescale -12 -12;
P_0x5555563e2d80 .param/l "i" 0 16 14, +C4<010000>;
S_0x5555563e2e60 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563e2ac0;
 .timescale -12 -12;
S_0x5555563e3040 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563e2e60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556588850 .functor XOR 1, L_0x555556588cf0, L_0x5555565886d0, C4<0>, C4<0>;
L_0x5555565888c0 .functor XOR 1, L_0x555556588850, L_0x555556588fb0, C4<0>, C4<0>;
L_0x555556588930 .functor AND 1, L_0x5555565886d0, L_0x555556588fb0, C4<1>, C4<1>;
L_0x5555565889a0 .functor AND 1, L_0x555556588cf0, L_0x5555565886d0, C4<1>, C4<1>;
L_0x555556588a60 .functor OR 1, L_0x555556588930, L_0x5555565889a0, C4<0>, C4<0>;
L_0x555556588b70 .functor AND 1, L_0x555556588cf0, L_0x555556588fb0, C4<1>, C4<1>;
L_0x555556588be0 .functor OR 1, L_0x555556588a60, L_0x555556588b70, C4<0>, C4<0>;
v0x5555563e32c0_0 .net *"_ivl_0", 0 0, L_0x555556588850;  1 drivers
v0x5555563e33c0_0 .net *"_ivl_10", 0 0, L_0x555556588b70;  1 drivers
v0x5555563e34a0_0 .net *"_ivl_4", 0 0, L_0x555556588930;  1 drivers
v0x5555563e3590_0 .net *"_ivl_6", 0 0, L_0x5555565889a0;  1 drivers
v0x5555563e3670_0 .net *"_ivl_8", 0 0, L_0x555556588a60;  1 drivers
v0x5555563e37a0_0 .net "c_in", 0 0, L_0x555556588fb0;  1 drivers
v0x5555563e3860_0 .net "c_out", 0 0, L_0x555556588be0;  1 drivers
v0x5555563e3920_0 .net "s", 0 0, L_0x5555565888c0;  1 drivers
v0x5555563e39e0_0 .net "x", 0 0, L_0x555556588cf0;  1 drivers
v0x5555563e3aa0_0 .net "y", 0 0, L_0x5555565886d0;  1 drivers
S_0x5555563e4d80 .scope module, "multiplier_R" "multiplier_8_9Bit" 17 57, 18 2 0, S_0x5555563bb460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x5555563e4f60 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x5555563e4fa0 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x5555563f7230_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555563f72f0_0 .var "count", 4 0;
v0x5555563f73d0_0 .var "data_valid", 0 0;
v0x5555563f7470_0 .net "in_0", 7 0, L_0x555556594760;  alias, 1 drivers
v0x5555563f7550_0 .net "in_1", 8 0, L_0x5555565aa2f0;  alias, 1 drivers
v0x5555563f7680_0 .var "input_0_exp", 16 0;
v0x5555563f7760_0 .var "o_busy", 0 0;
v0x5555563f7820_0 .var "out", 16 0;
v0x5555563f7900_0 .var "p", 16 0;
v0x5555563f7a70_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x5555563f7b10_0 .var "t", 16 0;
v0x5555563f7bf0_0 .net "w_o", 16 0, L_0x55555657eb00;  1 drivers
v0x5555563f7cb0_0 .net "w_p", 16 0, v0x5555563f7900_0;  1 drivers
v0x5555563f7d80_0 .net "w_t", 16 0, v0x5555563f7b10_0;  1 drivers
S_0x5555563e51f0 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x5555563e4d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555563e53f0 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x5555563f6d70_0 .net "answer", 16 0, L_0x55555657eb00;  alias, 1 drivers
v0x5555563f6e70_0 .net "carry", 16 0, L_0x55555657f580;  1 drivers
v0x5555563f6f50_0 .net "carry_out", 0 0, L_0x55555657efd0;  1 drivers
v0x5555563f6ff0_0 .net "input1", 16 0, v0x5555563f7900_0;  alias, 1 drivers
v0x5555563f70d0_0 .net "input2", 16 0, v0x5555563f7b10_0;  alias, 1 drivers
L_0x555556575c80 .part v0x5555563f7900_0, 0, 1;
L_0x555556575d70 .part v0x5555563f7b10_0, 0, 1;
L_0x5555565763f0 .part v0x5555563f7900_0, 1, 1;
L_0x555556576490 .part v0x5555563f7b10_0, 1, 1;
L_0x5555565765c0 .part L_0x55555657f580, 0, 1;
L_0x555556576b90 .part v0x5555563f7900_0, 2, 1;
L_0x555556576d50 .part v0x5555563f7b10_0, 2, 1;
L_0x555556576f10 .part L_0x55555657f580, 1, 1;
L_0x5555565774e0 .part v0x5555563f7900_0, 3, 1;
L_0x555556577610 .part v0x5555563f7b10_0, 3, 1;
L_0x5555565777a0 .part L_0x55555657f580, 2, 1;
L_0x555556577d20 .part v0x5555563f7900_0, 4, 1;
L_0x555556577ec0 .part v0x5555563f7b10_0, 4, 1;
L_0x555556577ff0 .part L_0x55555657f580, 3, 1;
L_0x555556578610 .part v0x5555563f7900_0, 5, 1;
L_0x555556578740 .part v0x5555563f7b10_0, 5, 1;
L_0x555556578900 .part L_0x55555657f580, 4, 1;
L_0x555556578ed0 .part v0x5555563f7900_0, 6, 1;
L_0x5555565791b0 .part v0x5555563f7b10_0, 6, 1;
L_0x555556579360 .part L_0x55555657f580, 5, 1;
L_0x555556579110 .part v0x5555563f7900_0, 7, 1;
L_0x555556579950 .part v0x5555563f7b10_0, 7, 1;
L_0x555556579400 .part L_0x55555657f580, 6, 1;
L_0x55555657a070 .part v0x5555563f7900_0, 8, 1;
L_0x555556579a80 .part v0x5555563f7b10_0, 8, 1;
L_0x55555657a300 .part L_0x55555657f580, 7, 1;
L_0x55555657aa00 .part v0x5555563f7900_0, 9, 1;
L_0x55555657aaa0 .part v0x5555563f7b10_0, 9, 1;
L_0x55555657a540 .part L_0x55555657f580, 8, 1;
L_0x55555657b240 .part v0x5555563f7900_0, 10, 1;
L_0x55555657abd0 .part v0x5555563f7b10_0, 10, 1;
L_0x55555657b500 .part L_0x55555657f580, 9, 1;
L_0x55555657bab0 .part v0x5555563f7900_0, 11, 1;
L_0x55555657bbe0 .part v0x5555563f7b10_0, 11, 1;
L_0x55555657be30 .part L_0x55555657f580, 10, 1;
L_0x55555657c400 .part v0x5555563f7900_0, 12, 1;
L_0x55555657bd10 .part v0x5555563f7b10_0, 12, 1;
L_0x55555657c6f0 .part L_0x55555657f580, 11, 1;
L_0x55555657cc60 .part v0x5555563f7900_0, 13, 1;
L_0x55555657cd90 .part v0x5555563f7b10_0, 13, 1;
L_0x55555657c820 .part L_0x55555657f580, 12, 1;
L_0x55555657d4b0 .part v0x5555563f7900_0, 14, 1;
L_0x55555657cec0 .part v0x5555563f7b10_0, 14, 1;
L_0x55555657db60 .part L_0x55555657f580, 13, 1;
L_0x55555657e150 .part v0x5555563f7900_0, 15, 1;
L_0x55555657e280 .part v0x5555563f7b10_0, 15, 1;
L_0x55555657dc90 .part L_0x55555657f580, 14, 1;
L_0x55555657e9d0 .part v0x5555563f7900_0, 16, 1;
L_0x55555657e3b0 .part v0x5555563f7b10_0, 16, 1;
L_0x55555657ec90 .part L_0x55555657f580, 15, 1;
LS_0x55555657eb00_0_0 .concat8 [ 1 1 1 1], L_0x555556575a50, L_0x555556575ed0, L_0x555556576760, L_0x555556577100;
LS_0x55555657eb00_0_4 .concat8 [ 1 1 1 1], L_0x555556577940, L_0x555556578230, L_0x555556578aa0, L_0x555556579520;
LS_0x55555657eb00_0_8 .concat8 [ 1 1 1 1], L_0x555556579c40, L_0x55555657a620, L_0x55555657adc0, L_0x55555657b3e0;
LS_0x55555657eb00_0_12 .concat8 [ 1 1 1 1], L_0x55555657bfd0, L_0x55555657c530, L_0x55555657d080, L_0x55555657d860;
LS_0x55555657eb00_0_16 .concat8 [ 1 0 0 0], L_0x55555657e5a0;
LS_0x55555657eb00_1_0 .concat8 [ 4 4 4 4], LS_0x55555657eb00_0_0, LS_0x55555657eb00_0_4, LS_0x55555657eb00_0_8, LS_0x55555657eb00_0_12;
LS_0x55555657eb00_1_4 .concat8 [ 1 0 0 0], LS_0x55555657eb00_0_16;
L_0x55555657eb00 .concat8 [ 16 1 0 0], LS_0x55555657eb00_1_0, LS_0x55555657eb00_1_4;
LS_0x55555657f580_0_0 .concat8 [ 1 1 1 1], L_0x555556575bc0, L_0x5555565762e0, L_0x555556576a80, L_0x5555565773d0;
LS_0x55555657f580_0_4 .concat8 [ 1 1 1 1], L_0x555556577c10, L_0x555556578500, L_0x555556578dc0, L_0x555556579840;
LS_0x55555657f580_0_8 .concat8 [ 1 1 1 1], L_0x555556579f60, L_0x55555657a8f0, L_0x55555657b130, L_0x55555657b9a0;
LS_0x55555657f580_0_12 .concat8 [ 1 1 1 1], L_0x55555657c2f0, L_0x55555657cb50, L_0x55555657d3a0, L_0x55555657e040;
LS_0x55555657f580_0_16 .concat8 [ 1 0 0 0], L_0x55555657e8c0;
LS_0x55555657f580_1_0 .concat8 [ 4 4 4 4], LS_0x55555657f580_0_0, LS_0x55555657f580_0_4, LS_0x55555657f580_0_8, LS_0x55555657f580_0_12;
LS_0x55555657f580_1_4 .concat8 [ 1 0 0 0], LS_0x55555657f580_0_16;
L_0x55555657f580 .concat8 [ 16 1 0 0], LS_0x55555657f580_1_0, LS_0x55555657f580_1_4;
L_0x55555657efd0 .part L_0x55555657f580, 16, 1;
S_0x5555563e5560 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563e5780 .param/l "i" 0 16 14, +C4<00>;
S_0x5555563e5860 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555563e5560;
 .timescale -12 -12;
S_0x5555563e5a40 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555563e5860;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x555556575a50 .functor XOR 1, L_0x555556575c80, L_0x555556575d70, C4<0>, C4<0>;
L_0x555556575bc0 .functor AND 1, L_0x555556575c80, L_0x555556575d70, C4<1>, C4<1>;
v0x5555563e5ce0_0 .net "c", 0 0, L_0x555556575bc0;  1 drivers
v0x5555563e5dc0_0 .net "s", 0 0, L_0x555556575a50;  1 drivers
v0x5555563e5e80_0 .net "x", 0 0, L_0x555556575c80;  1 drivers
v0x5555563e5f50_0 .net "y", 0 0, L_0x555556575d70;  1 drivers
S_0x5555563e60c0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563e62e0 .param/l "i" 0 16 14, +C4<01>;
S_0x5555563e63a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563e60c0;
 .timescale -12 -12;
S_0x5555563e6580 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563e63a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556575e60 .functor XOR 1, L_0x5555565763f0, L_0x555556576490, C4<0>, C4<0>;
L_0x555556575ed0 .functor XOR 1, L_0x555556575e60, L_0x5555565765c0, C4<0>, C4<0>;
L_0x555556575f90 .functor AND 1, L_0x555556576490, L_0x5555565765c0, C4<1>, C4<1>;
L_0x5555565760a0 .functor AND 1, L_0x5555565763f0, L_0x555556576490, C4<1>, C4<1>;
L_0x555556576160 .functor OR 1, L_0x555556575f90, L_0x5555565760a0, C4<0>, C4<0>;
L_0x555556576270 .functor AND 1, L_0x5555565763f0, L_0x5555565765c0, C4<1>, C4<1>;
L_0x5555565762e0 .functor OR 1, L_0x555556576160, L_0x555556576270, C4<0>, C4<0>;
v0x5555563e6800_0 .net *"_ivl_0", 0 0, L_0x555556575e60;  1 drivers
v0x5555563e6900_0 .net *"_ivl_10", 0 0, L_0x555556576270;  1 drivers
v0x5555563e69e0_0 .net *"_ivl_4", 0 0, L_0x555556575f90;  1 drivers
v0x5555563e6ad0_0 .net *"_ivl_6", 0 0, L_0x5555565760a0;  1 drivers
v0x5555563e6bb0_0 .net *"_ivl_8", 0 0, L_0x555556576160;  1 drivers
v0x5555563e6ce0_0 .net "c_in", 0 0, L_0x5555565765c0;  1 drivers
v0x5555563e6da0_0 .net "c_out", 0 0, L_0x5555565762e0;  1 drivers
v0x5555563e6e60_0 .net "s", 0 0, L_0x555556575ed0;  1 drivers
v0x5555563e6f20_0 .net "x", 0 0, L_0x5555565763f0;  1 drivers
v0x5555563e6fe0_0 .net "y", 0 0, L_0x555556576490;  1 drivers
S_0x5555563e7140 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563e72f0 .param/l "i" 0 16 14, +C4<010>;
S_0x5555563e73b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563e7140;
 .timescale -12 -12;
S_0x5555563e7590 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563e73b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565766f0 .functor XOR 1, L_0x555556576b90, L_0x555556576d50, C4<0>, C4<0>;
L_0x555556576760 .functor XOR 1, L_0x5555565766f0, L_0x555556576f10, C4<0>, C4<0>;
L_0x5555565767d0 .functor AND 1, L_0x555556576d50, L_0x555556576f10, C4<1>, C4<1>;
L_0x555556576840 .functor AND 1, L_0x555556576b90, L_0x555556576d50, C4<1>, C4<1>;
L_0x555556576900 .functor OR 1, L_0x5555565767d0, L_0x555556576840, C4<0>, C4<0>;
L_0x555556576a10 .functor AND 1, L_0x555556576b90, L_0x555556576f10, C4<1>, C4<1>;
L_0x555556576a80 .functor OR 1, L_0x555556576900, L_0x555556576a10, C4<0>, C4<0>;
v0x5555563e7840_0 .net *"_ivl_0", 0 0, L_0x5555565766f0;  1 drivers
v0x5555563e7940_0 .net *"_ivl_10", 0 0, L_0x555556576a10;  1 drivers
v0x5555563e7a20_0 .net *"_ivl_4", 0 0, L_0x5555565767d0;  1 drivers
v0x5555563e7b10_0 .net *"_ivl_6", 0 0, L_0x555556576840;  1 drivers
v0x5555563e7bf0_0 .net *"_ivl_8", 0 0, L_0x555556576900;  1 drivers
v0x5555563e7d20_0 .net "c_in", 0 0, L_0x555556576f10;  1 drivers
v0x5555563e7de0_0 .net "c_out", 0 0, L_0x555556576a80;  1 drivers
v0x5555563e7ea0_0 .net "s", 0 0, L_0x555556576760;  1 drivers
v0x5555563e7f60_0 .net "x", 0 0, L_0x555556576b90;  1 drivers
v0x5555563e80b0_0 .net "y", 0 0, L_0x555556576d50;  1 drivers
S_0x5555563e8210 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563e83c0 .param/l "i" 0 16 14, +C4<011>;
S_0x5555563e84a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563e8210;
 .timescale -12 -12;
S_0x5555563e8680 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563e84a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556577090 .functor XOR 1, L_0x5555565774e0, L_0x555556577610, C4<0>, C4<0>;
L_0x555556577100 .functor XOR 1, L_0x555556577090, L_0x5555565777a0, C4<0>, C4<0>;
L_0x555556577170 .functor AND 1, L_0x555556577610, L_0x5555565777a0, C4<1>, C4<1>;
L_0x5555565771e0 .functor AND 1, L_0x5555565774e0, L_0x555556577610, C4<1>, C4<1>;
L_0x555556577250 .functor OR 1, L_0x555556577170, L_0x5555565771e0, C4<0>, C4<0>;
L_0x555556577360 .functor AND 1, L_0x5555565774e0, L_0x5555565777a0, C4<1>, C4<1>;
L_0x5555565773d0 .functor OR 1, L_0x555556577250, L_0x555556577360, C4<0>, C4<0>;
v0x5555563e8900_0 .net *"_ivl_0", 0 0, L_0x555556577090;  1 drivers
v0x5555563e8a00_0 .net *"_ivl_10", 0 0, L_0x555556577360;  1 drivers
v0x5555563e8ae0_0 .net *"_ivl_4", 0 0, L_0x555556577170;  1 drivers
v0x5555563e8bd0_0 .net *"_ivl_6", 0 0, L_0x5555565771e0;  1 drivers
v0x5555563e8cb0_0 .net *"_ivl_8", 0 0, L_0x555556577250;  1 drivers
v0x5555563e8de0_0 .net "c_in", 0 0, L_0x5555565777a0;  1 drivers
v0x5555563e8ea0_0 .net "c_out", 0 0, L_0x5555565773d0;  1 drivers
v0x5555563e8f60_0 .net "s", 0 0, L_0x555556577100;  1 drivers
v0x5555563e9020_0 .net "x", 0 0, L_0x5555565774e0;  1 drivers
v0x5555563e9170_0 .net "y", 0 0, L_0x555556577610;  1 drivers
S_0x5555563e92d0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563e94d0 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555563e95b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563e92d0;
 .timescale -12 -12;
S_0x5555563e9790 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563e95b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565778d0 .functor XOR 1, L_0x555556577d20, L_0x555556577ec0, C4<0>, C4<0>;
L_0x555556577940 .functor XOR 1, L_0x5555565778d0, L_0x555556577ff0, C4<0>, C4<0>;
L_0x5555565779b0 .functor AND 1, L_0x555556577ec0, L_0x555556577ff0, C4<1>, C4<1>;
L_0x555556577a20 .functor AND 1, L_0x555556577d20, L_0x555556577ec0, C4<1>, C4<1>;
L_0x555556577a90 .functor OR 1, L_0x5555565779b0, L_0x555556577a20, C4<0>, C4<0>;
L_0x555556577ba0 .functor AND 1, L_0x555556577d20, L_0x555556577ff0, C4<1>, C4<1>;
L_0x555556577c10 .functor OR 1, L_0x555556577a90, L_0x555556577ba0, C4<0>, C4<0>;
v0x5555563e9a10_0 .net *"_ivl_0", 0 0, L_0x5555565778d0;  1 drivers
v0x5555563e9b10_0 .net *"_ivl_10", 0 0, L_0x555556577ba0;  1 drivers
v0x5555563e9bf0_0 .net *"_ivl_4", 0 0, L_0x5555565779b0;  1 drivers
v0x5555563e9cb0_0 .net *"_ivl_6", 0 0, L_0x555556577a20;  1 drivers
v0x5555563e9d90_0 .net *"_ivl_8", 0 0, L_0x555556577a90;  1 drivers
v0x5555563e9ec0_0 .net "c_in", 0 0, L_0x555556577ff0;  1 drivers
v0x5555563e9f80_0 .net "c_out", 0 0, L_0x555556577c10;  1 drivers
v0x5555563ea040_0 .net "s", 0 0, L_0x555556577940;  1 drivers
v0x5555563ea100_0 .net "x", 0 0, L_0x555556577d20;  1 drivers
v0x5555563ea250_0 .net "y", 0 0, L_0x555556577ec0;  1 drivers
S_0x5555563ea3b0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563ea560 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555563ea640 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563ea3b0;
 .timescale -12 -12;
S_0x5555563ea820 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563ea640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556577e50 .functor XOR 1, L_0x555556578610, L_0x555556578740, C4<0>, C4<0>;
L_0x555556578230 .functor XOR 1, L_0x555556577e50, L_0x555556578900, C4<0>, C4<0>;
L_0x5555565782a0 .functor AND 1, L_0x555556578740, L_0x555556578900, C4<1>, C4<1>;
L_0x555556578310 .functor AND 1, L_0x555556578610, L_0x555556578740, C4<1>, C4<1>;
L_0x555556578380 .functor OR 1, L_0x5555565782a0, L_0x555556578310, C4<0>, C4<0>;
L_0x555556578490 .functor AND 1, L_0x555556578610, L_0x555556578900, C4<1>, C4<1>;
L_0x555556578500 .functor OR 1, L_0x555556578380, L_0x555556578490, C4<0>, C4<0>;
v0x5555563eaaa0_0 .net *"_ivl_0", 0 0, L_0x555556577e50;  1 drivers
v0x5555563eaba0_0 .net *"_ivl_10", 0 0, L_0x555556578490;  1 drivers
v0x5555563eac80_0 .net *"_ivl_4", 0 0, L_0x5555565782a0;  1 drivers
v0x5555563ead70_0 .net *"_ivl_6", 0 0, L_0x555556578310;  1 drivers
v0x5555563eae50_0 .net *"_ivl_8", 0 0, L_0x555556578380;  1 drivers
v0x5555563eaf80_0 .net "c_in", 0 0, L_0x555556578900;  1 drivers
v0x5555563eb040_0 .net "c_out", 0 0, L_0x555556578500;  1 drivers
v0x5555563eb100_0 .net "s", 0 0, L_0x555556578230;  1 drivers
v0x5555563eb1c0_0 .net "x", 0 0, L_0x555556578610;  1 drivers
v0x5555563eb310_0 .net "y", 0 0, L_0x555556578740;  1 drivers
S_0x5555563eb470 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563eb620 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555563eb700 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563eb470;
 .timescale -12 -12;
S_0x5555563eb8e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563eb700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556578a30 .functor XOR 1, L_0x555556578ed0, L_0x5555565791b0, C4<0>, C4<0>;
L_0x555556578aa0 .functor XOR 1, L_0x555556578a30, L_0x555556579360, C4<0>, C4<0>;
L_0x555556578b10 .functor AND 1, L_0x5555565791b0, L_0x555556579360, C4<1>, C4<1>;
L_0x555556578b80 .functor AND 1, L_0x555556578ed0, L_0x5555565791b0, C4<1>, C4<1>;
L_0x555556578c40 .functor OR 1, L_0x555556578b10, L_0x555556578b80, C4<0>, C4<0>;
L_0x555556578d50 .functor AND 1, L_0x555556578ed0, L_0x555556579360, C4<1>, C4<1>;
L_0x555556578dc0 .functor OR 1, L_0x555556578c40, L_0x555556578d50, C4<0>, C4<0>;
v0x5555563ebb60_0 .net *"_ivl_0", 0 0, L_0x555556578a30;  1 drivers
v0x5555563ebc60_0 .net *"_ivl_10", 0 0, L_0x555556578d50;  1 drivers
v0x5555563ebd40_0 .net *"_ivl_4", 0 0, L_0x555556578b10;  1 drivers
v0x5555563ebe30_0 .net *"_ivl_6", 0 0, L_0x555556578b80;  1 drivers
v0x5555563ebf10_0 .net *"_ivl_8", 0 0, L_0x555556578c40;  1 drivers
v0x5555563ec040_0 .net "c_in", 0 0, L_0x555556579360;  1 drivers
v0x5555563ec100_0 .net "c_out", 0 0, L_0x555556578dc0;  1 drivers
v0x5555563ec1c0_0 .net "s", 0 0, L_0x555556578aa0;  1 drivers
v0x5555563ec280_0 .net "x", 0 0, L_0x555556578ed0;  1 drivers
v0x5555563ec3d0_0 .net "y", 0 0, L_0x5555565791b0;  1 drivers
S_0x5555563ec530 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563ec6e0 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555563ec7c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563ec530;
 .timescale -12 -12;
S_0x5555563ec9a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563ec7c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565794b0 .functor XOR 1, L_0x555556579110, L_0x555556579950, C4<0>, C4<0>;
L_0x555556579520 .functor XOR 1, L_0x5555565794b0, L_0x555556579400, C4<0>, C4<0>;
L_0x555556579590 .functor AND 1, L_0x555556579950, L_0x555556579400, C4<1>, C4<1>;
L_0x555556579600 .functor AND 1, L_0x555556579110, L_0x555556579950, C4<1>, C4<1>;
L_0x5555565796c0 .functor OR 1, L_0x555556579590, L_0x555556579600, C4<0>, C4<0>;
L_0x5555565797d0 .functor AND 1, L_0x555556579110, L_0x555556579400, C4<1>, C4<1>;
L_0x555556579840 .functor OR 1, L_0x5555565796c0, L_0x5555565797d0, C4<0>, C4<0>;
v0x5555563ecc20_0 .net *"_ivl_0", 0 0, L_0x5555565794b0;  1 drivers
v0x5555563ecd20_0 .net *"_ivl_10", 0 0, L_0x5555565797d0;  1 drivers
v0x5555563ece00_0 .net *"_ivl_4", 0 0, L_0x555556579590;  1 drivers
v0x5555563ecef0_0 .net *"_ivl_6", 0 0, L_0x555556579600;  1 drivers
v0x5555563ecfd0_0 .net *"_ivl_8", 0 0, L_0x5555565796c0;  1 drivers
v0x5555563ed100_0 .net "c_in", 0 0, L_0x555556579400;  1 drivers
v0x5555563ed1c0_0 .net "c_out", 0 0, L_0x555556579840;  1 drivers
v0x5555563ed280_0 .net "s", 0 0, L_0x555556579520;  1 drivers
v0x5555563ed340_0 .net "x", 0 0, L_0x555556579110;  1 drivers
v0x5555563ed490_0 .net "y", 0 0, L_0x555556579950;  1 drivers
S_0x5555563ed5f0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563e9480 .param/l "i" 0 16 14, +C4<01000>;
S_0x5555563ed8c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563ed5f0;
 .timescale -12 -12;
S_0x5555563edaa0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563ed8c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556579bd0 .functor XOR 1, L_0x55555657a070, L_0x555556579a80, C4<0>, C4<0>;
L_0x555556579c40 .functor XOR 1, L_0x555556579bd0, L_0x55555657a300, C4<0>, C4<0>;
L_0x555556579cb0 .functor AND 1, L_0x555556579a80, L_0x55555657a300, C4<1>, C4<1>;
L_0x555556579d20 .functor AND 1, L_0x55555657a070, L_0x555556579a80, C4<1>, C4<1>;
L_0x555556579de0 .functor OR 1, L_0x555556579cb0, L_0x555556579d20, C4<0>, C4<0>;
L_0x555556579ef0 .functor AND 1, L_0x55555657a070, L_0x55555657a300, C4<1>, C4<1>;
L_0x555556579f60 .functor OR 1, L_0x555556579de0, L_0x555556579ef0, C4<0>, C4<0>;
v0x5555563edd20_0 .net *"_ivl_0", 0 0, L_0x555556579bd0;  1 drivers
v0x5555563ede20_0 .net *"_ivl_10", 0 0, L_0x555556579ef0;  1 drivers
v0x5555563edf00_0 .net *"_ivl_4", 0 0, L_0x555556579cb0;  1 drivers
v0x5555563edff0_0 .net *"_ivl_6", 0 0, L_0x555556579d20;  1 drivers
v0x5555563ee0d0_0 .net *"_ivl_8", 0 0, L_0x555556579de0;  1 drivers
v0x5555563ee200_0 .net "c_in", 0 0, L_0x55555657a300;  1 drivers
v0x5555563ee2c0_0 .net "c_out", 0 0, L_0x555556579f60;  1 drivers
v0x5555563ee380_0 .net "s", 0 0, L_0x555556579c40;  1 drivers
v0x5555563ee440_0 .net "x", 0 0, L_0x55555657a070;  1 drivers
v0x5555563ee590_0 .net "y", 0 0, L_0x555556579a80;  1 drivers
S_0x5555563ee6f0 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563ee8a0 .param/l "i" 0 16 14, +C4<01001>;
S_0x5555563ee980 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563ee6f0;
 .timescale -12 -12;
S_0x5555563eeb60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563ee980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555657a1a0 .functor XOR 1, L_0x55555657aa00, L_0x55555657aaa0, C4<0>, C4<0>;
L_0x55555657a620 .functor XOR 1, L_0x55555657a1a0, L_0x55555657a540, C4<0>, C4<0>;
L_0x55555657a690 .functor AND 1, L_0x55555657aaa0, L_0x55555657a540, C4<1>, C4<1>;
L_0x55555657a700 .functor AND 1, L_0x55555657aa00, L_0x55555657aaa0, C4<1>, C4<1>;
L_0x55555657a770 .functor OR 1, L_0x55555657a690, L_0x55555657a700, C4<0>, C4<0>;
L_0x55555657a880 .functor AND 1, L_0x55555657aa00, L_0x55555657a540, C4<1>, C4<1>;
L_0x55555657a8f0 .functor OR 1, L_0x55555657a770, L_0x55555657a880, C4<0>, C4<0>;
v0x5555563eede0_0 .net *"_ivl_0", 0 0, L_0x55555657a1a0;  1 drivers
v0x5555563eeee0_0 .net *"_ivl_10", 0 0, L_0x55555657a880;  1 drivers
v0x5555563eefc0_0 .net *"_ivl_4", 0 0, L_0x55555657a690;  1 drivers
v0x5555563ef0b0_0 .net *"_ivl_6", 0 0, L_0x55555657a700;  1 drivers
v0x5555563ef190_0 .net *"_ivl_8", 0 0, L_0x55555657a770;  1 drivers
v0x5555563ef2c0_0 .net "c_in", 0 0, L_0x55555657a540;  1 drivers
v0x5555563ef380_0 .net "c_out", 0 0, L_0x55555657a8f0;  1 drivers
v0x5555563ef440_0 .net "s", 0 0, L_0x55555657a620;  1 drivers
v0x5555563ef500_0 .net "x", 0 0, L_0x55555657aa00;  1 drivers
v0x5555563ef650_0 .net "y", 0 0, L_0x55555657aaa0;  1 drivers
S_0x5555563ef7b0 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563ef960 .param/l "i" 0 16 14, +C4<01010>;
S_0x5555563efa40 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563ef7b0;
 .timescale -12 -12;
S_0x5555563efc20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563efa40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555657ad50 .functor XOR 1, L_0x55555657b240, L_0x55555657abd0, C4<0>, C4<0>;
L_0x55555657adc0 .functor XOR 1, L_0x55555657ad50, L_0x55555657b500, C4<0>, C4<0>;
L_0x55555657ae30 .functor AND 1, L_0x55555657abd0, L_0x55555657b500, C4<1>, C4<1>;
L_0x55555657aef0 .functor AND 1, L_0x55555657b240, L_0x55555657abd0, C4<1>, C4<1>;
L_0x55555657afb0 .functor OR 1, L_0x55555657ae30, L_0x55555657aef0, C4<0>, C4<0>;
L_0x55555657b0c0 .functor AND 1, L_0x55555657b240, L_0x55555657b500, C4<1>, C4<1>;
L_0x55555657b130 .functor OR 1, L_0x55555657afb0, L_0x55555657b0c0, C4<0>, C4<0>;
v0x5555563efea0_0 .net *"_ivl_0", 0 0, L_0x55555657ad50;  1 drivers
v0x5555563effa0_0 .net *"_ivl_10", 0 0, L_0x55555657b0c0;  1 drivers
v0x5555563f0080_0 .net *"_ivl_4", 0 0, L_0x55555657ae30;  1 drivers
v0x5555563f0170_0 .net *"_ivl_6", 0 0, L_0x55555657aef0;  1 drivers
v0x5555563f0250_0 .net *"_ivl_8", 0 0, L_0x55555657afb0;  1 drivers
v0x5555563f0380_0 .net "c_in", 0 0, L_0x55555657b500;  1 drivers
v0x5555563f0440_0 .net "c_out", 0 0, L_0x55555657b130;  1 drivers
v0x5555563f0500_0 .net "s", 0 0, L_0x55555657adc0;  1 drivers
v0x5555563f05c0_0 .net "x", 0 0, L_0x55555657b240;  1 drivers
v0x5555563f0710_0 .net "y", 0 0, L_0x55555657abd0;  1 drivers
S_0x5555563f0870 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563f0a20 .param/l "i" 0 16 14, +C4<01011>;
S_0x5555563f0b00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563f0870;
 .timescale -12 -12;
S_0x5555563f0ce0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563f0b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555657b370 .functor XOR 1, L_0x55555657bab0, L_0x55555657bbe0, C4<0>, C4<0>;
L_0x55555657b3e0 .functor XOR 1, L_0x55555657b370, L_0x55555657be30, C4<0>, C4<0>;
L_0x55555657b740 .functor AND 1, L_0x55555657bbe0, L_0x55555657be30, C4<1>, C4<1>;
L_0x55555657b7b0 .functor AND 1, L_0x55555657bab0, L_0x55555657bbe0, C4<1>, C4<1>;
L_0x55555657b820 .functor OR 1, L_0x55555657b740, L_0x55555657b7b0, C4<0>, C4<0>;
L_0x55555657b930 .functor AND 1, L_0x55555657bab0, L_0x55555657be30, C4<1>, C4<1>;
L_0x55555657b9a0 .functor OR 1, L_0x55555657b820, L_0x55555657b930, C4<0>, C4<0>;
v0x5555563f0f60_0 .net *"_ivl_0", 0 0, L_0x55555657b370;  1 drivers
v0x5555563f1060_0 .net *"_ivl_10", 0 0, L_0x55555657b930;  1 drivers
v0x5555563f1140_0 .net *"_ivl_4", 0 0, L_0x55555657b740;  1 drivers
v0x5555563f1230_0 .net *"_ivl_6", 0 0, L_0x55555657b7b0;  1 drivers
v0x5555563f1310_0 .net *"_ivl_8", 0 0, L_0x55555657b820;  1 drivers
v0x5555563f1440_0 .net "c_in", 0 0, L_0x55555657be30;  1 drivers
v0x5555563f1500_0 .net "c_out", 0 0, L_0x55555657b9a0;  1 drivers
v0x5555563f15c0_0 .net "s", 0 0, L_0x55555657b3e0;  1 drivers
v0x5555563f1680_0 .net "x", 0 0, L_0x55555657bab0;  1 drivers
v0x5555563f17d0_0 .net "y", 0 0, L_0x55555657bbe0;  1 drivers
S_0x5555563f1930 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563f1ae0 .param/l "i" 0 16 14, +C4<01100>;
S_0x5555563f1bc0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563f1930;
 .timescale -12 -12;
S_0x5555563f1da0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563f1bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555657bf60 .functor XOR 1, L_0x55555657c400, L_0x55555657bd10, C4<0>, C4<0>;
L_0x55555657bfd0 .functor XOR 1, L_0x55555657bf60, L_0x55555657c6f0, C4<0>, C4<0>;
L_0x55555657c040 .functor AND 1, L_0x55555657bd10, L_0x55555657c6f0, C4<1>, C4<1>;
L_0x55555657c0b0 .functor AND 1, L_0x55555657c400, L_0x55555657bd10, C4<1>, C4<1>;
L_0x55555657c170 .functor OR 1, L_0x55555657c040, L_0x55555657c0b0, C4<0>, C4<0>;
L_0x55555657c280 .functor AND 1, L_0x55555657c400, L_0x55555657c6f0, C4<1>, C4<1>;
L_0x55555657c2f0 .functor OR 1, L_0x55555657c170, L_0x55555657c280, C4<0>, C4<0>;
v0x5555563f2020_0 .net *"_ivl_0", 0 0, L_0x55555657bf60;  1 drivers
v0x5555563f2120_0 .net *"_ivl_10", 0 0, L_0x55555657c280;  1 drivers
v0x5555563f2200_0 .net *"_ivl_4", 0 0, L_0x55555657c040;  1 drivers
v0x5555563f22f0_0 .net *"_ivl_6", 0 0, L_0x55555657c0b0;  1 drivers
v0x5555563f23d0_0 .net *"_ivl_8", 0 0, L_0x55555657c170;  1 drivers
v0x5555563f2500_0 .net "c_in", 0 0, L_0x55555657c6f0;  1 drivers
v0x5555563f25c0_0 .net "c_out", 0 0, L_0x55555657c2f0;  1 drivers
v0x5555563f2680_0 .net "s", 0 0, L_0x55555657bfd0;  1 drivers
v0x5555563f2740_0 .net "x", 0 0, L_0x55555657c400;  1 drivers
v0x5555563f2890_0 .net "y", 0 0, L_0x55555657bd10;  1 drivers
S_0x5555563f29f0 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563f2ba0 .param/l "i" 0 16 14, +C4<01101>;
S_0x5555563f2c80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563f29f0;
 .timescale -12 -12;
S_0x5555563f2e60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563f2c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555657bdb0 .functor XOR 1, L_0x55555657cc60, L_0x55555657cd90, C4<0>, C4<0>;
L_0x55555657c530 .functor XOR 1, L_0x55555657bdb0, L_0x55555657c820, C4<0>, C4<0>;
L_0x55555657c5a0 .functor AND 1, L_0x55555657cd90, L_0x55555657c820, C4<1>, C4<1>;
L_0x55555657c960 .functor AND 1, L_0x55555657cc60, L_0x55555657cd90, C4<1>, C4<1>;
L_0x55555657c9d0 .functor OR 1, L_0x55555657c5a0, L_0x55555657c960, C4<0>, C4<0>;
L_0x55555657cae0 .functor AND 1, L_0x55555657cc60, L_0x55555657c820, C4<1>, C4<1>;
L_0x55555657cb50 .functor OR 1, L_0x55555657c9d0, L_0x55555657cae0, C4<0>, C4<0>;
v0x5555563f30e0_0 .net *"_ivl_0", 0 0, L_0x55555657bdb0;  1 drivers
v0x5555563f31e0_0 .net *"_ivl_10", 0 0, L_0x55555657cae0;  1 drivers
v0x5555563f32c0_0 .net *"_ivl_4", 0 0, L_0x55555657c5a0;  1 drivers
v0x5555563f33b0_0 .net *"_ivl_6", 0 0, L_0x55555657c960;  1 drivers
v0x5555563f3490_0 .net *"_ivl_8", 0 0, L_0x55555657c9d0;  1 drivers
v0x5555563f35c0_0 .net "c_in", 0 0, L_0x55555657c820;  1 drivers
v0x5555563f3680_0 .net "c_out", 0 0, L_0x55555657cb50;  1 drivers
v0x5555563f3740_0 .net "s", 0 0, L_0x55555657c530;  1 drivers
v0x5555563f3800_0 .net "x", 0 0, L_0x55555657cc60;  1 drivers
v0x5555563f3950_0 .net "y", 0 0, L_0x55555657cd90;  1 drivers
S_0x5555563f3ab0 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563f3c60 .param/l "i" 0 16 14, +C4<01110>;
S_0x5555563f3d40 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563f3ab0;
 .timescale -12 -12;
S_0x5555563f3f20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563f3d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555657d010 .functor XOR 1, L_0x55555657d4b0, L_0x55555657cec0, C4<0>, C4<0>;
L_0x55555657d080 .functor XOR 1, L_0x55555657d010, L_0x55555657db60, C4<0>, C4<0>;
L_0x55555657d0f0 .functor AND 1, L_0x55555657cec0, L_0x55555657db60, C4<1>, C4<1>;
L_0x55555657d160 .functor AND 1, L_0x55555657d4b0, L_0x55555657cec0, C4<1>, C4<1>;
L_0x55555657d220 .functor OR 1, L_0x55555657d0f0, L_0x55555657d160, C4<0>, C4<0>;
L_0x55555657d330 .functor AND 1, L_0x55555657d4b0, L_0x55555657db60, C4<1>, C4<1>;
L_0x55555657d3a0 .functor OR 1, L_0x55555657d220, L_0x55555657d330, C4<0>, C4<0>;
v0x5555563f41a0_0 .net *"_ivl_0", 0 0, L_0x55555657d010;  1 drivers
v0x5555563f42a0_0 .net *"_ivl_10", 0 0, L_0x55555657d330;  1 drivers
v0x5555563f4380_0 .net *"_ivl_4", 0 0, L_0x55555657d0f0;  1 drivers
v0x5555563f4470_0 .net *"_ivl_6", 0 0, L_0x55555657d160;  1 drivers
v0x5555563f4550_0 .net *"_ivl_8", 0 0, L_0x55555657d220;  1 drivers
v0x5555563f4680_0 .net "c_in", 0 0, L_0x55555657db60;  1 drivers
v0x5555563f4740_0 .net "c_out", 0 0, L_0x55555657d3a0;  1 drivers
v0x5555563f4800_0 .net "s", 0 0, L_0x55555657d080;  1 drivers
v0x5555563f48c0_0 .net "x", 0 0, L_0x55555657d4b0;  1 drivers
v0x5555563f4a10_0 .net "y", 0 0, L_0x55555657cec0;  1 drivers
S_0x5555563f4b70 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563f4d20 .param/l "i" 0 16 14, +C4<01111>;
S_0x5555563f4e00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563f4b70;
 .timescale -12 -12;
S_0x5555563f4fe0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563f4e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555657d7f0 .functor XOR 1, L_0x55555657e150, L_0x55555657e280, C4<0>, C4<0>;
L_0x55555657d860 .functor XOR 1, L_0x55555657d7f0, L_0x55555657dc90, C4<0>, C4<0>;
L_0x55555657d8d0 .functor AND 1, L_0x55555657e280, L_0x55555657dc90, C4<1>, C4<1>;
L_0x55555657de00 .functor AND 1, L_0x55555657e150, L_0x55555657e280, C4<1>, C4<1>;
L_0x55555657dec0 .functor OR 1, L_0x55555657d8d0, L_0x55555657de00, C4<0>, C4<0>;
L_0x55555657dfd0 .functor AND 1, L_0x55555657e150, L_0x55555657dc90, C4<1>, C4<1>;
L_0x55555657e040 .functor OR 1, L_0x55555657dec0, L_0x55555657dfd0, C4<0>, C4<0>;
v0x5555563f5260_0 .net *"_ivl_0", 0 0, L_0x55555657d7f0;  1 drivers
v0x5555563f5360_0 .net *"_ivl_10", 0 0, L_0x55555657dfd0;  1 drivers
v0x5555563f5440_0 .net *"_ivl_4", 0 0, L_0x55555657d8d0;  1 drivers
v0x5555563f5530_0 .net *"_ivl_6", 0 0, L_0x55555657de00;  1 drivers
v0x5555563f5610_0 .net *"_ivl_8", 0 0, L_0x55555657dec0;  1 drivers
v0x5555563f5740_0 .net "c_in", 0 0, L_0x55555657dc90;  1 drivers
v0x5555563f5800_0 .net "c_out", 0 0, L_0x55555657e040;  1 drivers
v0x5555563f58c0_0 .net "s", 0 0, L_0x55555657d860;  1 drivers
v0x5555563f5980_0 .net "x", 0 0, L_0x55555657e150;  1 drivers
v0x5555563f5ad0_0 .net "y", 0 0, L_0x55555657e280;  1 drivers
S_0x5555563f5c30 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x5555563e51f0;
 .timescale -12 -12;
P_0x5555563f5ef0 .param/l "i" 0 16 14, +C4<010000>;
S_0x5555563f5fd0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563f5c30;
 .timescale -12 -12;
S_0x5555563f61b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563f5fd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555657e530 .functor XOR 1, L_0x55555657e9d0, L_0x55555657e3b0, C4<0>, C4<0>;
L_0x55555657e5a0 .functor XOR 1, L_0x55555657e530, L_0x55555657ec90, C4<0>, C4<0>;
L_0x55555657e610 .functor AND 1, L_0x55555657e3b0, L_0x55555657ec90, C4<1>, C4<1>;
L_0x55555657e680 .functor AND 1, L_0x55555657e9d0, L_0x55555657e3b0, C4<1>, C4<1>;
L_0x55555657e740 .functor OR 1, L_0x55555657e610, L_0x55555657e680, C4<0>, C4<0>;
L_0x55555657e850 .functor AND 1, L_0x55555657e9d0, L_0x55555657ec90, C4<1>, C4<1>;
L_0x55555657e8c0 .functor OR 1, L_0x55555657e740, L_0x55555657e850, C4<0>, C4<0>;
v0x5555563f6430_0 .net *"_ivl_0", 0 0, L_0x55555657e530;  1 drivers
v0x5555563f6530_0 .net *"_ivl_10", 0 0, L_0x55555657e850;  1 drivers
v0x5555563f6610_0 .net *"_ivl_4", 0 0, L_0x55555657e610;  1 drivers
v0x5555563f6700_0 .net *"_ivl_6", 0 0, L_0x55555657e680;  1 drivers
v0x5555563f67e0_0 .net *"_ivl_8", 0 0, L_0x55555657e740;  1 drivers
v0x5555563f6910_0 .net "c_in", 0 0, L_0x55555657ec90;  1 drivers
v0x5555563f69d0_0 .net "c_out", 0 0, L_0x55555657e8c0;  1 drivers
v0x5555563f6a90_0 .net "s", 0 0, L_0x55555657e5a0;  1 drivers
v0x5555563f6b50_0 .net "x", 0 0, L_0x55555657e9d0;  1 drivers
v0x5555563f6c10_0 .net "y", 0 0, L_0x55555657e3b0;  1 drivers
S_0x5555563f7ef0 .scope module, "multiplier_Z" "multiplier_8_9Bit" 17 76, 18 2 0, S_0x5555563bb460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x5555563f8080 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x5555563f80c0 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x55555640a380_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x55555640a440_0 .var "count", 4 0;
v0x55555640a520_0 .var "data_valid", 0 0;
v0x55555640a5c0_0 .net "in_0", 7 0, L_0x5555565aa390;  alias, 1 drivers
v0x55555640a6a0_0 .net "in_1", 8 0, L_0x55555656b110;  alias, 1 drivers
v0x55555640a7b0_0 .var "input_0_exp", 16 0;
v0x55555640a870_0 .var "o_busy", 0 0;
v0x55555640a930_0 .var "out", 16 0;
v0x55555640aa10_0 .var "p", 16 0;
v0x55555640ab80_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x55555640ac20_0 .var "t", 16 0;
v0x55555640ad00_0 .net "w_o", 16 0, L_0x5555565930e0;  1 drivers
v0x55555640adf0_0 .net "w_p", 16 0, v0x55555640aa10_0;  1 drivers
v0x55555640aec0_0 .net "w_t", 16 0, v0x55555640ac20_0;  1 drivers
S_0x5555563f8340 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x5555563f7ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555563f8540 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x555556409ec0_0 .net "answer", 16 0, L_0x5555565930e0;  alias, 1 drivers
v0x555556409fc0_0 .net "carry", 16 0, L_0x555556593b60;  1 drivers
v0x55555640a0a0_0 .net "carry_out", 0 0, L_0x5555565935b0;  1 drivers
v0x55555640a140_0 .net "input1", 16 0, v0x55555640aa10_0;  alias, 1 drivers
v0x55555640a220_0 .net "input2", 16 0, v0x55555640ac20_0;  alias, 1 drivers
L_0x55555658a260 .part v0x55555640aa10_0, 0, 1;
L_0x55555658a350 .part v0x55555640ac20_0, 0, 1;
L_0x55555658aa10 .part v0x55555640aa10_0, 1, 1;
L_0x55555658ab40 .part v0x55555640ac20_0, 1, 1;
L_0x55555658ac70 .part L_0x555556593b60, 0, 1;
L_0x55555658b280 .part v0x55555640aa10_0, 2, 1;
L_0x55555658b480 .part v0x55555640ac20_0, 2, 1;
L_0x55555658b640 .part L_0x555556593b60, 1, 1;
L_0x55555658bc10 .part v0x55555640aa10_0, 3, 1;
L_0x55555658bd40 .part v0x55555640ac20_0, 3, 1;
L_0x55555658be70 .part L_0x555556593b60, 2, 1;
L_0x55555658c430 .part v0x55555640aa10_0, 4, 1;
L_0x55555658c5d0 .part v0x55555640ac20_0, 4, 1;
L_0x55555658c700 .part L_0x555556593b60, 3, 1;
L_0x55555658cce0 .part v0x55555640aa10_0, 5, 1;
L_0x55555658ce10 .part v0x55555640ac20_0, 5, 1;
L_0x55555658cfd0 .part L_0x555556593b60, 4, 1;
L_0x55555658d5e0 .part v0x55555640aa10_0, 6, 1;
L_0x55555658d7b0 .part v0x55555640ac20_0, 6, 1;
L_0x55555658d850 .part L_0x555556593b60, 5, 1;
L_0x55555658d710 .part v0x55555640aa10_0, 7, 1;
L_0x55555658de80 .part v0x55555640ac20_0, 7, 1;
L_0x55555658d8f0 .part L_0x555556593b60, 6, 1;
L_0x55555658e5e0 .part v0x55555640aa10_0, 8, 1;
L_0x55555658dfb0 .part v0x55555640ac20_0, 8, 1;
L_0x55555658e870 .part L_0x555556593b60, 7, 1;
L_0x55555658eea0 .part v0x55555640aa10_0, 9, 1;
L_0x55555658ef40 .part v0x55555640ac20_0, 9, 1;
L_0x55555658e9a0 .part L_0x555556593b60, 8, 1;
L_0x55555658f6e0 .part v0x55555640aa10_0, 10, 1;
L_0x55555658f070 .part v0x55555640ac20_0, 10, 1;
L_0x55555658f9a0 .part L_0x555556593b60, 9, 1;
L_0x55555658ff90 .part v0x55555640aa10_0, 11, 1;
L_0x5555565900c0 .part v0x55555640ac20_0, 11, 1;
L_0x555556590310 .part L_0x555556593b60, 10, 1;
L_0x555556590920 .part v0x55555640aa10_0, 12, 1;
L_0x5555565901f0 .part v0x55555640ac20_0, 12, 1;
L_0x555556590c10 .part L_0x555556593b60, 11, 1;
L_0x5555565911c0 .part v0x55555640aa10_0, 13, 1;
L_0x5555565912f0 .part v0x55555640ac20_0, 13, 1;
L_0x555556590d40 .part L_0x555556593b60, 12, 1;
L_0x555556591a50 .part v0x55555640aa10_0, 14, 1;
L_0x555556591420 .part v0x55555640ac20_0, 14, 1;
L_0x555556592100 .part L_0x555556593b60, 13, 1;
L_0x555556592730 .part v0x55555640aa10_0, 15, 1;
L_0x555556592860 .part v0x55555640ac20_0, 15, 1;
L_0x555556592230 .part L_0x555556593b60, 14, 1;
L_0x555556592fb0 .part v0x55555640aa10_0, 16, 1;
L_0x555556592990 .part v0x55555640ac20_0, 16, 1;
L_0x555556593270 .part L_0x555556593b60, 15, 1;
LS_0x5555565930e0_0_0 .concat8 [ 1 1 1 1], L_0x55555658a0e0, L_0x55555658a4b0, L_0x55555658ae10, L_0x55555658b830;
LS_0x5555565930e0_0_4 .concat8 [ 1 1 1 1], L_0x55555658c010, L_0x55555658c8c0, L_0x55555658d170, L_0x55555658da10;
LS_0x5555565930e0_0_8 .concat8 [ 1 1 1 1], L_0x55555658e170, L_0x55555658ea80, L_0x55555658f260, L_0x55555658f880;
LS_0x5555565930e0_0_12 .concat8 [ 1 1 1 1], L_0x5555565904b0, L_0x555556590a50, L_0x5555565915e0, L_0x555556591e00;
LS_0x5555565930e0_0_16 .concat8 [ 1 0 0 0], L_0x555556592b80;
LS_0x5555565930e0_1_0 .concat8 [ 4 4 4 4], LS_0x5555565930e0_0_0, LS_0x5555565930e0_0_4, LS_0x5555565930e0_0_8, LS_0x5555565930e0_0_12;
LS_0x5555565930e0_1_4 .concat8 [ 1 0 0 0], LS_0x5555565930e0_0_16;
L_0x5555565930e0 .concat8 [ 16 1 0 0], LS_0x5555565930e0_1_0, LS_0x5555565930e0_1_4;
LS_0x555556593b60_0_0 .concat8 [ 1 1 1 1], L_0x55555658a150, L_0x55555658a900, L_0x55555658b170, L_0x55555658bb00;
LS_0x555556593b60_0_4 .concat8 [ 1 1 1 1], L_0x55555658c320, L_0x55555658cbd0, L_0x55555658d4d0, L_0x55555658dd70;
LS_0x555556593b60_0_8 .concat8 [ 1 1 1 1], L_0x55555658e4d0, L_0x55555658ed90, L_0x55555658f5d0, L_0x55555658fe80;
LS_0x555556593b60_0_12 .concat8 [ 1 1 1 1], L_0x555556590810, L_0x5555565910b0, L_0x555556591940, L_0x555556592620;
LS_0x555556593b60_0_16 .concat8 [ 1 0 0 0], L_0x555556592ea0;
LS_0x555556593b60_1_0 .concat8 [ 4 4 4 4], LS_0x555556593b60_0_0, LS_0x555556593b60_0_4, LS_0x555556593b60_0_8, LS_0x555556593b60_0_12;
LS_0x555556593b60_1_4 .concat8 [ 1 0 0 0], LS_0x555556593b60_0_16;
L_0x555556593b60 .concat8 [ 16 1 0 0], LS_0x555556593b60_1_0, LS_0x555556593b60_1_4;
L_0x5555565935b0 .part L_0x555556593b60, 16, 1;
S_0x5555563f86b0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x5555563f88d0 .param/l "i" 0 16 14, +C4<00>;
S_0x5555563f89b0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555563f86b0;
 .timescale -12 -12;
S_0x5555563f8b90 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x5555563f89b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x55555658a0e0 .functor XOR 1, L_0x55555658a260, L_0x55555658a350, C4<0>, C4<0>;
L_0x55555658a150 .functor AND 1, L_0x55555658a260, L_0x55555658a350, C4<1>, C4<1>;
v0x5555563f8e30_0 .net "c", 0 0, L_0x55555658a150;  1 drivers
v0x5555563f8f10_0 .net "s", 0 0, L_0x55555658a0e0;  1 drivers
v0x5555563f8fd0_0 .net "x", 0 0, L_0x55555658a260;  1 drivers
v0x5555563f90a0_0 .net "y", 0 0, L_0x55555658a350;  1 drivers
S_0x5555563f9210 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x5555563f9430 .param/l "i" 0 16 14, +C4<01>;
S_0x5555563f94f0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563f9210;
 .timescale -12 -12;
S_0x5555563f96d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563f94f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555658a440 .functor XOR 1, L_0x55555658aa10, L_0x55555658ab40, C4<0>, C4<0>;
L_0x55555658a4b0 .functor XOR 1, L_0x55555658a440, L_0x55555658ac70, C4<0>, C4<0>;
L_0x55555658a570 .functor AND 1, L_0x55555658ab40, L_0x55555658ac70, C4<1>, C4<1>;
L_0x55555658a680 .functor AND 1, L_0x55555658aa10, L_0x55555658ab40, C4<1>, C4<1>;
L_0x55555658a740 .functor OR 1, L_0x55555658a570, L_0x55555658a680, C4<0>, C4<0>;
L_0x55555658a850 .functor AND 1, L_0x55555658aa10, L_0x55555658ac70, C4<1>, C4<1>;
L_0x55555658a900 .functor OR 1, L_0x55555658a740, L_0x55555658a850, C4<0>, C4<0>;
v0x5555563f9950_0 .net *"_ivl_0", 0 0, L_0x55555658a440;  1 drivers
v0x5555563f9a50_0 .net *"_ivl_10", 0 0, L_0x55555658a850;  1 drivers
v0x5555563f9b30_0 .net *"_ivl_4", 0 0, L_0x55555658a570;  1 drivers
v0x5555563f9c20_0 .net *"_ivl_6", 0 0, L_0x55555658a680;  1 drivers
v0x5555563f9d00_0 .net *"_ivl_8", 0 0, L_0x55555658a740;  1 drivers
v0x5555563f9e30_0 .net "c_in", 0 0, L_0x55555658ac70;  1 drivers
v0x5555563f9ef0_0 .net "c_out", 0 0, L_0x55555658a900;  1 drivers
v0x5555563f9fb0_0 .net "s", 0 0, L_0x55555658a4b0;  1 drivers
v0x5555563fa070_0 .net "x", 0 0, L_0x55555658aa10;  1 drivers
v0x5555563fa130_0 .net "y", 0 0, L_0x55555658ab40;  1 drivers
S_0x5555563fa290 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x5555563fa440 .param/l "i" 0 16 14, +C4<010>;
S_0x5555563fa500 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563fa290;
 .timescale -12 -12;
S_0x5555563fa6e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563fa500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555658ada0 .functor XOR 1, L_0x55555658b280, L_0x55555658b480, C4<0>, C4<0>;
L_0x55555658ae10 .functor XOR 1, L_0x55555658ada0, L_0x55555658b640, C4<0>, C4<0>;
L_0x55555658ae80 .functor AND 1, L_0x55555658b480, L_0x55555658b640, C4<1>, C4<1>;
L_0x55555658aef0 .functor AND 1, L_0x55555658b280, L_0x55555658b480, C4<1>, C4<1>;
L_0x55555658afb0 .functor OR 1, L_0x55555658ae80, L_0x55555658aef0, C4<0>, C4<0>;
L_0x55555658b0c0 .functor AND 1, L_0x55555658b280, L_0x55555658b640, C4<1>, C4<1>;
L_0x55555658b170 .functor OR 1, L_0x55555658afb0, L_0x55555658b0c0, C4<0>, C4<0>;
v0x5555563fa990_0 .net *"_ivl_0", 0 0, L_0x55555658ada0;  1 drivers
v0x5555563faa90_0 .net *"_ivl_10", 0 0, L_0x55555658b0c0;  1 drivers
v0x5555563fab70_0 .net *"_ivl_4", 0 0, L_0x55555658ae80;  1 drivers
v0x5555563fac60_0 .net *"_ivl_6", 0 0, L_0x55555658aef0;  1 drivers
v0x5555563fad40_0 .net *"_ivl_8", 0 0, L_0x55555658afb0;  1 drivers
v0x5555563fae70_0 .net "c_in", 0 0, L_0x55555658b640;  1 drivers
v0x5555563faf30_0 .net "c_out", 0 0, L_0x55555658b170;  1 drivers
v0x5555563faff0_0 .net "s", 0 0, L_0x55555658ae10;  1 drivers
v0x5555563fb0b0_0 .net "x", 0 0, L_0x55555658b280;  1 drivers
v0x5555563fb200_0 .net "y", 0 0, L_0x55555658b480;  1 drivers
S_0x5555563fb360 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x5555563fb510 .param/l "i" 0 16 14, +C4<011>;
S_0x5555563fb5f0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563fb360;
 .timescale -12 -12;
S_0x5555563fb7d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563fb5f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555658b7c0 .functor XOR 1, L_0x55555658bc10, L_0x55555658bd40, C4<0>, C4<0>;
L_0x55555658b830 .functor XOR 1, L_0x55555658b7c0, L_0x55555658be70, C4<0>, C4<0>;
L_0x55555658b8a0 .functor AND 1, L_0x55555658bd40, L_0x55555658be70, C4<1>, C4<1>;
L_0x55555658b910 .functor AND 1, L_0x55555658bc10, L_0x55555658bd40, C4<1>, C4<1>;
L_0x55555658b980 .functor OR 1, L_0x55555658b8a0, L_0x55555658b910, C4<0>, C4<0>;
L_0x55555658ba90 .functor AND 1, L_0x55555658bc10, L_0x55555658be70, C4<1>, C4<1>;
L_0x55555658bb00 .functor OR 1, L_0x55555658b980, L_0x55555658ba90, C4<0>, C4<0>;
v0x5555563fba50_0 .net *"_ivl_0", 0 0, L_0x55555658b7c0;  1 drivers
v0x5555563fbb50_0 .net *"_ivl_10", 0 0, L_0x55555658ba90;  1 drivers
v0x5555563fbc30_0 .net *"_ivl_4", 0 0, L_0x55555658b8a0;  1 drivers
v0x5555563fbd20_0 .net *"_ivl_6", 0 0, L_0x55555658b910;  1 drivers
v0x5555563fbe00_0 .net *"_ivl_8", 0 0, L_0x55555658b980;  1 drivers
v0x5555563fbf30_0 .net "c_in", 0 0, L_0x55555658be70;  1 drivers
v0x5555563fbff0_0 .net "c_out", 0 0, L_0x55555658bb00;  1 drivers
v0x5555563fc0b0_0 .net "s", 0 0, L_0x55555658b830;  1 drivers
v0x5555563fc170_0 .net "x", 0 0, L_0x55555658bc10;  1 drivers
v0x5555563fc2c0_0 .net "y", 0 0, L_0x55555658bd40;  1 drivers
S_0x5555563fc420 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x5555563fc620 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555563fc700 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563fc420;
 .timescale -12 -12;
S_0x5555563fc8e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563fc700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555658bfa0 .functor XOR 1, L_0x55555658c430, L_0x55555658c5d0, C4<0>, C4<0>;
L_0x55555658c010 .functor XOR 1, L_0x55555658bfa0, L_0x55555658c700, C4<0>, C4<0>;
L_0x55555658c080 .functor AND 1, L_0x55555658c5d0, L_0x55555658c700, C4<1>, C4<1>;
L_0x55555658c0f0 .functor AND 1, L_0x55555658c430, L_0x55555658c5d0, C4<1>, C4<1>;
L_0x55555658c160 .functor OR 1, L_0x55555658c080, L_0x55555658c0f0, C4<0>, C4<0>;
L_0x55555658c270 .functor AND 1, L_0x55555658c430, L_0x55555658c700, C4<1>, C4<1>;
L_0x55555658c320 .functor OR 1, L_0x55555658c160, L_0x55555658c270, C4<0>, C4<0>;
v0x5555563fcb60_0 .net *"_ivl_0", 0 0, L_0x55555658bfa0;  1 drivers
v0x5555563fcc60_0 .net *"_ivl_10", 0 0, L_0x55555658c270;  1 drivers
v0x5555563fcd40_0 .net *"_ivl_4", 0 0, L_0x55555658c080;  1 drivers
v0x5555563fce00_0 .net *"_ivl_6", 0 0, L_0x55555658c0f0;  1 drivers
v0x5555563fcee0_0 .net *"_ivl_8", 0 0, L_0x55555658c160;  1 drivers
v0x5555563fd010_0 .net "c_in", 0 0, L_0x55555658c700;  1 drivers
v0x5555563fd0d0_0 .net "c_out", 0 0, L_0x55555658c320;  1 drivers
v0x5555563fd190_0 .net "s", 0 0, L_0x55555658c010;  1 drivers
v0x5555563fd250_0 .net "x", 0 0, L_0x55555658c430;  1 drivers
v0x5555563fd3a0_0 .net "y", 0 0, L_0x55555658c5d0;  1 drivers
S_0x5555563fd500 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x5555563fd6b0 .param/l "i" 0 16 14, +C4<0101>;
S_0x5555563fd790 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563fd500;
 .timescale -12 -12;
S_0x5555563fd970 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563fd790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555658c560 .functor XOR 1, L_0x55555658cce0, L_0x55555658ce10, C4<0>, C4<0>;
L_0x55555658c8c0 .functor XOR 1, L_0x55555658c560, L_0x55555658cfd0, C4<0>, C4<0>;
L_0x55555658c930 .functor AND 1, L_0x55555658ce10, L_0x55555658cfd0, C4<1>, C4<1>;
L_0x55555658c9a0 .functor AND 1, L_0x55555658cce0, L_0x55555658ce10, C4<1>, C4<1>;
L_0x55555658ca10 .functor OR 1, L_0x55555658c930, L_0x55555658c9a0, C4<0>, C4<0>;
L_0x55555658cb20 .functor AND 1, L_0x55555658cce0, L_0x55555658cfd0, C4<1>, C4<1>;
L_0x55555658cbd0 .functor OR 1, L_0x55555658ca10, L_0x55555658cb20, C4<0>, C4<0>;
v0x5555563fdbf0_0 .net *"_ivl_0", 0 0, L_0x55555658c560;  1 drivers
v0x5555563fdcf0_0 .net *"_ivl_10", 0 0, L_0x55555658cb20;  1 drivers
v0x5555563fddd0_0 .net *"_ivl_4", 0 0, L_0x55555658c930;  1 drivers
v0x5555563fdec0_0 .net *"_ivl_6", 0 0, L_0x55555658c9a0;  1 drivers
v0x5555563fdfa0_0 .net *"_ivl_8", 0 0, L_0x55555658ca10;  1 drivers
v0x5555563fe0d0_0 .net "c_in", 0 0, L_0x55555658cfd0;  1 drivers
v0x5555563fe190_0 .net "c_out", 0 0, L_0x55555658cbd0;  1 drivers
v0x5555563fe250_0 .net "s", 0 0, L_0x55555658c8c0;  1 drivers
v0x5555563fe310_0 .net "x", 0 0, L_0x55555658cce0;  1 drivers
v0x5555563fe460_0 .net "y", 0 0, L_0x55555658ce10;  1 drivers
S_0x5555563fe5c0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x5555563fe770 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555563fe850 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563fe5c0;
 .timescale -12 -12;
S_0x5555563fea30 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563fe850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555658d100 .functor XOR 1, L_0x55555658d5e0, L_0x55555658d7b0, C4<0>, C4<0>;
L_0x55555658d170 .functor XOR 1, L_0x55555658d100, L_0x55555658d850, C4<0>, C4<0>;
L_0x55555658d1e0 .functor AND 1, L_0x55555658d7b0, L_0x55555658d850, C4<1>, C4<1>;
L_0x55555658d250 .functor AND 1, L_0x55555658d5e0, L_0x55555658d7b0, C4<1>, C4<1>;
L_0x55555658d310 .functor OR 1, L_0x55555658d1e0, L_0x55555658d250, C4<0>, C4<0>;
L_0x55555658d420 .functor AND 1, L_0x55555658d5e0, L_0x55555658d850, C4<1>, C4<1>;
L_0x55555658d4d0 .functor OR 1, L_0x55555658d310, L_0x55555658d420, C4<0>, C4<0>;
v0x5555563fecb0_0 .net *"_ivl_0", 0 0, L_0x55555658d100;  1 drivers
v0x5555563fedb0_0 .net *"_ivl_10", 0 0, L_0x55555658d420;  1 drivers
v0x5555563fee90_0 .net *"_ivl_4", 0 0, L_0x55555658d1e0;  1 drivers
v0x5555563fef80_0 .net *"_ivl_6", 0 0, L_0x55555658d250;  1 drivers
v0x5555563ff060_0 .net *"_ivl_8", 0 0, L_0x55555658d310;  1 drivers
v0x5555563ff190_0 .net "c_in", 0 0, L_0x55555658d850;  1 drivers
v0x5555563ff250_0 .net "c_out", 0 0, L_0x55555658d4d0;  1 drivers
v0x5555563ff310_0 .net "s", 0 0, L_0x55555658d170;  1 drivers
v0x5555563ff3d0_0 .net "x", 0 0, L_0x55555658d5e0;  1 drivers
v0x5555563ff520_0 .net "y", 0 0, L_0x55555658d7b0;  1 drivers
S_0x5555563ff680 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x5555563ff830 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555563ff910 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555563ff680;
 .timescale -12 -12;
S_0x5555563ffaf0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555563ff910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555658d9a0 .functor XOR 1, L_0x55555658d710, L_0x55555658de80, C4<0>, C4<0>;
L_0x55555658da10 .functor XOR 1, L_0x55555658d9a0, L_0x55555658d8f0, C4<0>, C4<0>;
L_0x55555658da80 .functor AND 1, L_0x55555658de80, L_0x55555658d8f0, C4<1>, C4<1>;
L_0x55555658daf0 .functor AND 1, L_0x55555658d710, L_0x55555658de80, C4<1>, C4<1>;
L_0x55555658dbb0 .functor OR 1, L_0x55555658da80, L_0x55555658daf0, C4<0>, C4<0>;
L_0x55555658dcc0 .functor AND 1, L_0x55555658d710, L_0x55555658d8f0, C4<1>, C4<1>;
L_0x55555658dd70 .functor OR 1, L_0x55555658dbb0, L_0x55555658dcc0, C4<0>, C4<0>;
v0x5555563ffd70_0 .net *"_ivl_0", 0 0, L_0x55555658d9a0;  1 drivers
v0x5555563ffe70_0 .net *"_ivl_10", 0 0, L_0x55555658dcc0;  1 drivers
v0x5555563fff50_0 .net *"_ivl_4", 0 0, L_0x55555658da80;  1 drivers
v0x555556400040_0 .net *"_ivl_6", 0 0, L_0x55555658daf0;  1 drivers
v0x555556400120_0 .net *"_ivl_8", 0 0, L_0x55555658dbb0;  1 drivers
v0x555556400250_0 .net "c_in", 0 0, L_0x55555658d8f0;  1 drivers
v0x555556400310_0 .net "c_out", 0 0, L_0x55555658dd70;  1 drivers
v0x5555564003d0_0 .net "s", 0 0, L_0x55555658da10;  1 drivers
v0x555556400490_0 .net "x", 0 0, L_0x55555658d710;  1 drivers
v0x5555564005e0_0 .net "y", 0 0, L_0x55555658de80;  1 drivers
S_0x555556400740 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x5555563fc5d0 .param/l "i" 0 16 14, +C4<01000>;
S_0x555556400a10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556400740;
 .timescale -12 -12;
S_0x555556400bf0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556400a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555658e100 .functor XOR 1, L_0x55555658e5e0, L_0x55555658dfb0, C4<0>, C4<0>;
L_0x55555658e170 .functor XOR 1, L_0x55555658e100, L_0x55555658e870, C4<0>, C4<0>;
L_0x55555658e1e0 .functor AND 1, L_0x55555658dfb0, L_0x55555658e870, C4<1>, C4<1>;
L_0x55555658e250 .functor AND 1, L_0x55555658e5e0, L_0x55555658dfb0, C4<1>, C4<1>;
L_0x55555658e310 .functor OR 1, L_0x55555658e1e0, L_0x55555658e250, C4<0>, C4<0>;
L_0x55555658e420 .functor AND 1, L_0x55555658e5e0, L_0x55555658e870, C4<1>, C4<1>;
L_0x55555658e4d0 .functor OR 1, L_0x55555658e310, L_0x55555658e420, C4<0>, C4<0>;
v0x555556400e70_0 .net *"_ivl_0", 0 0, L_0x55555658e100;  1 drivers
v0x555556400f70_0 .net *"_ivl_10", 0 0, L_0x55555658e420;  1 drivers
v0x555556401050_0 .net *"_ivl_4", 0 0, L_0x55555658e1e0;  1 drivers
v0x555556401140_0 .net *"_ivl_6", 0 0, L_0x55555658e250;  1 drivers
v0x555556401220_0 .net *"_ivl_8", 0 0, L_0x55555658e310;  1 drivers
v0x555556401350_0 .net "c_in", 0 0, L_0x55555658e870;  1 drivers
v0x555556401410_0 .net "c_out", 0 0, L_0x55555658e4d0;  1 drivers
v0x5555564014d0_0 .net "s", 0 0, L_0x55555658e170;  1 drivers
v0x555556401590_0 .net "x", 0 0, L_0x55555658e5e0;  1 drivers
v0x5555564016e0_0 .net "y", 0 0, L_0x55555658dfb0;  1 drivers
S_0x555556401840 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x5555564019f0 .param/l "i" 0 16 14, +C4<01001>;
S_0x555556401ad0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556401840;
 .timescale -12 -12;
S_0x555556401cb0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556401ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555658e710 .functor XOR 1, L_0x55555658eea0, L_0x55555658ef40, C4<0>, C4<0>;
L_0x55555658ea80 .functor XOR 1, L_0x55555658e710, L_0x55555658e9a0, C4<0>, C4<0>;
L_0x55555658eaf0 .functor AND 1, L_0x55555658ef40, L_0x55555658e9a0, C4<1>, C4<1>;
L_0x55555658eb60 .functor AND 1, L_0x55555658eea0, L_0x55555658ef40, C4<1>, C4<1>;
L_0x55555658ebd0 .functor OR 1, L_0x55555658eaf0, L_0x55555658eb60, C4<0>, C4<0>;
L_0x55555658ece0 .functor AND 1, L_0x55555658eea0, L_0x55555658e9a0, C4<1>, C4<1>;
L_0x55555658ed90 .functor OR 1, L_0x55555658ebd0, L_0x55555658ece0, C4<0>, C4<0>;
v0x555556401f30_0 .net *"_ivl_0", 0 0, L_0x55555658e710;  1 drivers
v0x555556402030_0 .net *"_ivl_10", 0 0, L_0x55555658ece0;  1 drivers
v0x555556402110_0 .net *"_ivl_4", 0 0, L_0x55555658eaf0;  1 drivers
v0x555556402200_0 .net *"_ivl_6", 0 0, L_0x55555658eb60;  1 drivers
v0x5555564022e0_0 .net *"_ivl_8", 0 0, L_0x55555658ebd0;  1 drivers
v0x555556402410_0 .net "c_in", 0 0, L_0x55555658e9a0;  1 drivers
v0x5555564024d0_0 .net "c_out", 0 0, L_0x55555658ed90;  1 drivers
v0x555556402590_0 .net "s", 0 0, L_0x55555658ea80;  1 drivers
v0x555556402650_0 .net "x", 0 0, L_0x55555658eea0;  1 drivers
v0x5555564027a0_0 .net "y", 0 0, L_0x55555658ef40;  1 drivers
S_0x555556402900 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x555556402ab0 .param/l "i" 0 16 14, +C4<01010>;
S_0x555556402b90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556402900;
 .timescale -12 -12;
S_0x555556402d70 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556402b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555658f1f0 .functor XOR 1, L_0x55555658f6e0, L_0x55555658f070, C4<0>, C4<0>;
L_0x55555658f260 .functor XOR 1, L_0x55555658f1f0, L_0x55555658f9a0, C4<0>, C4<0>;
L_0x55555658f2d0 .functor AND 1, L_0x55555658f070, L_0x55555658f9a0, C4<1>, C4<1>;
L_0x55555658f390 .functor AND 1, L_0x55555658f6e0, L_0x55555658f070, C4<1>, C4<1>;
L_0x55555658f450 .functor OR 1, L_0x55555658f2d0, L_0x55555658f390, C4<0>, C4<0>;
L_0x55555658f560 .functor AND 1, L_0x55555658f6e0, L_0x55555658f9a0, C4<1>, C4<1>;
L_0x55555658f5d0 .functor OR 1, L_0x55555658f450, L_0x55555658f560, C4<0>, C4<0>;
v0x555556402ff0_0 .net *"_ivl_0", 0 0, L_0x55555658f1f0;  1 drivers
v0x5555564030f0_0 .net *"_ivl_10", 0 0, L_0x55555658f560;  1 drivers
v0x5555564031d0_0 .net *"_ivl_4", 0 0, L_0x55555658f2d0;  1 drivers
v0x5555564032c0_0 .net *"_ivl_6", 0 0, L_0x55555658f390;  1 drivers
v0x5555564033a0_0 .net *"_ivl_8", 0 0, L_0x55555658f450;  1 drivers
v0x5555564034d0_0 .net "c_in", 0 0, L_0x55555658f9a0;  1 drivers
v0x555556403590_0 .net "c_out", 0 0, L_0x55555658f5d0;  1 drivers
v0x555556403650_0 .net "s", 0 0, L_0x55555658f260;  1 drivers
v0x555556403710_0 .net "x", 0 0, L_0x55555658f6e0;  1 drivers
v0x555556403860_0 .net "y", 0 0, L_0x55555658f070;  1 drivers
S_0x5555564039c0 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x555556403b70 .param/l "i" 0 16 14, +C4<01011>;
S_0x555556403c50 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564039c0;
 .timescale -12 -12;
S_0x555556403e30 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556403c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x55555658f810 .functor XOR 1, L_0x55555658ff90, L_0x5555565900c0, C4<0>, C4<0>;
L_0x55555658f880 .functor XOR 1, L_0x55555658f810, L_0x555556590310, C4<0>, C4<0>;
L_0x55555658fbe0 .functor AND 1, L_0x5555565900c0, L_0x555556590310, C4<1>, C4<1>;
L_0x55555658fc50 .functor AND 1, L_0x55555658ff90, L_0x5555565900c0, C4<1>, C4<1>;
L_0x55555658fcc0 .functor OR 1, L_0x55555658fbe0, L_0x55555658fc50, C4<0>, C4<0>;
L_0x55555658fdd0 .functor AND 1, L_0x55555658ff90, L_0x555556590310, C4<1>, C4<1>;
L_0x55555658fe80 .functor OR 1, L_0x55555658fcc0, L_0x55555658fdd0, C4<0>, C4<0>;
v0x5555564040b0_0 .net *"_ivl_0", 0 0, L_0x55555658f810;  1 drivers
v0x5555564041b0_0 .net *"_ivl_10", 0 0, L_0x55555658fdd0;  1 drivers
v0x555556404290_0 .net *"_ivl_4", 0 0, L_0x55555658fbe0;  1 drivers
v0x555556404380_0 .net *"_ivl_6", 0 0, L_0x55555658fc50;  1 drivers
v0x555556404460_0 .net *"_ivl_8", 0 0, L_0x55555658fcc0;  1 drivers
v0x555556404590_0 .net "c_in", 0 0, L_0x555556590310;  1 drivers
v0x555556404650_0 .net "c_out", 0 0, L_0x55555658fe80;  1 drivers
v0x555556404710_0 .net "s", 0 0, L_0x55555658f880;  1 drivers
v0x5555564047d0_0 .net "x", 0 0, L_0x55555658ff90;  1 drivers
v0x555556404920_0 .net "y", 0 0, L_0x5555565900c0;  1 drivers
S_0x555556404a80 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x555556404c30 .param/l "i" 0 16 14, +C4<01100>;
S_0x555556404d10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556404a80;
 .timescale -12 -12;
S_0x555556404ef0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556404d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556590440 .functor XOR 1, L_0x555556590920, L_0x5555565901f0, C4<0>, C4<0>;
L_0x5555565904b0 .functor XOR 1, L_0x555556590440, L_0x555556590c10, C4<0>, C4<0>;
L_0x555556590520 .functor AND 1, L_0x5555565901f0, L_0x555556590c10, C4<1>, C4<1>;
L_0x555556590590 .functor AND 1, L_0x555556590920, L_0x5555565901f0, C4<1>, C4<1>;
L_0x555556590650 .functor OR 1, L_0x555556590520, L_0x555556590590, C4<0>, C4<0>;
L_0x555556590760 .functor AND 1, L_0x555556590920, L_0x555556590c10, C4<1>, C4<1>;
L_0x555556590810 .functor OR 1, L_0x555556590650, L_0x555556590760, C4<0>, C4<0>;
v0x555556405170_0 .net *"_ivl_0", 0 0, L_0x555556590440;  1 drivers
v0x555556405270_0 .net *"_ivl_10", 0 0, L_0x555556590760;  1 drivers
v0x555556405350_0 .net *"_ivl_4", 0 0, L_0x555556590520;  1 drivers
v0x555556405440_0 .net *"_ivl_6", 0 0, L_0x555556590590;  1 drivers
v0x555556405520_0 .net *"_ivl_8", 0 0, L_0x555556590650;  1 drivers
v0x555556405650_0 .net "c_in", 0 0, L_0x555556590c10;  1 drivers
v0x555556405710_0 .net "c_out", 0 0, L_0x555556590810;  1 drivers
v0x5555564057d0_0 .net "s", 0 0, L_0x5555565904b0;  1 drivers
v0x555556405890_0 .net "x", 0 0, L_0x555556590920;  1 drivers
v0x5555564059e0_0 .net "y", 0 0, L_0x5555565901f0;  1 drivers
S_0x555556405b40 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x555556405cf0 .param/l "i" 0 16 14, +C4<01101>;
S_0x555556405dd0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556405b40;
 .timescale -12 -12;
S_0x555556405fb0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556405dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556590290 .functor XOR 1, L_0x5555565911c0, L_0x5555565912f0, C4<0>, C4<0>;
L_0x555556590a50 .functor XOR 1, L_0x555556590290, L_0x555556590d40, C4<0>, C4<0>;
L_0x555556590ac0 .functor AND 1, L_0x5555565912f0, L_0x555556590d40, C4<1>, C4<1>;
L_0x555556590e80 .functor AND 1, L_0x5555565911c0, L_0x5555565912f0, C4<1>, C4<1>;
L_0x555556590ef0 .functor OR 1, L_0x555556590ac0, L_0x555556590e80, C4<0>, C4<0>;
L_0x555556591000 .functor AND 1, L_0x5555565911c0, L_0x555556590d40, C4<1>, C4<1>;
L_0x5555565910b0 .functor OR 1, L_0x555556590ef0, L_0x555556591000, C4<0>, C4<0>;
v0x555556406230_0 .net *"_ivl_0", 0 0, L_0x555556590290;  1 drivers
v0x555556406330_0 .net *"_ivl_10", 0 0, L_0x555556591000;  1 drivers
v0x555556406410_0 .net *"_ivl_4", 0 0, L_0x555556590ac0;  1 drivers
v0x555556406500_0 .net *"_ivl_6", 0 0, L_0x555556590e80;  1 drivers
v0x5555564065e0_0 .net *"_ivl_8", 0 0, L_0x555556590ef0;  1 drivers
v0x555556406710_0 .net "c_in", 0 0, L_0x555556590d40;  1 drivers
v0x5555564067d0_0 .net "c_out", 0 0, L_0x5555565910b0;  1 drivers
v0x555556406890_0 .net "s", 0 0, L_0x555556590a50;  1 drivers
v0x555556406950_0 .net "x", 0 0, L_0x5555565911c0;  1 drivers
v0x555556406aa0_0 .net "y", 0 0, L_0x5555565912f0;  1 drivers
S_0x555556406c00 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x555556406db0 .param/l "i" 0 16 14, +C4<01110>;
S_0x555556406e90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556406c00;
 .timescale -12 -12;
S_0x555556407070 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556406e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556591570 .functor XOR 1, L_0x555556591a50, L_0x555556591420, C4<0>, C4<0>;
L_0x5555565915e0 .functor XOR 1, L_0x555556591570, L_0x555556592100, C4<0>, C4<0>;
L_0x555556591650 .functor AND 1, L_0x555556591420, L_0x555556592100, C4<1>, C4<1>;
L_0x5555565916c0 .functor AND 1, L_0x555556591a50, L_0x555556591420, C4<1>, C4<1>;
L_0x555556591780 .functor OR 1, L_0x555556591650, L_0x5555565916c0, C4<0>, C4<0>;
L_0x555556591890 .functor AND 1, L_0x555556591a50, L_0x555556592100, C4<1>, C4<1>;
L_0x555556591940 .functor OR 1, L_0x555556591780, L_0x555556591890, C4<0>, C4<0>;
v0x5555564072f0_0 .net *"_ivl_0", 0 0, L_0x555556591570;  1 drivers
v0x5555564073f0_0 .net *"_ivl_10", 0 0, L_0x555556591890;  1 drivers
v0x5555564074d0_0 .net *"_ivl_4", 0 0, L_0x555556591650;  1 drivers
v0x5555564075c0_0 .net *"_ivl_6", 0 0, L_0x5555565916c0;  1 drivers
v0x5555564076a0_0 .net *"_ivl_8", 0 0, L_0x555556591780;  1 drivers
v0x5555564077d0_0 .net "c_in", 0 0, L_0x555556592100;  1 drivers
v0x555556407890_0 .net "c_out", 0 0, L_0x555556591940;  1 drivers
v0x555556407950_0 .net "s", 0 0, L_0x5555565915e0;  1 drivers
v0x555556407a10_0 .net "x", 0 0, L_0x555556591a50;  1 drivers
v0x555556407b60_0 .net "y", 0 0, L_0x555556591420;  1 drivers
S_0x555556407cc0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x555556407e70 .param/l "i" 0 16 14, +C4<01111>;
S_0x555556407f50 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556407cc0;
 .timescale -12 -12;
S_0x555556408130 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556407f50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556591d90 .functor XOR 1, L_0x555556592730, L_0x555556592860, C4<0>, C4<0>;
L_0x555556591e00 .functor XOR 1, L_0x555556591d90, L_0x555556592230, C4<0>, C4<0>;
L_0x555556591e70 .functor AND 1, L_0x555556592860, L_0x555556592230, C4<1>, C4<1>;
L_0x5555565923a0 .functor AND 1, L_0x555556592730, L_0x555556592860, C4<1>, C4<1>;
L_0x555556592460 .functor OR 1, L_0x555556591e70, L_0x5555565923a0, C4<0>, C4<0>;
L_0x555556592570 .functor AND 1, L_0x555556592730, L_0x555556592230, C4<1>, C4<1>;
L_0x555556592620 .functor OR 1, L_0x555556592460, L_0x555556592570, C4<0>, C4<0>;
v0x5555564083b0_0 .net *"_ivl_0", 0 0, L_0x555556591d90;  1 drivers
v0x5555564084b0_0 .net *"_ivl_10", 0 0, L_0x555556592570;  1 drivers
v0x555556408590_0 .net *"_ivl_4", 0 0, L_0x555556591e70;  1 drivers
v0x555556408680_0 .net *"_ivl_6", 0 0, L_0x5555565923a0;  1 drivers
v0x555556408760_0 .net *"_ivl_8", 0 0, L_0x555556592460;  1 drivers
v0x555556408890_0 .net "c_in", 0 0, L_0x555556592230;  1 drivers
v0x555556408950_0 .net "c_out", 0 0, L_0x555556592620;  1 drivers
v0x555556408a10_0 .net "s", 0 0, L_0x555556591e00;  1 drivers
v0x555556408ad0_0 .net "x", 0 0, L_0x555556592730;  1 drivers
v0x555556408c20_0 .net "y", 0 0, L_0x555556592860;  1 drivers
S_0x555556408d80 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x5555563f8340;
 .timescale -12 -12;
P_0x555556409040 .param/l "i" 0 16 14, +C4<010000>;
S_0x555556409120 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556408d80;
 .timescale -12 -12;
S_0x555556409300 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556409120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x555556592b10 .functor XOR 1, L_0x555556592fb0, L_0x555556592990, C4<0>, C4<0>;
L_0x555556592b80 .functor XOR 1, L_0x555556592b10, L_0x555556593270, C4<0>, C4<0>;
L_0x555556592bf0 .functor AND 1, L_0x555556592990, L_0x555556593270, C4<1>, C4<1>;
L_0x555556592c60 .functor AND 1, L_0x555556592fb0, L_0x555556592990, C4<1>, C4<1>;
L_0x555556592d20 .functor OR 1, L_0x555556592bf0, L_0x555556592c60, C4<0>, C4<0>;
L_0x555556592e30 .functor AND 1, L_0x555556592fb0, L_0x555556593270, C4<1>, C4<1>;
L_0x555556592ea0 .functor OR 1, L_0x555556592d20, L_0x555556592e30, C4<0>, C4<0>;
v0x555556409580_0 .net *"_ivl_0", 0 0, L_0x555556592b10;  1 drivers
v0x555556409680_0 .net *"_ivl_10", 0 0, L_0x555556592e30;  1 drivers
v0x555556409760_0 .net *"_ivl_4", 0 0, L_0x555556592bf0;  1 drivers
v0x555556409850_0 .net *"_ivl_6", 0 0, L_0x555556592c60;  1 drivers
v0x555556409930_0 .net *"_ivl_8", 0 0, L_0x555556592d20;  1 drivers
v0x555556409a60_0 .net "c_in", 0 0, L_0x555556593270;  1 drivers
v0x555556409b20_0 .net "c_out", 0 0, L_0x555556592ea0;  1 drivers
v0x555556409be0_0 .net "s", 0 0, L_0x555556592b80;  1 drivers
v0x555556409ca0_0 .net "x", 0 0, L_0x555556592fb0;  1 drivers
v0x555556409d60_0 .net "y", 0 0, L_0x555556592990;  1 drivers
S_0x55555640e2f0 .scope generate, "bfs[3]" "bfs[3]" 14 20, 14 20 0, S_0x55555631eb90;
 .timescale -12 -12;
P_0x55555640e4f0 .param/l "i" 0 14 20, +C4<011>;
S_0x55555640e5d0 .scope module, "butterfly" "bfprocessor" 14 22, 15 1 0, S_0x55555640e2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A_re";
    .port_info 2 /INPUT 8 "A_im";
    .port_info 3 /INPUT 8 "B_re";
    .port_info 4 /INPUT 8 "B_im";
    .port_info 5 /INPUT 8 "i_C";
    .port_info 6 /INPUT 9 "C_plus_S";
    .port_info 7 /INPUT 9 "C_minus_S";
    .port_info 8 /INPUT 1 "start_calc";
    .port_info 9 /OUTPUT 1 "data_valid";
    .port_info 10 /OUTPUT 8 "D_re";
    .port_info 11 /OUTPUT 8 "D_im";
    .port_info 12 /OUTPUT 8 "E_re";
    .port_info 13 /OUTPUT 8 "E_im";
v0x5555564ab990_0 .net "A_im", 7 0, L_0x5555565aa4d0;  1 drivers
v0x5555564aba90_0 .net "A_re", 7 0, L_0x5555565edb40;  1 drivers
v0x5555564abb70_0 .net "B_im", 7 0, L_0x5555565edbe0;  1 drivers
v0x5555564abc70_0 .net "B_re", 7 0, L_0x5555565edeb0;  1 drivers
v0x5555564abd40_0 .net "C_minus_S", 8 0, L_0x5555565ee1a0;  1 drivers
v0x5555564abe80_0 .net "C_plus_S", 8 0, L_0x5555565edf50;  1 drivers
v0x5555564abf90_0 .var "D_im", 7 0;
v0x5555564ac070_0 .var "D_re", 7 0;
v0x5555564ac150_0 .net "E_im", 7 0, L_0x5555565584e0;  1 drivers
v0x5555564ac210_0 .net "E_re", 7 0, L_0x5555565d7f20;  1 drivers
v0x5555564ac2b0_0 .net *"_ivl_13", 0 0, L_0x5555565e2560;  1 drivers
v0x5555564ac370_0 .net *"_ivl_17", 0 0, L_0x5555565e2790;  1 drivers
v0x5555564ac450_0 .net *"_ivl_21", 0 0, L_0x5555565e7be0;  1 drivers
v0x5555564ac530_0 .net *"_ivl_25", 0 0, L_0x5555565e7d90;  1 drivers
v0x5555564ac610_0 .net *"_ivl_29", 0 0, L_0x5555565ed2b0;  1 drivers
v0x5555564ac6f0_0 .net *"_ivl_33", 0 0, L_0x5555565ed480;  1 drivers
v0x5555564ac7d0_0 .net *"_ivl_5", 0 0, L_0x5555565dd200;  1 drivers
v0x5555564ac9c0_0 .net *"_ivl_9", 0 0, L_0x5555565dd3e0;  1 drivers
v0x5555564acaa0_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555564acb40_0 .net "data_valid", 0 0, L_0x5555565d7e10;  1 drivers
v0x5555564acbe0_0 .net "i_C", 7 0, L_0x5555565ee020;  1 drivers
v0x5555564acc80_0 .net "start_calc", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x5555564acd20_0 .net "w_d_im", 8 0, L_0x5555565e1b60;  1 drivers
v0x5555564acde0_0 .net "w_d_re", 8 0, L_0x5555565dc800;  1 drivers
v0x5555564aceb0_0 .net "w_e_im", 8 0, L_0x5555565e7120;  1 drivers
v0x5555564acf80_0 .net "w_e_re", 8 0, L_0x5555565ec7f0;  1 drivers
v0x5555564ad050_0 .net "w_neg_b_im", 7 0, L_0x5555565ed9a0;  1 drivers
v0x5555564ad120_0 .net "w_neg_b_re", 7 0, L_0x5555565ed770;  1 drivers
L_0x5555565d7fe0 .part L_0x5555565ec7f0, 1, 8;
L_0x5555565d8110 .part L_0x5555565e7120, 1, 8;
L_0x5555565dd200 .part L_0x5555565edb40, 7, 1;
L_0x5555565dd2a0 .concat [ 8 1 0 0], L_0x5555565edb40, L_0x5555565dd200;
L_0x5555565dd3e0 .part L_0x5555565edeb0, 7, 1;
L_0x5555565dd4d0 .concat [ 8 1 0 0], L_0x5555565edeb0, L_0x5555565dd3e0;
L_0x5555565e2560 .part L_0x5555565aa4d0, 7, 1;
L_0x5555565e2600 .concat [ 8 1 0 0], L_0x5555565aa4d0, L_0x5555565e2560;
L_0x5555565e2790 .part L_0x5555565edbe0, 7, 1;
L_0x5555565e2880 .concat [ 8 1 0 0], L_0x5555565edbe0, L_0x5555565e2790;
L_0x5555565e7be0 .part L_0x5555565aa4d0, 7, 1;
L_0x5555565e7c80 .concat [ 8 1 0 0], L_0x5555565aa4d0, L_0x5555565e7be0;
L_0x5555565e7d90 .part L_0x5555565ed9a0, 7, 1;
L_0x5555565e7e80 .concat [ 8 1 0 0], L_0x5555565ed9a0, L_0x5555565e7d90;
L_0x5555565ed2b0 .part L_0x5555565edb40, 7, 1;
L_0x5555565ed350 .concat [ 8 1 0 0], L_0x5555565edb40, L_0x5555565ed2b0;
L_0x5555565ed480 .part L_0x5555565ed770, 7, 1;
L_0x5555565ed570 .concat [ 8 1 0 0], L_0x5555565ed770, L_0x5555565ed480;
S_0x55555640e7b0 .scope module, "adder_D_im" "N_bit_adder" 15 51, 16 1 0, S_0x55555640e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555640e9b0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x555556417cb0_0 .net "answer", 8 0, L_0x5555565e1b60;  alias, 1 drivers
v0x555556417db0_0 .net "carry", 8 0, L_0x5555565e2100;  1 drivers
v0x555556417e90_0 .net "carry_out", 0 0, L_0x5555565e1df0;  1 drivers
v0x555556417f30_0 .net "input1", 8 0, L_0x5555565e2600;  1 drivers
v0x555556418010_0 .net "input2", 8 0, L_0x5555565e2880;  1 drivers
L_0x5555565dd740 .part L_0x5555565e2600, 0, 1;
L_0x5555565dd7e0 .part L_0x5555565e2880, 0, 1;
L_0x5555565dde50 .part L_0x5555565e2600, 1, 1;
L_0x5555565ddef0 .part L_0x5555565e2880, 1, 1;
L_0x5555565de020 .part L_0x5555565e2100, 0, 1;
L_0x5555565de6d0 .part L_0x5555565e2600, 2, 1;
L_0x5555565de840 .part L_0x5555565e2880, 2, 1;
L_0x5555565de970 .part L_0x5555565e2100, 1, 1;
L_0x5555565defe0 .part L_0x5555565e2600, 3, 1;
L_0x5555565df1a0 .part L_0x5555565e2880, 3, 1;
L_0x5555565df360 .part L_0x5555565e2100, 2, 1;
L_0x5555565df880 .part L_0x5555565e2600, 4, 1;
L_0x5555565dfa20 .part L_0x5555565e2880, 4, 1;
L_0x5555565dfb50 .part L_0x5555565e2100, 3, 1;
L_0x5555565e0130 .part L_0x5555565e2600, 5, 1;
L_0x5555565e0260 .part L_0x5555565e2880, 5, 1;
L_0x5555565e0420 .part L_0x5555565e2100, 4, 1;
L_0x5555565e0a30 .part L_0x5555565e2600, 6, 1;
L_0x5555565e0c00 .part L_0x5555565e2880, 6, 1;
L_0x5555565e0ca0 .part L_0x5555565e2100, 5, 1;
L_0x5555565e0b60 .part L_0x5555565e2600, 7, 1;
L_0x5555565e13f0 .part L_0x5555565e2880, 7, 1;
L_0x5555565e0dd0 .part L_0x5555565e2100, 6, 1;
L_0x5555565e1a30 .part L_0x5555565e2600, 8, 1;
L_0x5555565e1490 .part L_0x5555565e2880, 8, 1;
L_0x5555565e1cc0 .part L_0x5555565e2100, 7, 1;
LS_0x5555565e1b60_0_0 .concat8 [ 1 1 1 1], L_0x5555565dd5c0, L_0x5555565dd8f0, L_0x5555565de1c0, L_0x5555565deb60;
LS_0x5555565e1b60_0_4 .concat8 [ 1 1 1 1], L_0x5555565df500, L_0x5555565dfd10, L_0x5555565e05c0, L_0x5555565e0ef0;
LS_0x5555565e1b60_0_8 .concat8 [ 1 0 0 0], L_0x5555565e15c0;
L_0x5555565e1b60 .concat8 [ 4 4 1 0], LS_0x5555565e1b60_0_0, LS_0x5555565e1b60_0_4, LS_0x5555565e1b60_0_8;
LS_0x5555565e2100_0_0 .concat8 [ 1 1 1 1], L_0x5555565dd630, L_0x5555565ddd40, L_0x5555565de5c0, L_0x5555565deed0;
LS_0x5555565e2100_0_4 .concat8 [ 1 1 1 1], L_0x5555565df770, L_0x5555565e0020, L_0x5555565e0920, L_0x5555565e1250;
LS_0x5555565e2100_0_8 .concat8 [ 1 0 0 0], L_0x5555565e1920;
L_0x5555565e2100 .concat8 [ 4 4 1 0], LS_0x5555565e2100_0_0, LS_0x5555565e2100_0_4, LS_0x5555565e2100_0_8;
L_0x5555565e1df0 .part L_0x5555565e2100, 8, 1;
S_0x55555640eb20 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x55555640e7b0;
 .timescale -12 -12;
P_0x55555640ed40 .param/l "i" 0 16 14, +C4<00>;
S_0x55555640ee20 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x55555640eb20;
 .timescale -12 -12;
S_0x55555640f000 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x55555640ee20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565dd5c0 .functor XOR 1, L_0x5555565dd740, L_0x5555565dd7e0, C4<0>, C4<0>;
L_0x5555565dd630 .functor AND 1, L_0x5555565dd740, L_0x5555565dd7e0, C4<1>, C4<1>;
v0x55555640f2a0_0 .net "c", 0 0, L_0x5555565dd630;  1 drivers
v0x55555640f380_0 .net "s", 0 0, L_0x5555565dd5c0;  1 drivers
v0x55555640f440_0 .net "x", 0 0, L_0x5555565dd740;  1 drivers
v0x55555640f510_0 .net "y", 0 0, L_0x5555565dd7e0;  1 drivers
S_0x55555640f680 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x55555640e7b0;
 .timescale -12 -12;
P_0x55555640f8a0 .param/l "i" 0 16 14, +C4<01>;
S_0x55555640f960 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555640f680;
 .timescale -12 -12;
S_0x55555640fb40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555640f960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565dd880 .functor XOR 1, L_0x5555565dde50, L_0x5555565ddef0, C4<0>, C4<0>;
L_0x5555565dd8f0 .functor XOR 1, L_0x5555565dd880, L_0x5555565de020, C4<0>, C4<0>;
L_0x5555565dd9b0 .functor AND 1, L_0x5555565ddef0, L_0x5555565de020, C4<1>, C4<1>;
L_0x5555565ddac0 .functor AND 1, L_0x5555565dde50, L_0x5555565ddef0, C4<1>, C4<1>;
L_0x5555565ddb80 .functor OR 1, L_0x5555565dd9b0, L_0x5555565ddac0, C4<0>, C4<0>;
L_0x5555565ddc90 .functor AND 1, L_0x5555565dde50, L_0x5555565de020, C4<1>, C4<1>;
L_0x5555565ddd40 .functor OR 1, L_0x5555565ddb80, L_0x5555565ddc90, C4<0>, C4<0>;
v0x55555640fdc0_0 .net *"_ivl_0", 0 0, L_0x5555565dd880;  1 drivers
v0x55555640fec0_0 .net *"_ivl_10", 0 0, L_0x5555565ddc90;  1 drivers
v0x55555640ffa0_0 .net *"_ivl_4", 0 0, L_0x5555565dd9b0;  1 drivers
v0x555556410090_0 .net *"_ivl_6", 0 0, L_0x5555565ddac0;  1 drivers
v0x555556410170_0 .net *"_ivl_8", 0 0, L_0x5555565ddb80;  1 drivers
v0x5555564102a0_0 .net "c_in", 0 0, L_0x5555565de020;  1 drivers
v0x555556410360_0 .net "c_out", 0 0, L_0x5555565ddd40;  1 drivers
v0x555556410420_0 .net "s", 0 0, L_0x5555565dd8f0;  1 drivers
v0x5555564104e0_0 .net "x", 0 0, L_0x5555565dde50;  1 drivers
v0x5555564105a0_0 .net "y", 0 0, L_0x5555565ddef0;  1 drivers
S_0x555556410700 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x55555640e7b0;
 .timescale -12 -12;
P_0x5555564108b0 .param/l "i" 0 16 14, +C4<010>;
S_0x555556410970 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556410700;
 .timescale -12 -12;
S_0x555556410b50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556410970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565de150 .functor XOR 1, L_0x5555565de6d0, L_0x5555565de840, C4<0>, C4<0>;
L_0x5555565de1c0 .functor XOR 1, L_0x5555565de150, L_0x5555565de970, C4<0>, C4<0>;
L_0x5555565de230 .functor AND 1, L_0x5555565de840, L_0x5555565de970, C4<1>, C4<1>;
L_0x5555565de340 .functor AND 1, L_0x5555565de6d0, L_0x5555565de840, C4<1>, C4<1>;
L_0x5555565de400 .functor OR 1, L_0x5555565de230, L_0x5555565de340, C4<0>, C4<0>;
L_0x5555565de510 .functor AND 1, L_0x5555565de6d0, L_0x5555565de970, C4<1>, C4<1>;
L_0x5555565de5c0 .functor OR 1, L_0x5555565de400, L_0x5555565de510, C4<0>, C4<0>;
v0x555556410e00_0 .net *"_ivl_0", 0 0, L_0x5555565de150;  1 drivers
v0x555556410f00_0 .net *"_ivl_10", 0 0, L_0x5555565de510;  1 drivers
v0x555556410fe0_0 .net *"_ivl_4", 0 0, L_0x5555565de230;  1 drivers
v0x5555564110d0_0 .net *"_ivl_6", 0 0, L_0x5555565de340;  1 drivers
v0x5555564111b0_0 .net *"_ivl_8", 0 0, L_0x5555565de400;  1 drivers
v0x5555564112e0_0 .net "c_in", 0 0, L_0x5555565de970;  1 drivers
v0x5555564113a0_0 .net "c_out", 0 0, L_0x5555565de5c0;  1 drivers
v0x555556411460_0 .net "s", 0 0, L_0x5555565de1c0;  1 drivers
v0x555556411520_0 .net "x", 0 0, L_0x5555565de6d0;  1 drivers
v0x555556411670_0 .net "y", 0 0, L_0x5555565de840;  1 drivers
S_0x5555564117d0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x55555640e7b0;
 .timescale -12 -12;
P_0x555556411980 .param/l "i" 0 16 14, +C4<011>;
S_0x555556411a60 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564117d0;
 .timescale -12 -12;
S_0x555556411c40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556411a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565deaf0 .functor XOR 1, L_0x5555565defe0, L_0x5555565df1a0, C4<0>, C4<0>;
L_0x5555565deb60 .functor XOR 1, L_0x5555565deaf0, L_0x5555565df360, C4<0>, C4<0>;
L_0x5555565debd0 .functor AND 1, L_0x5555565df1a0, L_0x5555565df360, C4<1>, C4<1>;
L_0x5555565dec90 .functor AND 1, L_0x5555565defe0, L_0x5555565df1a0, C4<1>, C4<1>;
L_0x5555565ded50 .functor OR 1, L_0x5555565debd0, L_0x5555565dec90, C4<0>, C4<0>;
L_0x5555565dee60 .functor AND 1, L_0x5555565defe0, L_0x5555565df360, C4<1>, C4<1>;
L_0x5555565deed0 .functor OR 1, L_0x5555565ded50, L_0x5555565dee60, C4<0>, C4<0>;
v0x555556411ec0_0 .net *"_ivl_0", 0 0, L_0x5555565deaf0;  1 drivers
v0x555556411fc0_0 .net *"_ivl_10", 0 0, L_0x5555565dee60;  1 drivers
v0x5555564120a0_0 .net *"_ivl_4", 0 0, L_0x5555565debd0;  1 drivers
v0x555556412190_0 .net *"_ivl_6", 0 0, L_0x5555565dec90;  1 drivers
v0x555556412270_0 .net *"_ivl_8", 0 0, L_0x5555565ded50;  1 drivers
v0x5555564123a0_0 .net "c_in", 0 0, L_0x5555565df360;  1 drivers
v0x555556412460_0 .net "c_out", 0 0, L_0x5555565deed0;  1 drivers
v0x555556412520_0 .net "s", 0 0, L_0x5555565deb60;  1 drivers
v0x5555564125e0_0 .net "x", 0 0, L_0x5555565defe0;  1 drivers
v0x555556412730_0 .net "y", 0 0, L_0x5555565df1a0;  1 drivers
S_0x555556412890 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x55555640e7b0;
 .timescale -12 -12;
P_0x555556412a90 .param/l "i" 0 16 14, +C4<0100>;
S_0x555556412b70 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556412890;
 .timescale -12 -12;
S_0x555556412d50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556412b70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565df490 .functor XOR 1, L_0x5555565df880, L_0x5555565dfa20, C4<0>, C4<0>;
L_0x5555565df500 .functor XOR 1, L_0x5555565df490, L_0x5555565dfb50, C4<0>, C4<0>;
L_0x5555565df570 .functor AND 1, L_0x5555565dfa20, L_0x5555565dfb50, C4<1>, C4<1>;
L_0x5555565df5e0 .functor AND 1, L_0x5555565df880, L_0x5555565dfa20, C4<1>, C4<1>;
L_0x5555565df650 .functor OR 1, L_0x5555565df570, L_0x5555565df5e0, C4<0>, C4<0>;
L_0x5555565df6c0 .functor AND 1, L_0x5555565df880, L_0x5555565dfb50, C4<1>, C4<1>;
L_0x5555565df770 .functor OR 1, L_0x5555565df650, L_0x5555565df6c0, C4<0>, C4<0>;
v0x555556412fd0_0 .net *"_ivl_0", 0 0, L_0x5555565df490;  1 drivers
v0x5555564130d0_0 .net *"_ivl_10", 0 0, L_0x5555565df6c0;  1 drivers
v0x5555564131b0_0 .net *"_ivl_4", 0 0, L_0x5555565df570;  1 drivers
v0x555556413270_0 .net *"_ivl_6", 0 0, L_0x5555565df5e0;  1 drivers
v0x555556413350_0 .net *"_ivl_8", 0 0, L_0x5555565df650;  1 drivers
v0x555556413480_0 .net "c_in", 0 0, L_0x5555565dfb50;  1 drivers
v0x555556413540_0 .net "c_out", 0 0, L_0x5555565df770;  1 drivers
v0x555556413600_0 .net "s", 0 0, L_0x5555565df500;  1 drivers
v0x5555564136c0_0 .net "x", 0 0, L_0x5555565df880;  1 drivers
v0x555556413810_0 .net "y", 0 0, L_0x5555565dfa20;  1 drivers
S_0x555556413970 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x55555640e7b0;
 .timescale -12 -12;
P_0x555556413b20 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556413c00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556413970;
 .timescale -12 -12;
S_0x555556413de0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556413c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565df9b0 .functor XOR 1, L_0x5555565e0130, L_0x5555565e0260, C4<0>, C4<0>;
L_0x5555565dfd10 .functor XOR 1, L_0x5555565df9b0, L_0x5555565e0420, C4<0>, C4<0>;
L_0x5555565dfd80 .functor AND 1, L_0x5555565e0260, L_0x5555565e0420, C4<1>, C4<1>;
L_0x5555565dfdf0 .functor AND 1, L_0x5555565e0130, L_0x5555565e0260, C4<1>, C4<1>;
L_0x5555565dfe60 .functor OR 1, L_0x5555565dfd80, L_0x5555565dfdf0, C4<0>, C4<0>;
L_0x5555565dff70 .functor AND 1, L_0x5555565e0130, L_0x5555565e0420, C4<1>, C4<1>;
L_0x5555565e0020 .functor OR 1, L_0x5555565dfe60, L_0x5555565dff70, C4<0>, C4<0>;
v0x555556414060_0 .net *"_ivl_0", 0 0, L_0x5555565df9b0;  1 drivers
v0x555556414160_0 .net *"_ivl_10", 0 0, L_0x5555565dff70;  1 drivers
v0x555556414240_0 .net *"_ivl_4", 0 0, L_0x5555565dfd80;  1 drivers
v0x555556414330_0 .net *"_ivl_6", 0 0, L_0x5555565dfdf0;  1 drivers
v0x555556414410_0 .net *"_ivl_8", 0 0, L_0x5555565dfe60;  1 drivers
v0x555556414540_0 .net "c_in", 0 0, L_0x5555565e0420;  1 drivers
v0x555556414600_0 .net "c_out", 0 0, L_0x5555565e0020;  1 drivers
v0x5555564146c0_0 .net "s", 0 0, L_0x5555565dfd10;  1 drivers
v0x555556414780_0 .net "x", 0 0, L_0x5555565e0130;  1 drivers
v0x5555564148d0_0 .net "y", 0 0, L_0x5555565e0260;  1 drivers
S_0x555556414a30 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x55555640e7b0;
 .timescale -12 -12;
P_0x555556414be0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555556414cc0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556414a30;
 .timescale -12 -12;
S_0x555556414ea0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556414cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e0550 .functor XOR 1, L_0x5555565e0a30, L_0x5555565e0c00, C4<0>, C4<0>;
L_0x5555565e05c0 .functor XOR 1, L_0x5555565e0550, L_0x5555565e0ca0, C4<0>, C4<0>;
L_0x5555565e0630 .functor AND 1, L_0x5555565e0c00, L_0x5555565e0ca0, C4<1>, C4<1>;
L_0x5555565e06a0 .functor AND 1, L_0x5555565e0a30, L_0x5555565e0c00, C4<1>, C4<1>;
L_0x5555565e0760 .functor OR 1, L_0x5555565e0630, L_0x5555565e06a0, C4<0>, C4<0>;
L_0x5555565e0870 .functor AND 1, L_0x5555565e0a30, L_0x5555565e0ca0, C4<1>, C4<1>;
L_0x5555565e0920 .functor OR 1, L_0x5555565e0760, L_0x5555565e0870, C4<0>, C4<0>;
v0x555556415120_0 .net *"_ivl_0", 0 0, L_0x5555565e0550;  1 drivers
v0x555556415220_0 .net *"_ivl_10", 0 0, L_0x5555565e0870;  1 drivers
v0x555556415300_0 .net *"_ivl_4", 0 0, L_0x5555565e0630;  1 drivers
v0x5555564153f0_0 .net *"_ivl_6", 0 0, L_0x5555565e06a0;  1 drivers
v0x5555564154d0_0 .net *"_ivl_8", 0 0, L_0x5555565e0760;  1 drivers
v0x555556415600_0 .net "c_in", 0 0, L_0x5555565e0ca0;  1 drivers
v0x5555564156c0_0 .net "c_out", 0 0, L_0x5555565e0920;  1 drivers
v0x555556415780_0 .net "s", 0 0, L_0x5555565e05c0;  1 drivers
v0x555556415840_0 .net "x", 0 0, L_0x5555565e0a30;  1 drivers
v0x555556415990_0 .net "y", 0 0, L_0x5555565e0c00;  1 drivers
S_0x555556415af0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x55555640e7b0;
 .timescale -12 -12;
P_0x555556415ca0 .param/l "i" 0 16 14, +C4<0111>;
S_0x555556415d80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556415af0;
 .timescale -12 -12;
S_0x555556415f60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556415d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e0e80 .functor XOR 1, L_0x5555565e0b60, L_0x5555565e13f0, C4<0>, C4<0>;
L_0x5555565e0ef0 .functor XOR 1, L_0x5555565e0e80, L_0x5555565e0dd0, C4<0>, C4<0>;
L_0x5555565e0f60 .functor AND 1, L_0x5555565e13f0, L_0x5555565e0dd0, C4<1>, C4<1>;
L_0x5555565e0fd0 .functor AND 1, L_0x5555565e0b60, L_0x5555565e13f0, C4<1>, C4<1>;
L_0x5555565e1090 .functor OR 1, L_0x5555565e0f60, L_0x5555565e0fd0, C4<0>, C4<0>;
L_0x5555565e11a0 .functor AND 1, L_0x5555565e0b60, L_0x5555565e0dd0, C4<1>, C4<1>;
L_0x5555565e1250 .functor OR 1, L_0x5555565e1090, L_0x5555565e11a0, C4<0>, C4<0>;
v0x5555564161e0_0 .net *"_ivl_0", 0 0, L_0x5555565e0e80;  1 drivers
v0x5555564162e0_0 .net *"_ivl_10", 0 0, L_0x5555565e11a0;  1 drivers
v0x5555564163c0_0 .net *"_ivl_4", 0 0, L_0x5555565e0f60;  1 drivers
v0x5555564164b0_0 .net *"_ivl_6", 0 0, L_0x5555565e0fd0;  1 drivers
v0x555556416590_0 .net *"_ivl_8", 0 0, L_0x5555565e1090;  1 drivers
v0x5555564166c0_0 .net "c_in", 0 0, L_0x5555565e0dd0;  1 drivers
v0x555556416780_0 .net "c_out", 0 0, L_0x5555565e1250;  1 drivers
v0x555556416840_0 .net "s", 0 0, L_0x5555565e0ef0;  1 drivers
v0x555556416900_0 .net "x", 0 0, L_0x5555565e0b60;  1 drivers
v0x555556416a50_0 .net "y", 0 0, L_0x5555565e13f0;  1 drivers
S_0x555556416bb0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x55555640e7b0;
 .timescale -12 -12;
P_0x555556412a40 .param/l "i" 0 16 14, +C4<01000>;
S_0x555556416e80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556416bb0;
 .timescale -12 -12;
S_0x555556417060 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556416e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e1550 .functor XOR 1, L_0x5555565e1a30, L_0x5555565e1490, C4<0>, C4<0>;
L_0x5555565e15c0 .functor XOR 1, L_0x5555565e1550, L_0x5555565e1cc0, C4<0>, C4<0>;
L_0x5555565e1630 .functor AND 1, L_0x5555565e1490, L_0x5555565e1cc0, C4<1>, C4<1>;
L_0x5555565e16a0 .functor AND 1, L_0x5555565e1a30, L_0x5555565e1490, C4<1>, C4<1>;
L_0x5555565e1760 .functor OR 1, L_0x5555565e1630, L_0x5555565e16a0, C4<0>, C4<0>;
L_0x5555565e1870 .functor AND 1, L_0x5555565e1a30, L_0x5555565e1cc0, C4<1>, C4<1>;
L_0x5555565e1920 .functor OR 1, L_0x5555565e1760, L_0x5555565e1870, C4<0>, C4<0>;
v0x5555564172e0_0 .net *"_ivl_0", 0 0, L_0x5555565e1550;  1 drivers
v0x5555564173e0_0 .net *"_ivl_10", 0 0, L_0x5555565e1870;  1 drivers
v0x5555564174c0_0 .net *"_ivl_4", 0 0, L_0x5555565e1630;  1 drivers
v0x5555564175b0_0 .net *"_ivl_6", 0 0, L_0x5555565e16a0;  1 drivers
v0x555556417690_0 .net *"_ivl_8", 0 0, L_0x5555565e1760;  1 drivers
v0x5555564177c0_0 .net "c_in", 0 0, L_0x5555565e1cc0;  1 drivers
v0x555556417880_0 .net "c_out", 0 0, L_0x5555565e1920;  1 drivers
v0x555556417940_0 .net "s", 0 0, L_0x5555565e15c0;  1 drivers
v0x555556417a00_0 .net "x", 0 0, L_0x5555565e1a30;  1 drivers
v0x555556417b50_0 .net "y", 0 0, L_0x5555565e1490;  1 drivers
S_0x555556418170 .scope module, "adder_D_re" "N_bit_adder" 15 42, 16 1 0, S_0x55555640e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556418370 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x5555564216b0_0 .net "answer", 8 0, L_0x5555565dc800;  alias, 1 drivers
v0x5555564217b0_0 .net "carry", 8 0, L_0x5555565dcda0;  1 drivers
v0x555556421890_0 .net "carry_out", 0 0, L_0x5555565dca90;  1 drivers
v0x555556421930_0 .net "input1", 8 0, L_0x5555565dd2a0;  1 drivers
v0x555556421a10_0 .net "input2", 8 0, L_0x5555565dd4d0;  1 drivers
L_0x5555565d8370 .part L_0x5555565dd2a0, 0, 1;
L_0x5555565d8410 .part L_0x5555565dd4d0, 0, 1;
L_0x5555565d8a40 .part L_0x5555565dd2a0, 1, 1;
L_0x5555565d8b70 .part L_0x5555565dd4d0, 1, 1;
L_0x5555565d8ca0 .part L_0x5555565dcda0, 0, 1;
L_0x5555565d9310 .part L_0x5555565dd2a0, 2, 1;
L_0x5555565d9440 .part L_0x5555565dd4d0, 2, 1;
L_0x5555565d9570 .part L_0x5555565dcda0, 1, 1;
L_0x5555565d9be0 .part L_0x5555565dd2a0, 3, 1;
L_0x5555565d9da0 .part L_0x5555565dd4d0, 3, 1;
L_0x5555565d9fc0 .part L_0x5555565dcda0, 2, 1;
L_0x5555565da4a0 .part L_0x5555565dd2a0, 4, 1;
L_0x5555565da640 .part L_0x5555565dd4d0, 4, 1;
L_0x5555565da770 .part L_0x5555565dcda0, 3, 1;
L_0x5555565dadd0 .part L_0x5555565dd2a0, 5, 1;
L_0x5555565daf00 .part L_0x5555565dd4d0, 5, 1;
L_0x5555565db0c0 .part L_0x5555565dcda0, 4, 1;
L_0x5555565db6d0 .part L_0x5555565dd2a0, 6, 1;
L_0x5555565db8a0 .part L_0x5555565dd4d0, 6, 1;
L_0x5555565db940 .part L_0x5555565dcda0, 5, 1;
L_0x5555565db800 .part L_0x5555565dd2a0, 7, 1;
L_0x5555565dc090 .part L_0x5555565dd4d0, 7, 1;
L_0x5555565dba70 .part L_0x5555565dcda0, 6, 1;
L_0x5555565dc6d0 .part L_0x5555565dd2a0, 8, 1;
L_0x5555565dc130 .part L_0x5555565dd4d0, 8, 1;
L_0x5555565dc960 .part L_0x5555565dcda0, 7, 1;
LS_0x5555565dc800_0_0 .concat8 [ 1 1 1 1], L_0x5555565d8240, L_0x5555565d8520, L_0x5555565d8e40, L_0x5555565d9760;
LS_0x5555565dc800_0_4 .concat8 [ 1 1 1 1], L_0x5555565da160, L_0x5555565da9b0, L_0x5555565db260, L_0x5555565dbb90;
LS_0x5555565dc800_0_8 .concat8 [ 1 0 0 0], L_0x5555565dc260;
L_0x5555565dc800 .concat8 [ 4 4 1 0], LS_0x5555565dc800_0_0, LS_0x5555565dc800_0_4, LS_0x5555565dc800_0_8;
LS_0x5555565dcda0_0_0 .concat8 [ 1 1 1 1], L_0x5555565d82b0, L_0x5555565d8930, L_0x5555565d9200, L_0x5555565d9ad0;
LS_0x5555565dcda0_0_4 .concat8 [ 1 1 1 1], L_0x5555565da390, L_0x5555565dacc0, L_0x5555565db5c0, L_0x5555565dbef0;
LS_0x5555565dcda0_0_8 .concat8 [ 1 0 0 0], L_0x5555565dc5c0;
L_0x5555565dcda0 .concat8 [ 4 4 1 0], LS_0x5555565dcda0_0_0, LS_0x5555565dcda0_0_4, LS_0x5555565dcda0_0_8;
L_0x5555565dca90 .part L_0x5555565dcda0, 8, 1;
S_0x555556418540 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555556418170;
 .timescale -12 -12;
P_0x555556418740 .param/l "i" 0 16 14, +C4<00>;
S_0x555556418820 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555556418540;
 .timescale -12 -12;
S_0x555556418a00 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556418820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565d8240 .functor XOR 1, L_0x5555565d8370, L_0x5555565d8410, C4<0>, C4<0>;
L_0x5555565d82b0 .functor AND 1, L_0x5555565d8370, L_0x5555565d8410, C4<1>, C4<1>;
v0x555556418ca0_0 .net "c", 0 0, L_0x5555565d82b0;  1 drivers
v0x555556418d80_0 .net "s", 0 0, L_0x5555565d8240;  1 drivers
v0x555556418e40_0 .net "x", 0 0, L_0x5555565d8370;  1 drivers
v0x555556418f10_0 .net "y", 0 0, L_0x5555565d8410;  1 drivers
S_0x555556419080 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555556418170;
 .timescale -12 -12;
P_0x5555564192a0 .param/l "i" 0 16 14, +C4<01>;
S_0x555556419360 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556419080;
 .timescale -12 -12;
S_0x555556419540 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556419360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d84b0 .functor XOR 1, L_0x5555565d8a40, L_0x5555565d8b70, C4<0>, C4<0>;
L_0x5555565d8520 .functor XOR 1, L_0x5555565d84b0, L_0x5555565d8ca0, C4<0>, C4<0>;
L_0x5555565d85e0 .functor AND 1, L_0x5555565d8b70, L_0x5555565d8ca0, C4<1>, C4<1>;
L_0x5555565d86f0 .functor AND 1, L_0x5555565d8a40, L_0x5555565d8b70, C4<1>, C4<1>;
L_0x5555565d87b0 .functor OR 1, L_0x5555565d85e0, L_0x5555565d86f0, C4<0>, C4<0>;
L_0x5555565d88c0 .functor AND 1, L_0x5555565d8a40, L_0x5555565d8ca0, C4<1>, C4<1>;
L_0x5555565d8930 .functor OR 1, L_0x5555565d87b0, L_0x5555565d88c0, C4<0>, C4<0>;
v0x5555564197c0_0 .net *"_ivl_0", 0 0, L_0x5555565d84b0;  1 drivers
v0x5555564198c0_0 .net *"_ivl_10", 0 0, L_0x5555565d88c0;  1 drivers
v0x5555564199a0_0 .net *"_ivl_4", 0 0, L_0x5555565d85e0;  1 drivers
v0x555556419a90_0 .net *"_ivl_6", 0 0, L_0x5555565d86f0;  1 drivers
v0x555556419b70_0 .net *"_ivl_8", 0 0, L_0x5555565d87b0;  1 drivers
v0x555556419ca0_0 .net "c_in", 0 0, L_0x5555565d8ca0;  1 drivers
v0x555556419d60_0 .net "c_out", 0 0, L_0x5555565d8930;  1 drivers
v0x555556419e20_0 .net "s", 0 0, L_0x5555565d8520;  1 drivers
v0x555556419ee0_0 .net "x", 0 0, L_0x5555565d8a40;  1 drivers
v0x555556419fa0_0 .net "y", 0 0, L_0x5555565d8b70;  1 drivers
S_0x55555641a100 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555556418170;
 .timescale -12 -12;
P_0x55555641a2b0 .param/l "i" 0 16 14, +C4<010>;
S_0x55555641a370 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555641a100;
 .timescale -12 -12;
S_0x55555641a550 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555641a370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d8dd0 .functor XOR 1, L_0x5555565d9310, L_0x5555565d9440, C4<0>, C4<0>;
L_0x5555565d8e40 .functor XOR 1, L_0x5555565d8dd0, L_0x5555565d9570, C4<0>, C4<0>;
L_0x5555565d8eb0 .functor AND 1, L_0x5555565d9440, L_0x5555565d9570, C4<1>, C4<1>;
L_0x5555565d8fc0 .functor AND 1, L_0x5555565d9310, L_0x5555565d9440, C4<1>, C4<1>;
L_0x5555565d9080 .functor OR 1, L_0x5555565d8eb0, L_0x5555565d8fc0, C4<0>, C4<0>;
L_0x5555565d9190 .functor AND 1, L_0x5555565d9310, L_0x5555565d9570, C4<1>, C4<1>;
L_0x5555565d9200 .functor OR 1, L_0x5555565d9080, L_0x5555565d9190, C4<0>, C4<0>;
v0x55555641a800_0 .net *"_ivl_0", 0 0, L_0x5555565d8dd0;  1 drivers
v0x55555641a900_0 .net *"_ivl_10", 0 0, L_0x5555565d9190;  1 drivers
v0x55555641a9e0_0 .net *"_ivl_4", 0 0, L_0x5555565d8eb0;  1 drivers
v0x55555641aad0_0 .net *"_ivl_6", 0 0, L_0x5555565d8fc0;  1 drivers
v0x55555641abb0_0 .net *"_ivl_8", 0 0, L_0x5555565d9080;  1 drivers
v0x55555641ace0_0 .net "c_in", 0 0, L_0x5555565d9570;  1 drivers
v0x55555641ada0_0 .net "c_out", 0 0, L_0x5555565d9200;  1 drivers
v0x55555641ae60_0 .net "s", 0 0, L_0x5555565d8e40;  1 drivers
v0x55555641af20_0 .net "x", 0 0, L_0x5555565d9310;  1 drivers
v0x55555641b070_0 .net "y", 0 0, L_0x5555565d9440;  1 drivers
S_0x55555641b1d0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555556418170;
 .timescale -12 -12;
P_0x55555641b380 .param/l "i" 0 16 14, +C4<011>;
S_0x55555641b460 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555641b1d0;
 .timescale -12 -12;
S_0x55555641b640 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555641b460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d96f0 .functor XOR 1, L_0x5555565d9be0, L_0x5555565d9da0, C4<0>, C4<0>;
L_0x5555565d9760 .functor XOR 1, L_0x5555565d96f0, L_0x5555565d9fc0, C4<0>, C4<0>;
L_0x5555565d97d0 .functor AND 1, L_0x5555565d9da0, L_0x5555565d9fc0, C4<1>, C4<1>;
L_0x5555565d9890 .functor AND 1, L_0x5555565d9be0, L_0x5555565d9da0, C4<1>, C4<1>;
L_0x5555565d9950 .functor OR 1, L_0x5555565d97d0, L_0x5555565d9890, C4<0>, C4<0>;
L_0x5555565d9a60 .functor AND 1, L_0x5555565d9be0, L_0x5555565d9fc0, C4<1>, C4<1>;
L_0x5555565d9ad0 .functor OR 1, L_0x5555565d9950, L_0x5555565d9a60, C4<0>, C4<0>;
v0x55555641b8c0_0 .net *"_ivl_0", 0 0, L_0x5555565d96f0;  1 drivers
v0x55555641b9c0_0 .net *"_ivl_10", 0 0, L_0x5555565d9a60;  1 drivers
v0x55555641baa0_0 .net *"_ivl_4", 0 0, L_0x5555565d97d0;  1 drivers
v0x55555641bb90_0 .net *"_ivl_6", 0 0, L_0x5555565d9890;  1 drivers
v0x55555641bc70_0 .net *"_ivl_8", 0 0, L_0x5555565d9950;  1 drivers
v0x55555641bda0_0 .net "c_in", 0 0, L_0x5555565d9fc0;  1 drivers
v0x55555641be60_0 .net "c_out", 0 0, L_0x5555565d9ad0;  1 drivers
v0x55555641bf20_0 .net "s", 0 0, L_0x5555565d9760;  1 drivers
v0x55555641bfe0_0 .net "x", 0 0, L_0x5555565d9be0;  1 drivers
v0x55555641c130_0 .net "y", 0 0, L_0x5555565d9da0;  1 drivers
S_0x55555641c290 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555556418170;
 .timescale -12 -12;
P_0x55555641c490 .param/l "i" 0 16 14, +C4<0100>;
S_0x55555641c570 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555641c290;
 .timescale -12 -12;
S_0x55555641c750 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555641c570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565da0f0 .functor XOR 1, L_0x5555565da4a0, L_0x5555565da640, C4<0>, C4<0>;
L_0x5555565da160 .functor XOR 1, L_0x5555565da0f0, L_0x5555565da770, C4<0>, C4<0>;
L_0x5555565da1d0 .functor AND 1, L_0x5555565da640, L_0x5555565da770, C4<1>, C4<1>;
L_0x5555565da240 .functor AND 1, L_0x5555565da4a0, L_0x5555565da640, C4<1>, C4<1>;
L_0x5555565da2b0 .functor OR 1, L_0x5555565da1d0, L_0x5555565da240, C4<0>, C4<0>;
L_0x5555565da320 .functor AND 1, L_0x5555565da4a0, L_0x5555565da770, C4<1>, C4<1>;
L_0x5555565da390 .functor OR 1, L_0x5555565da2b0, L_0x5555565da320, C4<0>, C4<0>;
v0x55555641c9d0_0 .net *"_ivl_0", 0 0, L_0x5555565da0f0;  1 drivers
v0x55555641cad0_0 .net *"_ivl_10", 0 0, L_0x5555565da320;  1 drivers
v0x55555641cbb0_0 .net *"_ivl_4", 0 0, L_0x5555565da1d0;  1 drivers
v0x55555641cc70_0 .net *"_ivl_6", 0 0, L_0x5555565da240;  1 drivers
v0x55555641cd50_0 .net *"_ivl_8", 0 0, L_0x5555565da2b0;  1 drivers
v0x55555641ce80_0 .net "c_in", 0 0, L_0x5555565da770;  1 drivers
v0x55555641cf40_0 .net "c_out", 0 0, L_0x5555565da390;  1 drivers
v0x55555641d000_0 .net "s", 0 0, L_0x5555565da160;  1 drivers
v0x55555641d0c0_0 .net "x", 0 0, L_0x5555565da4a0;  1 drivers
v0x55555641d210_0 .net "y", 0 0, L_0x5555565da640;  1 drivers
S_0x55555641d370 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555556418170;
 .timescale -12 -12;
P_0x55555641d520 .param/l "i" 0 16 14, +C4<0101>;
S_0x55555641d600 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555641d370;
 .timescale -12 -12;
S_0x55555641d7e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555641d600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565da5d0 .functor XOR 1, L_0x5555565dadd0, L_0x5555565daf00, C4<0>, C4<0>;
L_0x5555565da9b0 .functor XOR 1, L_0x5555565da5d0, L_0x5555565db0c0, C4<0>, C4<0>;
L_0x5555565daa20 .functor AND 1, L_0x5555565daf00, L_0x5555565db0c0, C4<1>, C4<1>;
L_0x5555565daa90 .functor AND 1, L_0x5555565dadd0, L_0x5555565daf00, C4<1>, C4<1>;
L_0x5555565dab00 .functor OR 1, L_0x5555565daa20, L_0x5555565daa90, C4<0>, C4<0>;
L_0x5555565dac10 .functor AND 1, L_0x5555565dadd0, L_0x5555565db0c0, C4<1>, C4<1>;
L_0x5555565dacc0 .functor OR 1, L_0x5555565dab00, L_0x5555565dac10, C4<0>, C4<0>;
v0x55555641da60_0 .net *"_ivl_0", 0 0, L_0x5555565da5d0;  1 drivers
v0x55555641db60_0 .net *"_ivl_10", 0 0, L_0x5555565dac10;  1 drivers
v0x55555641dc40_0 .net *"_ivl_4", 0 0, L_0x5555565daa20;  1 drivers
v0x55555641dd30_0 .net *"_ivl_6", 0 0, L_0x5555565daa90;  1 drivers
v0x55555641de10_0 .net *"_ivl_8", 0 0, L_0x5555565dab00;  1 drivers
v0x55555641df40_0 .net "c_in", 0 0, L_0x5555565db0c0;  1 drivers
v0x55555641e000_0 .net "c_out", 0 0, L_0x5555565dacc0;  1 drivers
v0x55555641e0c0_0 .net "s", 0 0, L_0x5555565da9b0;  1 drivers
v0x55555641e180_0 .net "x", 0 0, L_0x5555565dadd0;  1 drivers
v0x55555641e2d0_0 .net "y", 0 0, L_0x5555565daf00;  1 drivers
S_0x55555641e430 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555556418170;
 .timescale -12 -12;
P_0x55555641e5e0 .param/l "i" 0 16 14, +C4<0110>;
S_0x55555641e6c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555641e430;
 .timescale -12 -12;
S_0x55555641e8a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555641e6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565db1f0 .functor XOR 1, L_0x5555565db6d0, L_0x5555565db8a0, C4<0>, C4<0>;
L_0x5555565db260 .functor XOR 1, L_0x5555565db1f0, L_0x5555565db940, C4<0>, C4<0>;
L_0x5555565db2d0 .functor AND 1, L_0x5555565db8a0, L_0x5555565db940, C4<1>, C4<1>;
L_0x5555565db340 .functor AND 1, L_0x5555565db6d0, L_0x5555565db8a0, C4<1>, C4<1>;
L_0x5555565db400 .functor OR 1, L_0x5555565db2d0, L_0x5555565db340, C4<0>, C4<0>;
L_0x5555565db510 .functor AND 1, L_0x5555565db6d0, L_0x5555565db940, C4<1>, C4<1>;
L_0x5555565db5c0 .functor OR 1, L_0x5555565db400, L_0x5555565db510, C4<0>, C4<0>;
v0x55555641eb20_0 .net *"_ivl_0", 0 0, L_0x5555565db1f0;  1 drivers
v0x55555641ec20_0 .net *"_ivl_10", 0 0, L_0x5555565db510;  1 drivers
v0x55555641ed00_0 .net *"_ivl_4", 0 0, L_0x5555565db2d0;  1 drivers
v0x55555641edf0_0 .net *"_ivl_6", 0 0, L_0x5555565db340;  1 drivers
v0x55555641eed0_0 .net *"_ivl_8", 0 0, L_0x5555565db400;  1 drivers
v0x55555641f000_0 .net "c_in", 0 0, L_0x5555565db940;  1 drivers
v0x55555641f0c0_0 .net "c_out", 0 0, L_0x5555565db5c0;  1 drivers
v0x55555641f180_0 .net "s", 0 0, L_0x5555565db260;  1 drivers
v0x55555641f240_0 .net "x", 0 0, L_0x5555565db6d0;  1 drivers
v0x55555641f390_0 .net "y", 0 0, L_0x5555565db8a0;  1 drivers
S_0x55555641f4f0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555556418170;
 .timescale -12 -12;
P_0x55555641f6a0 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555641f780 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555641f4f0;
 .timescale -12 -12;
S_0x55555641f960 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555641f780;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565dbb20 .functor XOR 1, L_0x5555565db800, L_0x5555565dc090, C4<0>, C4<0>;
L_0x5555565dbb90 .functor XOR 1, L_0x5555565dbb20, L_0x5555565dba70, C4<0>, C4<0>;
L_0x5555565dbc00 .functor AND 1, L_0x5555565dc090, L_0x5555565dba70, C4<1>, C4<1>;
L_0x5555565dbc70 .functor AND 1, L_0x5555565db800, L_0x5555565dc090, C4<1>, C4<1>;
L_0x5555565dbd30 .functor OR 1, L_0x5555565dbc00, L_0x5555565dbc70, C4<0>, C4<0>;
L_0x5555565dbe40 .functor AND 1, L_0x5555565db800, L_0x5555565dba70, C4<1>, C4<1>;
L_0x5555565dbef0 .functor OR 1, L_0x5555565dbd30, L_0x5555565dbe40, C4<0>, C4<0>;
v0x55555641fbe0_0 .net *"_ivl_0", 0 0, L_0x5555565dbb20;  1 drivers
v0x55555641fce0_0 .net *"_ivl_10", 0 0, L_0x5555565dbe40;  1 drivers
v0x55555641fdc0_0 .net *"_ivl_4", 0 0, L_0x5555565dbc00;  1 drivers
v0x55555641feb0_0 .net *"_ivl_6", 0 0, L_0x5555565dbc70;  1 drivers
v0x55555641ff90_0 .net *"_ivl_8", 0 0, L_0x5555565dbd30;  1 drivers
v0x5555564200c0_0 .net "c_in", 0 0, L_0x5555565dba70;  1 drivers
v0x555556420180_0 .net "c_out", 0 0, L_0x5555565dbef0;  1 drivers
v0x555556420240_0 .net "s", 0 0, L_0x5555565dbb90;  1 drivers
v0x555556420300_0 .net "x", 0 0, L_0x5555565db800;  1 drivers
v0x555556420450_0 .net "y", 0 0, L_0x5555565dc090;  1 drivers
S_0x5555564205b0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555556418170;
 .timescale -12 -12;
P_0x55555641c440 .param/l "i" 0 16 14, +C4<01000>;
S_0x555556420880 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564205b0;
 .timescale -12 -12;
S_0x555556420a60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556420880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565dc1f0 .functor XOR 1, L_0x5555565dc6d0, L_0x5555565dc130, C4<0>, C4<0>;
L_0x5555565dc260 .functor XOR 1, L_0x5555565dc1f0, L_0x5555565dc960, C4<0>, C4<0>;
L_0x5555565dc2d0 .functor AND 1, L_0x5555565dc130, L_0x5555565dc960, C4<1>, C4<1>;
L_0x5555565dc340 .functor AND 1, L_0x5555565dc6d0, L_0x5555565dc130, C4<1>, C4<1>;
L_0x5555565dc400 .functor OR 1, L_0x5555565dc2d0, L_0x5555565dc340, C4<0>, C4<0>;
L_0x5555565dc510 .functor AND 1, L_0x5555565dc6d0, L_0x5555565dc960, C4<1>, C4<1>;
L_0x5555565dc5c0 .functor OR 1, L_0x5555565dc400, L_0x5555565dc510, C4<0>, C4<0>;
v0x555556420ce0_0 .net *"_ivl_0", 0 0, L_0x5555565dc1f0;  1 drivers
v0x555556420de0_0 .net *"_ivl_10", 0 0, L_0x5555565dc510;  1 drivers
v0x555556420ec0_0 .net *"_ivl_4", 0 0, L_0x5555565dc2d0;  1 drivers
v0x555556420fb0_0 .net *"_ivl_6", 0 0, L_0x5555565dc340;  1 drivers
v0x555556421090_0 .net *"_ivl_8", 0 0, L_0x5555565dc400;  1 drivers
v0x5555564211c0_0 .net "c_in", 0 0, L_0x5555565dc960;  1 drivers
v0x555556421280_0 .net "c_out", 0 0, L_0x5555565dc5c0;  1 drivers
v0x555556421340_0 .net "s", 0 0, L_0x5555565dc260;  1 drivers
v0x555556421400_0 .net "x", 0 0, L_0x5555565dc6d0;  1 drivers
v0x555556421550_0 .net "y", 0 0, L_0x5555565dc130;  1 drivers
S_0x555556421b70 .scope module, "adder_E_im" "N_bit_adder" 15 59, 16 1 0, S_0x55555640e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556421d50 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x55555642b0c0_0 .net "answer", 8 0, L_0x5555565e7120;  alias, 1 drivers
v0x55555642b1c0_0 .net "carry", 8 0, L_0x5555565e7780;  1 drivers
v0x55555642b2a0_0 .net "carry_out", 0 0, L_0x5555565e74c0;  1 drivers
v0x55555642b340_0 .net "input1", 8 0, L_0x5555565e7c80;  1 drivers
v0x55555642b420_0 .net "input2", 8 0, L_0x5555565e7e80;  1 drivers
L_0x5555565e2b00 .part L_0x5555565e7c80, 0, 1;
L_0x5555565e2ba0 .part L_0x5555565e7e80, 0, 1;
L_0x5555565e31d0 .part L_0x5555565e7c80, 1, 1;
L_0x5555565e3270 .part L_0x5555565e7e80, 1, 1;
L_0x5555565e33a0 .part L_0x5555565e7780, 0, 1;
L_0x5555565e3a10 .part L_0x5555565e7c80, 2, 1;
L_0x5555565e3b80 .part L_0x5555565e7e80, 2, 1;
L_0x5555565e3cb0 .part L_0x5555565e7780, 1, 1;
L_0x5555565e4320 .part L_0x5555565e7c80, 3, 1;
L_0x5555565e44e0 .part L_0x5555565e7e80, 3, 1;
L_0x5555565e4700 .part L_0x5555565e7780, 2, 1;
L_0x5555565e4c20 .part L_0x5555565e7c80, 4, 1;
L_0x5555565e4dc0 .part L_0x5555565e7e80, 4, 1;
L_0x5555565e4ef0 .part L_0x5555565e7780, 3, 1;
L_0x5555565e54d0 .part L_0x5555565e7c80, 5, 1;
L_0x5555565e5600 .part L_0x5555565e7e80, 5, 1;
L_0x5555565e57c0 .part L_0x5555565e7780, 4, 1;
L_0x5555565e5dd0 .part L_0x5555565e7c80, 6, 1;
L_0x5555565e5fa0 .part L_0x5555565e7e80, 6, 1;
L_0x5555565e6040 .part L_0x5555565e7780, 5, 1;
L_0x5555565e5f00 .part L_0x5555565e7c80, 7, 1;
L_0x5555565e68a0 .part L_0x5555565e7e80, 7, 1;
L_0x5555565e6170 .part L_0x5555565e7780, 6, 1;
L_0x5555565e6ff0 .part L_0x5555565e7c80, 8, 1;
L_0x5555565e6a50 .part L_0x5555565e7e80, 8, 1;
L_0x5555565e7280 .part L_0x5555565e7780, 7, 1;
LS_0x5555565e7120_0_0 .concat8 [ 1 1 1 1], L_0x5555565e29d0, L_0x5555565e2cb0, L_0x5555565e3540, L_0x5555565e3ea0;
LS_0x5555565e7120_0_4 .concat8 [ 1 1 1 1], L_0x5555565e48a0, L_0x5555565e50b0, L_0x5555565e5960, L_0x5555565e6290;
LS_0x5555565e7120_0_8 .concat8 [ 1 0 0 0], L_0x5555565e6b80;
L_0x5555565e7120 .concat8 [ 4 4 1 0], LS_0x5555565e7120_0_0, LS_0x5555565e7120_0_4, LS_0x5555565e7120_0_8;
LS_0x5555565e7780_0_0 .concat8 [ 1 1 1 1], L_0x5555565e2a40, L_0x5555565e30c0, L_0x5555565e3900, L_0x5555565e4210;
LS_0x5555565e7780_0_4 .concat8 [ 1 1 1 1], L_0x5555565e4b10, L_0x5555565e53c0, L_0x5555565e5cc0, L_0x5555565e65f0;
LS_0x5555565e7780_0_8 .concat8 [ 1 0 0 0], L_0x5555565e6ee0;
L_0x5555565e7780 .concat8 [ 4 4 1 0], LS_0x5555565e7780_0_0, LS_0x5555565e7780_0_4, LS_0x5555565e7780_0_8;
L_0x5555565e74c0 .part L_0x5555565e7780, 8, 1;
S_0x555556421f50 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555556421b70;
 .timescale -12 -12;
P_0x555556422150 .param/l "i" 0 16 14, +C4<00>;
S_0x555556422230 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555556421f50;
 .timescale -12 -12;
S_0x555556422410 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556422230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565e29d0 .functor XOR 1, L_0x5555565e2b00, L_0x5555565e2ba0, C4<0>, C4<0>;
L_0x5555565e2a40 .functor AND 1, L_0x5555565e2b00, L_0x5555565e2ba0, C4<1>, C4<1>;
v0x5555564226b0_0 .net "c", 0 0, L_0x5555565e2a40;  1 drivers
v0x555556422790_0 .net "s", 0 0, L_0x5555565e29d0;  1 drivers
v0x555556422850_0 .net "x", 0 0, L_0x5555565e2b00;  1 drivers
v0x555556422920_0 .net "y", 0 0, L_0x5555565e2ba0;  1 drivers
S_0x555556422a90 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555556421b70;
 .timescale -12 -12;
P_0x555556422cb0 .param/l "i" 0 16 14, +C4<01>;
S_0x555556422d70 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556422a90;
 .timescale -12 -12;
S_0x555556422f50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556422d70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e2c40 .functor XOR 1, L_0x5555565e31d0, L_0x5555565e3270, C4<0>, C4<0>;
L_0x5555565e2cb0 .functor XOR 1, L_0x5555565e2c40, L_0x5555565e33a0, C4<0>, C4<0>;
L_0x5555565e2d70 .functor AND 1, L_0x5555565e3270, L_0x5555565e33a0, C4<1>, C4<1>;
L_0x5555565e2e80 .functor AND 1, L_0x5555565e31d0, L_0x5555565e3270, C4<1>, C4<1>;
L_0x5555565e2f40 .functor OR 1, L_0x5555565e2d70, L_0x5555565e2e80, C4<0>, C4<0>;
L_0x5555565e3050 .functor AND 1, L_0x5555565e31d0, L_0x5555565e33a0, C4<1>, C4<1>;
L_0x5555565e30c0 .functor OR 1, L_0x5555565e2f40, L_0x5555565e3050, C4<0>, C4<0>;
v0x5555564231d0_0 .net *"_ivl_0", 0 0, L_0x5555565e2c40;  1 drivers
v0x5555564232d0_0 .net *"_ivl_10", 0 0, L_0x5555565e3050;  1 drivers
v0x5555564233b0_0 .net *"_ivl_4", 0 0, L_0x5555565e2d70;  1 drivers
v0x5555564234a0_0 .net *"_ivl_6", 0 0, L_0x5555565e2e80;  1 drivers
v0x555556423580_0 .net *"_ivl_8", 0 0, L_0x5555565e2f40;  1 drivers
v0x5555564236b0_0 .net "c_in", 0 0, L_0x5555565e33a0;  1 drivers
v0x555556423770_0 .net "c_out", 0 0, L_0x5555565e30c0;  1 drivers
v0x555556423830_0 .net "s", 0 0, L_0x5555565e2cb0;  1 drivers
v0x5555564238f0_0 .net "x", 0 0, L_0x5555565e31d0;  1 drivers
v0x5555564239b0_0 .net "y", 0 0, L_0x5555565e3270;  1 drivers
S_0x555556423b10 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555556421b70;
 .timescale -12 -12;
P_0x555556423cc0 .param/l "i" 0 16 14, +C4<010>;
S_0x555556423d80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556423b10;
 .timescale -12 -12;
S_0x555556423f60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556423d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e34d0 .functor XOR 1, L_0x5555565e3a10, L_0x5555565e3b80, C4<0>, C4<0>;
L_0x5555565e3540 .functor XOR 1, L_0x5555565e34d0, L_0x5555565e3cb0, C4<0>, C4<0>;
L_0x5555565e35b0 .functor AND 1, L_0x5555565e3b80, L_0x5555565e3cb0, C4<1>, C4<1>;
L_0x5555565e36c0 .functor AND 1, L_0x5555565e3a10, L_0x5555565e3b80, C4<1>, C4<1>;
L_0x5555565e3780 .functor OR 1, L_0x5555565e35b0, L_0x5555565e36c0, C4<0>, C4<0>;
L_0x5555565e3890 .functor AND 1, L_0x5555565e3a10, L_0x5555565e3cb0, C4<1>, C4<1>;
L_0x5555565e3900 .functor OR 1, L_0x5555565e3780, L_0x5555565e3890, C4<0>, C4<0>;
v0x555556424210_0 .net *"_ivl_0", 0 0, L_0x5555565e34d0;  1 drivers
v0x555556424310_0 .net *"_ivl_10", 0 0, L_0x5555565e3890;  1 drivers
v0x5555564243f0_0 .net *"_ivl_4", 0 0, L_0x5555565e35b0;  1 drivers
v0x5555564244e0_0 .net *"_ivl_6", 0 0, L_0x5555565e36c0;  1 drivers
v0x5555564245c0_0 .net *"_ivl_8", 0 0, L_0x5555565e3780;  1 drivers
v0x5555564246f0_0 .net "c_in", 0 0, L_0x5555565e3cb0;  1 drivers
v0x5555564247b0_0 .net "c_out", 0 0, L_0x5555565e3900;  1 drivers
v0x555556424870_0 .net "s", 0 0, L_0x5555565e3540;  1 drivers
v0x555556424930_0 .net "x", 0 0, L_0x5555565e3a10;  1 drivers
v0x555556424a80_0 .net "y", 0 0, L_0x5555565e3b80;  1 drivers
S_0x555556424be0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555556421b70;
 .timescale -12 -12;
P_0x555556424d90 .param/l "i" 0 16 14, +C4<011>;
S_0x555556424e70 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556424be0;
 .timescale -12 -12;
S_0x555556425050 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556424e70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e3e30 .functor XOR 1, L_0x5555565e4320, L_0x5555565e44e0, C4<0>, C4<0>;
L_0x5555565e3ea0 .functor XOR 1, L_0x5555565e3e30, L_0x5555565e4700, C4<0>, C4<0>;
L_0x5555565e3f10 .functor AND 1, L_0x5555565e44e0, L_0x5555565e4700, C4<1>, C4<1>;
L_0x5555565e3fd0 .functor AND 1, L_0x5555565e4320, L_0x5555565e44e0, C4<1>, C4<1>;
L_0x5555565e4090 .functor OR 1, L_0x5555565e3f10, L_0x5555565e3fd0, C4<0>, C4<0>;
L_0x5555565e41a0 .functor AND 1, L_0x5555565e4320, L_0x5555565e4700, C4<1>, C4<1>;
L_0x5555565e4210 .functor OR 1, L_0x5555565e4090, L_0x5555565e41a0, C4<0>, C4<0>;
v0x5555564252d0_0 .net *"_ivl_0", 0 0, L_0x5555565e3e30;  1 drivers
v0x5555564253d0_0 .net *"_ivl_10", 0 0, L_0x5555565e41a0;  1 drivers
v0x5555564254b0_0 .net *"_ivl_4", 0 0, L_0x5555565e3f10;  1 drivers
v0x5555564255a0_0 .net *"_ivl_6", 0 0, L_0x5555565e3fd0;  1 drivers
v0x555556425680_0 .net *"_ivl_8", 0 0, L_0x5555565e4090;  1 drivers
v0x5555564257b0_0 .net "c_in", 0 0, L_0x5555565e4700;  1 drivers
v0x555556425870_0 .net "c_out", 0 0, L_0x5555565e4210;  1 drivers
v0x555556425930_0 .net "s", 0 0, L_0x5555565e3ea0;  1 drivers
v0x5555564259f0_0 .net "x", 0 0, L_0x5555565e4320;  1 drivers
v0x555556425b40_0 .net "y", 0 0, L_0x5555565e44e0;  1 drivers
S_0x555556425ca0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555556421b70;
 .timescale -12 -12;
P_0x555556425ea0 .param/l "i" 0 16 14, +C4<0100>;
S_0x555556425f80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556425ca0;
 .timescale -12 -12;
S_0x555556426160 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556425f80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e4830 .functor XOR 1, L_0x5555565e4c20, L_0x5555565e4dc0, C4<0>, C4<0>;
L_0x5555565e48a0 .functor XOR 1, L_0x5555565e4830, L_0x5555565e4ef0, C4<0>, C4<0>;
L_0x5555565e4910 .functor AND 1, L_0x5555565e4dc0, L_0x5555565e4ef0, C4<1>, C4<1>;
L_0x5555565e4980 .functor AND 1, L_0x5555565e4c20, L_0x5555565e4dc0, C4<1>, C4<1>;
L_0x5555565e49f0 .functor OR 1, L_0x5555565e4910, L_0x5555565e4980, C4<0>, C4<0>;
L_0x5555565e4a60 .functor AND 1, L_0x5555565e4c20, L_0x5555565e4ef0, C4<1>, C4<1>;
L_0x5555565e4b10 .functor OR 1, L_0x5555565e49f0, L_0x5555565e4a60, C4<0>, C4<0>;
v0x5555564263e0_0 .net *"_ivl_0", 0 0, L_0x5555565e4830;  1 drivers
v0x5555564264e0_0 .net *"_ivl_10", 0 0, L_0x5555565e4a60;  1 drivers
v0x5555564265c0_0 .net *"_ivl_4", 0 0, L_0x5555565e4910;  1 drivers
v0x555556426680_0 .net *"_ivl_6", 0 0, L_0x5555565e4980;  1 drivers
v0x555556426760_0 .net *"_ivl_8", 0 0, L_0x5555565e49f0;  1 drivers
v0x555556426890_0 .net "c_in", 0 0, L_0x5555565e4ef0;  1 drivers
v0x555556426950_0 .net "c_out", 0 0, L_0x5555565e4b10;  1 drivers
v0x555556426a10_0 .net "s", 0 0, L_0x5555565e48a0;  1 drivers
v0x555556426ad0_0 .net "x", 0 0, L_0x5555565e4c20;  1 drivers
v0x555556426c20_0 .net "y", 0 0, L_0x5555565e4dc0;  1 drivers
S_0x555556426d80 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555556421b70;
 .timescale -12 -12;
P_0x555556426f30 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556427010 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556426d80;
 .timescale -12 -12;
S_0x5555564271f0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556427010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e4d50 .functor XOR 1, L_0x5555565e54d0, L_0x5555565e5600, C4<0>, C4<0>;
L_0x5555565e50b0 .functor XOR 1, L_0x5555565e4d50, L_0x5555565e57c0, C4<0>, C4<0>;
L_0x5555565e5120 .functor AND 1, L_0x5555565e5600, L_0x5555565e57c0, C4<1>, C4<1>;
L_0x5555565e5190 .functor AND 1, L_0x5555565e54d0, L_0x5555565e5600, C4<1>, C4<1>;
L_0x5555565e5200 .functor OR 1, L_0x5555565e5120, L_0x5555565e5190, C4<0>, C4<0>;
L_0x5555565e5310 .functor AND 1, L_0x5555565e54d0, L_0x5555565e57c0, C4<1>, C4<1>;
L_0x5555565e53c0 .functor OR 1, L_0x5555565e5200, L_0x5555565e5310, C4<0>, C4<0>;
v0x555556427470_0 .net *"_ivl_0", 0 0, L_0x5555565e4d50;  1 drivers
v0x555556427570_0 .net *"_ivl_10", 0 0, L_0x5555565e5310;  1 drivers
v0x555556427650_0 .net *"_ivl_4", 0 0, L_0x5555565e5120;  1 drivers
v0x555556427740_0 .net *"_ivl_6", 0 0, L_0x5555565e5190;  1 drivers
v0x555556427820_0 .net *"_ivl_8", 0 0, L_0x5555565e5200;  1 drivers
v0x555556427950_0 .net "c_in", 0 0, L_0x5555565e57c0;  1 drivers
v0x555556427a10_0 .net "c_out", 0 0, L_0x5555565e53c0;  1 drivers
v0x555556427ad0_0 .net "s", 0 0, L_0x5555565e50b0;  1 drivers
v0x555556427b90_0 .net "x", 0 0, L_0x5555565e54d0;  1 drivers
v0x555556427ce0_0 .net "y", 0 0, L_0x5555565e5600;  1 drivers
S_0x555556427e40 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555556421b70;
 .timescale -12 -12;
P_0x555556427ff0 .param/l "i" 0 16 14, +C4<0110>;
S_0x5555564280d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556427e40;
 .timescale -12 -12;
S_0x5555564282b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564280d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e58f0 .functor XOR 1, L_0x5555565e5dd0, L_0x5555565e5fa0, C4<0>, C4<0>;
L_0x5555565e5960 .functor XOR 1, L_0x5555565e58f0, L_0x5555565e6040, C4<0>, C4<0>;
L_0x5555565e59d0 .functor AND 1, L_0x5555565e5fa0, L_0x5555565e6040, C4<1>, C4<1>;
L_0x5555565e5a40 .functor AND 1, L_0x5555565e5dd0, L_0x5555565e5fa0, C4<1>, C4<1>;
L_0x5555565e5b00 .functor OR 1, L_0x5555565e59d0, L_0x5555565e5a40, C4<0>, C4<0>;
L_0x5555565e5c10 .functor AND 1, L_0x5555565e5dd0, L_0x5555565e6040, C4<1>, C4<1>;
L_0x5555565e5cc0 .functor OR 1, L_0x5555565e5b00, L_0x5555565e5c10, C4<0>, C4<0>;
v0x555556428530_0 .net *"_ivl_0", 0 0, L_0x5555565e58f0;  1 drivers
v0x555556428630_0 .net *"_ivl_10", 0 0, L_0x5555565e5c10;  1 drivers
v0x555556428710_0 .net *"_ivl_4", 0 0, L_0x5555565e59d0;  1 drivers
v0x555556428800_0 .net *"_ivl_6", 0 0, L_0x5555565e5a40;  1 drivers
v0x5555564288e0_0 .net *"_ivl_8", 0 0, L_0x5555565e5b00;  1 drivers
v0x555556428a10_0 .net "c_in", 0 0, L_0x5555565e6040;  1 drivers
v0x555556428ad0_0 .net "c_out", 0 0, L_0x5555565e5cc0;  1 drivers
v0x555556428b90_0 .net "s", 0 0, L_0x5555565e5960;  1 drivers
v0x555556428c50_0 .net "x", 0 0, L_0x5555565e5dd0;  1 drivers
v0x555556428da0_0 .net "y", 0 0, L_0x5555565e5fa0;  1 drivers
S_0x555556428f00 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555556421b70;
 .timescale -12 -12;
P_0x5555564290b0 .param/l "i" 0 16 14, +C4<0111>;
S_0x555556429190 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556428f00;
 .timescale -12 -12;
S_0x555556429370 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556429190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e6220 .functor XOR 1, L_0x5555565e5f00, L_0x5555565e68a0, C4<0>, C4<0>;
L_0x5555565e6290 .functor XOR 1, L_0x5555565e6220, L_0x5555565e6170, C4<0>, C4<0>;
L_0x5555565e6300 .functor AND 1, L_0x5555565e68a0, L_0x5555565e6170, C4<1>, C4<1>;
L_0x5555565e6370 .functor AND 1, L_0x5555565e5f00, L_0x5555565e68a0, C4<1>, C4<1>;
L_0x5555565e6430 .functor OR 1, L_0x5555565e6300, L_0x5555565e6370, C4<0>, C4<0>;
L_0x5555565e6540 .functor AND 1, L_0x5555565e5f00, L_0x5555565e6170, C4<1>, C4<1>;
L_0x5555565e65f0 .functor OR 1, L_0x5555565e6430, L_0x5555565e6540, C4<0>, C4<0>;
v0x5555564295f0_0 .net *"_ivl_0", 0 0, L_0x5555565e6220;  1 drivers
v0x5555564296f0_0 .net *"_ivl_10", 0 0, L_0x5555565e6540;  1 drivers
v0x5555564297d0_0 .net *"_ivl_4", 0 0, L_0x5555565e6300;  1 drivers
v0x5555564298c0_0 .net *"_ivl_6", 0 0, L_0x5555565e6370;  1 drivers
v0x5555564299a0_0 .net *"_ivl_8", 0 0, L_0x5555565e6430;  1 drivers
v0x555556429ad0_0 .net "c_in", 0 0, L_0x5555565e6170;  1 drivers
v0x555556429b90_0 .net "c_out", 0 0, L_0x5555565e65f0;  1 drivers
v0x555556429c50_0 .net "s", 0 0, L_0x5555565e6290;  1 drivers
v0x555556429d10_0 .net "x", 0 0, L_0x5555565e5f00;  1 drivers
v0x555556429e60_0 .net "y", 0 0, L_0x5555565e68a0;  1 drivers
S_0x555556429fc0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555556421b70;
 .timescale -12 -12;
P_0x555556425e50 .param/l "i" 0 16 14, +C4<01000>;
S_0x55555642a290 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556429fc0;
 .timescale -12 -12;
S_0x55555642a470 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555642a290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e6b10 .functor XOR 1, L_0x5555565e6ff0, L_0x5555565e6a50, C4<0>, C4<0>;
L_0x5555565e6b80 .functor XOR 1, L_0x5555565e6b10, L_0x5555565e7280, C4<0>, C4<0>;
L_0x5555565e6bf0 .functor AND 1, L_0x5555565e6a50, L_0x5555565e7280, C4<1>, C4<1>;
L_0x5555565e6c60 .functor AND 1, L_0x5555565e6ff0, L_0x5555565e6a50, C4<1>, C4<1>;
L_0x5555565e6d20 .functor OR 1, L_0x5555565e6bf0, L_0x5555565e6c60, C4<0>, C4<0>;
L_0x5555565e6e30 .functor AND 1, L_0x5555565e6ff0, L_0x5555565e7280, C4<1>, C4<1>;
L_0x5555565e6ee0 .functor OR 1, L_0x5555565e6d20, L_0x5555565e6e30, C4<0>, C4<0>;
v0x55555642a6f0_0 .net *"_ivl_0", 0 0, L_0x5555565e6b10;  1 drivers
v0x55555642a7f0_0 .net *"_ivl_10", 0 0, L_0x5555565e6e30;  1 drivers
v0x55555642a8d0_0 .net *"_ivl_4", 0 0, L_0x5555565e6bf0;  1 drivers
v0x55555642a9c0_0 .net *"_ivl_6", 0 0, L_0x5555565e6c60;  1 drivers
v0x55555642aaa0_0 .net *"_ivl_8", 0 0, L_0x5555565e6d20;  1 drivers
v0x55555642abd0_0 .net "c_in", 0 0, L_0x5555565e7280;  1 drivers
v0x55555642ac90_0 .net "c_out", 0 0, L_0x5555565e6ee0;  1 drivers
v0x55555642ad50_0 .net "s", 0 0, L_0x5555565e6b80;  1 drivers
v0x55555642ae10_0 .net "x", 0 0, L_0x5555565e6ff0;  1 drivers
v0x55555642af60_0 .net "y", 0 0, L_0x5555565e6a50;  1 drivers
S_0x55555642b580 .scope module, "adder_E_re" "N_bit_adder" 15 67, 16 1 0, S_0x55555640e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555642b760 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x555556434ac0_0 .net "answer", 8 0, L_0x5555565ec7f0;  alias, 1 drivers
v0x555556434bc0_0 .net "carry", 8 0, L_0x5555565ece50;  1 drivers
v0x555556434ca0_0 .net "carry_out", 0 0, L_0x5555565ecb90;  1 drivers
v0x555556434d40_0 .net "input1", 8 0, L_0x5555565ed350;  1 drivers
v0x555556434e20_0 .net "input2", 8 0, L_0x5555565ed570;  1 drivers
L_0x5555565e8080 .part L_0x5555565ed350, 0, 1;
L_0x5555565e8120 .part L_0x5555565ed570, 0, 1;
L_0x5555565e8750 .part L_0x5555565ed350, 1, 1;
L_0x5555565e8880 .part L_0x5555565ed570, 1, 1;
L_0x5555565e89b0 .part L_0x5555565ece50, 0, 1;
L_0x5555565e9060 .part L_0x5555565ed350, 2, 1;
L_0x5555565e91d0 .part L_0x5555565ed570, 2, 1;
L_0x5555565e9300 .part L_0x5555565ece50, 1, 1;
L_0x5555565e9970 .part L_0x5555565ed350, 3, 1;
L_0x5555565e9b30 .part L_0x5555565ed570, 3, 1;
L_0x5555565e9d50 .part L_0x5555565ece50, 2, 1;
L_0x5555565ea270 .part L_0x5555565ed350, 4, 1;
L_0x5555565ea410 .part L_0x5555565ed570, 4, 1;
L_0x5555565ea540 .part L_0x5555565ece50, 3, 1;
L_0x5555565eaba0 .part L_0x5555565ed350, 5, 1;
L_0x5555565eacd0 .part L_0x5555565ed570, 5, 1;
L_0x5555565eae90 .part L_0x5555565ece50, 4, 1;
L_0x5555565eb4a0 .part L_0x5555565ed350, 6, 1;
L_0x5555565eb670 .part L_0x5555565ed570, 6, 1;
L_0x5555565eb710 .part L_0x5555565ece50, 5, 1;
L_0x5555565eb5d0 .part L_0x5555565ed350, 7, 1;
L_0x5555565ebf70 .part L_0x5555565ed570, 7, 1;
L_0x5555565eb840 .part L_0x5555565ece50, 6, 1;
L_0x5555565ec6c0 .part L_0x5555565ed350, 8, 1;
L_0x5555565ec120 .part L_0x5555565ed570, 8, 1;
L_0x5555565ec950 .part L_0x5555565ece50, 7, 1;
LS_0x5555565ec7f0_0_0 .concat8 [ 1 1 1 1], L_0x5555565e7d20, L_0x5555565e8230, L_0x5555565e8b50, L_0x5555565e94f0;
LS_0x5555565ec7f0_0_4 .concat8 [ 1 1 1 1], L_0x5555565e9ef0, L_0x5555565ea780, L_0x5555565eb030, L_0x5555565eb960;
LS_0x5555565ec7f0_0_8 .concat8 [ 1 0 0 0], L_0x5555565ec250;
L_0x5555565ec7f0 .concat8 [ 4 4 1 0], LS_0x5555565ec7f0_0_0, LS_0x5555565ec7f0_0_4, LS_0x5555565ec7f0_0_8;
LS_0x5555565ece50_0_0 .concat8 [ 1 1 1 1], L_0x5555565e7f70, L_0x5555565e8640, L_0x5555565e8f50, L_0x5555565e9860;
LS_0x5555565ece50_0_4 .concat8 [ 1 1 1 1], L_0x5555565ea160, L_0x5555565eaa90, L_0x5555565eb390, L_0x5555565ebcc0;
LS_0x5555565ece50_0_8 .concat8 [ 1 0 0 0], L_0x5555565ec5b0;
L_0x5555565ece50 .concat8 [ 4 4 1 0], LS_0x5555565ece50_0_0, LS_0x5555565ece50_0_4, LS_0x5555565ece50_0_8;
L_0x5555565ecb90 .part L_0x5555565ece50, 8, 1;
S_0x55555642b930 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x55555642b580;
 .timescale -12 -12;
P_0x55555642bb50 .param/l "i" 0 16 14, +C4<00>;
S_0x55555642bc30 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x55555642b930;
 .timescale -12 -12;
S_0x55555642be10 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x55555642bc30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565e7d20 .functor XOR 1, L_0x5555565e8080, L_0x5555565e8120, C4<0>, C4<0>;
L_0x5555565e7f70 .functor AND 1, L_0x5555565e8080, L_0x5555565e8120, C4<1>, C4<1>;
v0x55555642c0b0_0 .net "c", 0 0, L_0x5555565e7f70;  1 drivers
v0x55555642c190_0 .net "s", 0 0, L_0x5555565e7d20;  1 drivers
v0x55555642c250_0 .net "x", 0 0, L_0x5555565e8080;  1 drivers
v0x55555642c320_0 .net "y", 0 0, L_0x5555565e8120;  1 drivers
S_0x55555642c490 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x55555642b580;
 .timescale -12 -12;
P_0x55555642c6b0 .param/l "i" 0 16 14, +C4<01>;
S_0x55555642c770 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555642c490;
 .timescale -12 -12;
S_0x55555642c950 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555642c770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e81c0 .functor XOR 1, L_0x5555565e8750, L_0x5555565e8880, C4<0>, C4<0>;
L_0x5555565e8230 .functor XOR 1, L_0x5555565e81c0, L_0x5555565e89b0, C4<0>, C4<0>;
L_0x5555565e82f0 .functor AND 1, L_0x5555565e8880, L_0x5555565e89b0, C4<1>, C4<1>;
L_0x5555565e8400 .functor AND 1, L_0x5555565e8750, L_0x5555565e8880, C4<1>, C4<1>;
L_0x5555565e84c0 .functor OR 1, L_0x5555565e82f0, L_0x5555565e8400, C4<0>, C4<0>;
L_0x5555565e85d0 .functor AND 1, L_0x5555565e8750, L_0x5555565e89b0, C4<1>, C4<1>;
L_0x5555565e8640 .functor OR 1, L_0x5555565e84c0, L_0x5555565e85d0, C4<0>, C4<0>;
v0x55555642cbd0_0 .net *"_ivl_0", 0 0, L_0x5555565e81c0;  1 drivers
v0x55555642ccd0_0 .net *"_ivl_10", 0 0, L_0x5555565e85d0;  1 drivers
v0x55555642cdb0_0 .net *"_ivl_4", 0 0, L_0x5555565e82f0;  1 drivers
v0x55555642cea0_0 .net *"_ivl_6", 0 0, L_0x5555565e8400;  1 drivers
v0x55555642cf80_0 .net *"_ivl_8", 0 0, L_0x5555565e84c0;  1 drivers
v0x55555642d0b0_0 .net "c_in", 0 0, L_0x5555565e89b0;  1 drivers
v0x55555642d170_0 .net "c_out", 0 0, L_0x5555565e8640;  1 drivers
v0x55555642d230_0 .net "s", 0 0, L_0x5555565e8230;  1 drivers
v0x55555642d2f0_0 .net "x", 0 0, L_0x5555565e8750;  1 drivers
v0x55555642d3b0_0 .net "y", 0 0, L_0x5555565e8880;  1 drivers
S_0x55555642d510 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x55555642b580;
 .timescale -12 -12;
P_0x55555642d6c0 .param/l "i" 0 16 14, +C4<010>;
S_0x55555642d780 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555642d510;
 .timescale -12 -12;
S_0x55555642d960 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555642d780;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e8ae0 .functor XOR 1, L_0x5555565e9060, L_0x5555565e91d0, C4<0>, C4<0>;
L_0x5555565e8b50 .functor XOR 1, L_0x5555565e8ae0, L_0x5555565e9300, C4<0>, C4<0>;
L_0x5555565e8bc0 .functor AND 1, L_0x5555565e91d0, L_0x5555565e9300, C4<1>, C4<1>;
L_0x5555565e8cd0 .functor AND 1, L_0x5555565e9060, L_0x5555565e91d0, C4<1>, C4<1>;
L_0x5555565e8d90 .functor OR 1, L_0x5555565e8bc0, L_0x5555565e8cd0, C4<0>, C4<0>;
L_0x5555565e8ea0 .functor AND 1, L_0x5555565e9060, L_0x5555565e9300, C4<1>, C4<1>;
L_0x5555565e8f50 .functor OR 1, L_0x5555565e8d90, L_0x5555565e8ea0, C4<0>, C4<0>;
v0x55555642dc10_0 .net *"_ivl_0", 0 0, L_0x5555565e8ae0;  1 drivers
v0x55555642dd10_0 .net *"_ivl_10", 0 0, L_0x5555565e8ea0;  1 drivers
v0x55555642ddf0_0 .net *"_ivl_4", 0 0, L_0x5555565e8bc0;  1 drivers
v0x55555642dee0_0 .net *"_ivl_6", 0 0, L_0x5555565e8cd0;  1 drivers
v0x55555642dfc0_0 .net *"_ivl_8", 0 0, L_0x5555565e8d90;  1 drivers
v0x55555642e0f0_0 .net "c_in", 0 0, L_0x5555565e9300;  1 drivers
v0x55555642e1b0_0 .net "c_out", 0 0, L_0x5555565e8f50;  1 drivers
v0x55555642e270_0 .net "s", 0 0, L_0x5555565e8b50;  1 drivers
v0x55555642e330_0 .net "x", 0 0, L_0x5555565e9060;  1 drivers
v0x55555642e480_0 .net "y", 0 0, L_0x5555565e91d0;  1 drivers
S_0x55555642e5e0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x55555642b580;
 .timescale -12 -12;
P_0x55555642e790 .param/l "i" 0 16 14, +C4<011>;
S_0x55555642e870 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555642e5e0;
 .timescale -12 -12;
S_0x55555642ea50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555642e870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e9480 .functor XOR 1, L_0x5555565e9970, L_0x5555565e9b30, C4<0>, C4<0>;
L_0x5555565e94f0 .functor XOR 1, L_0x5555565e9480, L_0x5555565e9d50, C4<0>, C4<0>;
L_0x5555565e9560 .functor AND 1, L_0x5555565e9b30, L_0x5555565e9d50, C4<1>, C4<1>;
L_0x5555565e9620 .functor AND 1, L_0x5555565e9970, L_0x5555565e9b30, C4<1>, C4<1>;
L_0x5555565e96e0 .functor OR 1, L_0x5555565e9560, L_0x5555565e9620, C4<0>, C4<0>;
L_0x5555565e97f0 .functor AND 1, L_0x5555565e9970, L_0x5555565e9d50, C4<1>, C4<1>;
L_0x5555565e9860 .functor OR 1, L_0x5555565e96e0, L_0x5555565e97f0, C4<0>, C4<0>;
v0x55555642ecd0_0 .net *"_ivl_0", 0 0, L_0x5555565e9480;  1 drivers
v0x55555642edd0_0 .net *"_ivl_10", 0 0, L_0x5555565e97f0;  1 drivers
v0x55555642eeb0_0 .net *"_ivl_4", 0 0, L_0x5555565e9560;  1 drivers
v0x55555642efa0_0 .net *"_ivl_6", 0 0, L_0x5555565e9620;  1 drivers
v0x55555642f080_0 .net *"_ivl_8", 0 0, L_0x5555565e96e0;  1 drivers
v0x55555642f1b0_0 .net "c_in", 0 0, L_0x5555565e9d50;  1 drivers
v0x55555642f270_0 .net "c_out", 0 0, L_0x5555565e9860;  1 drivers
v0x55555642f330_0 .net "s", 0 0, L_0x5555565e94f0;  1 drivers
v0x55555642f3f0_0 .net "x", 0 0, L_0x5555565e9970;  1 drivers
v0x55555642f540_0 .net "y", 0 0, L_0x5555565e9b30;  1 drivers
S_0x55555642f6a0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x55555642b580;
 .timescale -12 -12;
P_0x55555642f8a0 .param/l "i" 0 16 14, +C4<0100>;
S_0x55555642f980 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555642f6a0;
 .timescale -12 -12;
S_0x55555642fb60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555642f980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565e9e80 .functor XOR 1, L_0x5555565ea270, L_0x5555565ea410, C4<0>, C4<0>;
L_0x5555565e9ef0 .functor XOR 1, L_0x5555565e9e80, L_0x5555565ea540, C4<0>, C4<0>;
L_0x5555565e9f60 .functor AND 1, L_0x5555565ea410, L_0x5555565ea540, C4<1>, C4<1>;
L_0x5555565e9fd0 .functor AND 1, L_0x5555565ea270, L_0x5555565ea410, C4<1>, C4<1>;
L_0x5555565ea040 .functor OR 1, L_0x5555565e9f60, L_0x5555565e9fd0, C4<0>, C4<0>;
L_0x5555565ea0b0 .functor AND 1, L_0x5555565ea270, L_0x5555565ea540, C4<1>, C4<1>;
L_0x5555565ea160 .functor OR 1, L_0x5555565ea040, L_0x5555565ea0b0, C4<0>, C4<0>;
v0x55555642fde0_0 .net *"_ivl_0", 0 0, L_0x5555565e9e80;  1 drivers
v0x55555642fee0_0 .net *"_ivl_10", 0 0, L_0x5555565ea0b0;  1 drivers
v0x55555642ffc0_0 .net *"_ivl_4", 0 0, L_0x5555565e9f60;  1 drivers
v0x555556430080_0 .net *"_ivl_6", 0 0, L_0x5555565e9fd0;  1 drivers
v0x555556430160_0 .net *"_ivl_8", 0 0, L_0x5555565ea040;  1 drivers
v0x555556430290_0 .net "c_in", 0 0, L_0x5555565ea540;  1 drivers
v0x555556430350_0 .net "c_out", 0 0, L_0x5555565ea160;  1 drivers
v0x555556430410_0 .net "s", 0 0, L_0x5555565e9ef0;  1 drivers
v0x5555564304d0_0 .net "x", 0 0, L_0x5555565ea270;  1 drivers
v0x555556430620_0 .net "y", 0 0, L_0x5555565ea410;  1 drivers
S_0x555556430780 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x55555642b580;
 .timescale -12 -12;
P_0x555556430930 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556430a10 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556430780;
 .timescale -12 -12;
S_0x555556430bf0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556430a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565ea3a0 .functor XOR 1, L_0x5555565eaba0, L_0x5555565eacd0, C4<0>, C4<0>;
L_0x5555565ea780 .functor XOR 1, L_0x5555565ea3a0, L_0x5555565eae90, C4<0>, C4<0>;
L_0x5555565ea7f0 .functor AND 1, L_0x5555565eacd0, L_0x5555565eae90, C4<1>, C4<1>;
L_0x5555565ea860 .functor AND 1, L_0x5555565eaba0, L_0x5555565eacd0, C4<1>, C4<1>;
L_0x5555565ea8d0 .functor OR 1, L_0x5555565ea7f0, L_0x5555565ea860, C4<0>, C4<0>;
L_0x5555565ea9e0 .functor AND 1, L_0x5555565eaba0, L_0x5555565eae90, C4<1>, C4<1>;
L_0x5555565eaa90 .functor OR 1, L_0x5555565ea8d0, L_0x5555565ea9e0, C4<0>, C4<0>;
v0x555556430e70_0 .net *"_ivl_0", 0 0, L_0x5555565ea3a0;  1 drivers
v0x555556430f70_0 .net *"_ivl_10", 0 0, L_0x5555565ea9e0;  1 drivers
v0x555556431050_0 .net *"_ivl_4", 0 0, L_0x5555565ea7f0;  1 drivers
v0x555556431140_0 .net *"_ivl_6", 0 0, L_0x5555565ea860;  1 drivers
v0x555556431220_0 .net *"_ivl_8", 0 0, L_0x5555565ea8d0;  1 drivers
v0x555556431350_0 .net "c_in", 0 0, L_0x5555565eae90;  1 drivers
v0x555556431410_0 .net "c_out", 0 0, L_0x5555565eaa90;  1 drivers
v0x5555564314d0_0 .net "s", 0 0, L_0x5555565ea780;  1 drivers
v0x555556431590_0 .net "x", 0 0, L_0x5555565eaba0;  1 drivers
v0x5555564316e0_0 .net "y", 0 0, L_0x5555565eacd0;  1 drivers
S_0x555556431840 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x55555642b580;
 .timescale -12 -12;
P_0x5555564319f0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555556431ad0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556431840;
 .timescale -12 -12;
S_0x555556431cb0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556431ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565eafc0 .functor XOR 1, L_0x5555565eb4a0, L_0x5555565eb670, C4<0>, C4<0>;
L_0x5555565eb030 .functor XOR 1, L_0x5555565eafc0, L_0x5555565eb710, C4<0>, C4<0>;
L_0x5555565eb0a0 .functor AND 1, L_0x5555565eb670, L_0x5555565eb710, C4<1>, C4<1>;
L_0x5555565eb110 .functor AND 1, L_0x5555565eb4a0, L_0x5555565eb670, C4<1>, C4<1>;
L_0x5555565eb1d0 .functor OR 1, L_0x5555565eb0a0, L_0x5555565eb110, C4<0>, C4<0>;
L_0x5555565eb2e0 .functor AND 1, L_0x5555565eb4a0, L_0x5555565eb710, C4<1>, C4<1>;
L_0x5555565eb390 .functor OR 1, L_0x5555565eb1d0, L_0x5555565eb2e0, C4<0>, C4<0>;
v0x555556431f30_0 .net *"_ivl_0", 0 0, L_0x5555565eafc0;  1 drivers
v0x555556432030_0 .net *"_ivl_10", 0 0, L_0x5555565eb2e0;  1 drivers
v0x555556432110_0 .net *"_ivl_4", 0 0, L_0x5555565eb0a0;  1 drivers
v0x555556432200_0 .net *"_ivl_6", 0 0, L_0x5555565eb110;  1 drivers
v0x5555564322e0_0 .net *"_ivl_8", 0 0, L_0x5555565eb1d0;  1 drivers
v0x555556432410_0 .net "c_in", 0 0, L_0x5555565eb710;  1 drivers
v0x5555564324d0_0 .net "c_out", 0 0, L_0x5555565eb390;  1 drivers
v0x555556432590_0 .net "s", 0 0, L_0x5555565eb030;  1 drivers
v0x555556432650_0 .net "x", 0 0, L_0x5555565eb4a0;  1 drivers
v0x5555564327a0_0 .net "y", 0 0, L_0x5555565eb670;  1 drivers
S_0x555556432900 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x55555642b580;
 .timescale -12 -12;
P_0x555556432ab0 .param/l "i" 0 16 14, +C4<0111>;
S_0x555556432b90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556432900;
 .timescale -12 -12;
S_0x555556432d70 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556432b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565eb8f0 .functor XOR 1, L_0x5555565eb5d0, L_0x5555565ebf70, C4<0>, C4<0>;
L_0x5555565eb960 .functor XOR 1, L_0x5555565eb8f0, L_0x5555565eb840, C4<0>, C4<0>;
L_0x5555565eb9d0 .functor AND 1, L_0x5555565ebf70, L_0x5555565eb840, C4<1>, C4<1>;
L_0x5555565eba40 .functor AND 1, L_0x5555565eb5d0, L_0x5555565ebf70, C4<1>, C4<1>;
L_0x5555565ebb00 .functor OR 1, L_0x5555565eb9d0, L_0x5555565eba40, C4<0>, C4<0>;
L_0x5555565ebc10 .functor AND 1, L_0x5555565eb5d0, L_0x5555565eb840, C4<1>, C4<1>;
L_0x5555565ebcc0 .functor OR 1, L_0x5555565ebb00, L_0x5555565ebc10, C4<0>, C4<0>;
v0x555556432ff0_0 .net *"_ivl_0", 0 0, L_0x5555565eb8f0;  1 drivers
v0x5555564330f0_0 .net *"_ivl_10", 0 0, L_0x5555565ebc10;  1 drivers
v0x5555564331d0_0 .net *"_ivl_4", 0 0, L_0x5555565eb9d0;  1 drivers
v0x5555564332c0_0 .net *"_ivl_6", 0 0, L_0x5555565eba40;  1 drivers
v0x5555564333a0_0 .net *"_ivl_8", 0 0, L_0x5555565ebb00;  1 drivers
v0x5555564334d0_0 .net "c_in", 0 0, L_0x5555565eb840;  1 drivers
v0x555556433590_0 .net "c_out", 0 0, L_0x5555565ebcc0;  1 drivers
v0x555556433650_0 .net "s", 0 0, L_0x5555565eb960;  1 drivers
v0x555556433710_0 .net "x", 0 0, L_0x5555565eb5d0;  1 drivers
v0x555556433860_0 .net "y", 0 0, L_0x5555565ebf70;  1 drivers
S_0x5555564339c0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x55555642b580;
 .timescale -12 -12;
P_0x55555642f850 .param/l "i" 0 16 14, +C4<01000>;
S_0x555556433c90 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564339c0;
 .timescale -12 -12;
S_0x555556433e70 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556433c90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565ec1e0 .functor XOR 1, L_0x5555565ec6c0, L_0x5555565ec120, C4<0>, C4<0>;
L_0x5555565ec250 .functor XOR 1, L_0x5555565ec1e0, L_0x5555565ec950, C4<0>, C4<0>;
L_0x5555565ec2c0 .functor AND 1, L_0x5555565ec120, L_0x5555565ec950, C4<1>, C4<1>;
L_0x5555565ec330 .functor AND 1, L_0x5555565ec6c0, L_0x5555565ec120, C4<1>, C4<1>;
L_0x5555565ec3f0 .functor OR 1, L_0x5555565ec2c0, L_0x5555565ec330, C4<0>, C4<0>;
L_0x5555565ec500 .functor AND 1, L_0x5555565ec6c0, L_0x5555565ec950, C4<1>, C4<1>;
L_0x5555565ec5b0 .functor OR 1, L_0x5555565ec3f0, L_0x5555565ec500, C4<0>, C4<0>;
v0x5555564340f0_0 .net *"_ivl_0", 0 0, L_0x5555565ec1e0;  1 drivers
v0x5555564341f0_0 .net *"_ivl_10", 0 0, L_0x5555565ec500;  1 drivers
v0x5555564342d0_0 .net *"_ivl_4", 0 0, L_0x5555565ec2c0;  1 drivers
v0x5555564343c0_0 .net *"_ivl_6", 0 0, L_0x5555565ec330;  1 drivers
v0x5555564344a0_0 .net *"_ivl_8", 0 0, L_0x5555565ec3f0;  1 drivers
v0x5555564345d0_0 .net "c_in", 0 0, L_0x5555565ec950;  1 drivers
v0x555556434690_0 .net "c_out", 0 0, L_0x5555565ec5b0;  1 drivers
v0x555556434750_0 .net "s", 0 0, L_0x5555565ec250;  1 drivers
v0x555556434810_0 .net "x", 0 0, L_0x5555565ec6c0;  1 drivers
v0x555556434960_0 .net "y", 0 0, L_0x5555565ec120;  1 drivers
S_0x555556434f80 .scope module, "neg_b_im" "pos_2_neg" 15 82, 16 39 0, S_0x55555640e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x5555564351b0 .param/l "N" 0 16 40, +C4<00000000000000000000000000001000>;
L_0x5555565ed810 .functor NOT 8, L_0x5555565edbe0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555556435300_0 .net *"_ivl_0", 7 0, L_0x5555565ed810;  1 drivers
L_0x7f1be06cc020 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556435400_0 .net/2u *"_ivl_2", 7 0, L_0x7f1be06cc020;  1 drivers
v0x5555564354e0_0 .net "neg", 7 0, L_0x5555565ed9a0;  alias, 1 drivers
v0x5555564355a0_0 .net "pos", 7 0, L_0x5555565edbe0;  alias, 1 drivers
L_0x5555565ed9a0 .arith/sum 8, L_0x5555565ed810, L_0x7f1be06cc020;
S_0x5555564356e0 .scope module, "neg_b_re" "pos_2_neg" 15 75, 16 39 0, S_0x55555640e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "pos";
    .port_info 1 /OUTPUT 8 "neg";
P_0x5555564358c0 .param/l "N" 0 16 40, +C4<00000000000000000000000000001000>;
L_0x5555565ed700 .functor NOT 8, L_0x5555565edeb0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555564359d0_0 .net *"_ivl_0", 7 0, L_0x5555565ed700;  1 drivers
L_0x7f1be06cbfd8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x555556435ad0_0 .net/2u *"_ivl_2", 7 0, L_0x7f1be06cbfd8;  1 drivers
v0x555556435bb0_0 .net "neg", 7 0, L_0x5555565ed770;  alias, 1 drivers
v0x555556435ca0_0 .net "pos", 7 0, L_0x5555565edeb0;  alias, 1 drivers
L_0x5555565ed770 .arith/sum 8, L_0x5555565ed700, L_0x7f1be06cbfd8;
S_0x555556435de0 .scope module, "twid_mult" "twiddle_mult" 15 26, 17 1 0, S_0x55555640e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "i_x";
    .port_info 3 /INPUT 8 "i_y";
    .port_info 4 /INPUT 8 "i_c";
    .port_info 5 /INPUT 9 "i_c_plus_s";
    .port_info 6 /INPUT 9 "i_c_minus_s";
    .port_info 7 /OUTPUT 8 "o_Re_out";
    .port_info 8 /OUTPUT 8 "o_Im_out";
    .port_info 9 /OUTPUT 1 "data_valid";
L_0x5555565afb70 .functor NOT 9, L_0x5555565afa80, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555565b9420 .functor NOT 8, L_0x5555565b9380, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555565d7e10 .functor BUFZ 1, v0x5555564a9740_0, C4<0>, C4<0>, C4<0>;
L_0x5555565d7f20 .functor BUFZ 8, L_0x5555565b3f40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555565584e0 .functor BUFZ 8, L_0x5555565b89e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5555564aa290_0 .net *"_ivl_1", 0 0, L_0x5555565af7b0;  1 drivers
L_0x7f1be06cbf48 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x5555564aa390_0 .net/2u *"_ivl_10", 8 0, L_0x7f1be06cbf48;  1 drivers
v0x5555564aa470_0 .net *"_ivl_21", 7 0, L_0x5555565b9380;  1 drivers
v0x5555564aa560_0 .net *"_ivl_22", 7 0, L_0x5555565b9420;  1 drivers
L_0x7f1be06cbf90 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555564aa640_0 .net/2u *"_ivl_24", 7 0, L_0x7f1be06cbf90;  1 drivers
v0x5555564aa720_0 .net *"_ivl_5", 0 0, L_0x5555565af990;  1 drivers
v0x5555564aa800_0 .net *"_ivl_6", 8 0, L_0x5555565afa80;  1 drivers
v0x5555564aa8e0_0 .net *"_ivl_8", 8 0, L_0x5555565afb70;  1 drivers
v0x5555564aa9c0_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555564aaaf0_0 .net "data_valid", 0 0, L_0x5555565d7e10;  alias, 1 drivers
v0x5555564aabb0_0 .net "i_c", 7 0, L_0x5555565ee020;  alias, 1 drivers
v0x5555564aac70_0 .net "i_c_minus_s", 8 0, L_0x5555565ee1a0;  alias, 1 drivers
v0x5555564aad40_0 .net "i_c_plus_s", 8 0, L_0x5555565edf50;  alias, 1 drivers
v0x5555564aae10_0 .net "i_x", 7 0, L_0x5555565d7fe0;  1 drivers
v0x5555564aaee0_0 .net "i_y", 7 0, L_0x5555565d8110;  1 drivers
v0x5555564aafb0_0 .net "o_Im_out", 7 0, L_0x5555565584e0;  alias, 1 drivers
v0x5555564ab070_0 .net "o_Re_out", 7 0, L_0x5555565d7f20;  alias, 1 drivers
v0x5555564ab260_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x5555564ab300_0 .net "w_add_answer", 8 0, L_0x5555565aecf0;  1 drivers
v0x5555564ab3c0_0 .net "w_i_out", 7 0, L_0x5555565b89e0;  1 drivers
v0x5555564ab480_0 .net "w_mult_dv", 0 0, v0x5555564a9740_0;  1 drivers
v0x5555564ab550_0 .net "w_mult_i", 16 0, v0x555556463750_0;  1 drivers
v0x5555564ab620_0 .net "w_mult_r", 16 0, v0x555556496900_0;  1 drivers
v0x5555564ab6f0_0 .net "w_mult_z", 16 0, v0x5555564a9b50_0;  1 drivers
v0x5555564ab7c0_0 .net "w_r_out", 7 0, L_0x5555565b3f40;  1 drivers
L_0x5555565af7b0 .part L_0x5555565d7fe0, 7, 1;
L_0x5555565af8a0 .concat [ 8 1 0 0], L_0x5555565d7fe0, L_0x5555565af7b0;
L_0x5555565af990 .part L_0x5555565d8110, 7, 1;
L_0x5555565afa80 .concat [ 8 1 0 0], L_0x5555565d8110, L_0x5555565af990;
L_0x5555565afc30 .arith/sum 9, L_0x5555565afb70, L_0x7f1be06cbf48;
L_0x5555565b4210 .part v0x555556496900_0, 7, 8;
L_0x5555565b48d0 .part v0x5555564a9b50_0, 7, 8;
L_0x5555565b8cb0 .part v0x555556463750_0, 7, 8;
L_0x5555565b9380 .part v0x5555564a9b50_0, 7, 8;
L_0x5555565b94e0 .arith/sum 8, L_0x5555565b9420, L_0x7f1be06cbf90;
S_0x5555564360c0 .scope module, "adder_E" "N_bit_adder" 17 32, 16 1 0, S_0x555556435de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 9 "input1";
    .port_info 1 /INPUT 9 "input2";
    .port_info 2 /OUTPUT 9 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555564362a0 .param/l "N" 0 16 2, +C4<00000000000000000000000000001001>;
v0x55555643f5a0_0 .net "answer", 8 0, L_0x5555565aecf0;  alias, 1 drivers
v0x55555643f6a0_0 .net "carry", 8 0, L_0x5555565af350;  1 drivers
v0x55555643f780_0 .net "carry_out", 0 0, L_0x5555565af090;  1 drivers
v0x55555643f820_0 .net "input1", 8 0, L_0x5555565af8a0;  1 drivers
v0x55555643f900_0 .net "input2", 8 0, L_0x5555565afc30;  1 drivers
L_0x5555565aa690 .part L_0x5555565af8a0, 0, 1;
L_0x5555565aa730 .part L_0x5555565afc30, 0, 1;
L_0x5555565aad60 .part L_0x5555565af8a0, 1, 1;
L_0x5555565aae00 .part L_0x5555565afc30, 1, 1;
L_0x5555565aaf30 .part L_0x5555565af350, 0, 1;
L_0x5555565ab5e0 .part L_0x5555565af8a0, 2, 1;
L_0x5555565ab750 .part L_0x5555565afc30, 2, 1;
L_0x5555565ab880 .part L_0x5555565af350, 1, 1;
L_0x5555565abef0 .part L_0x5555565af8a0, 3, 1;
L_0x5555565ac0b0 .part L_0x5555565afc30, 3, 1;
L_0x5555565ac2d0 .part L_0x5555565af350, 2, 1;
L_0x5555565ac7f0 .part L_0x5555565af8a0, 4, 1;
L_0x5555565ac990 .part L_0x5555565afc30, 4, 1;
L_0x5555565acac0 .part L_0x5555565af350, 3, 1;
L_0x5555565ad0a0 .part L_0x5555565af8a0, 5, 1;
L_0x5555565ad1d0 .part L_0x5555565afc30, 5, 1;
L_0x5555565ad390 .part L_0x5555565af350, 4, 1;
L_0x5555565ad9a0 .part L_0x5555565af8a0, 6, 1;
L_0x5555565adb70 .part L_0x5555565afc30, 6, 1;
L_0x5555565adc10 .part L_0x5555565af350, 5, 1;
L_0x5555565adad0 .part L_0x5555565af8a0, 7, 1;
L_0x5555565ae470 .part L_0x5555565afc30, 7, 1;
L_0x5555565add40 .part L_0x5555565af350, 6, 1;
L_0x5555565aebc0 .part L_0x5555565af8a0, 8, 1;
L_0x5555565ae620 .part L_0x5555565afc30, 8, 1;
L_0x5555565aee50 .part L_0x5555565af350, 7, 1;
LS_0x5555565aecf0_0_0 .concat8 [ 1 1 1 1], L_0x5555565a9ee0, L_0x5555565aa840, L_0x5555565ab0d0, L_0x5555565aba70;
LS_0x5555565aecf0_0_4 .concat8 [ 1 1 1 1], L_0x5555565ac470, L_0x5555565acc80, L_0x5555565ad530, L_0x5555565ade60;
LS_0x5555565aecf0_0_8 .concat8 [ 1 0 0 0], L_0x5555565ae750;
L_0x5555565aecf0 .concat8 [ 4 4 1 0], LS_0x5555565aecf0_0_0, LS_0x5555565aecf0_0_4, LS_0x5555565aecf0_0_8;
LS_0x5555565af350_0_0 .concat8 [ 1 1 1 1], L_0x5555565aa580, L_0x5555565aac50, L_0x5555565ab4d0, L_0x5555565abde0;
LS_0x5555565af350_0_4 .concat8 [ 1 1 1 1], L_0x5555565ac6e0, L_0x5555565acf90, L_0x5555565ad890, L_0x5555565ae1c0;
LS_0x5555565af350_0_8 .concat8 [ 1 0 0 0], L_0x5555565aeab0;
L_0x5555565af350 .concat8 [ 4 4 1 0], LS_0x5555565af350_0_0, LS_0x5555565af350_0_4, LS_0x5555565af350_0_8;
L_0x5555565af090 .part L_0x5555565af350, 8, 1;
S_0x555556436410 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555564360c0;
 .timescale -12 -12;
P_0x555556436630 .param/l "i" 0 16 14, +C4<00>;
S_0x555556436710 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555556436410;
 .timescale -12 -12;
S_0x5555564368f0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556436710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565a9ee0 .functor XOR 1, L_0x5555565aa690, L_0x5555565aa730, C4<0>, C4<0>;
L_0x5555565aa580 .functor AND 1, L_0x5555565aa690, L_0x5555565aa730, C4<1>, C4<1>;
v0x555556436b90_0 .net "c", 0 0, L_0x5555565aa580;  1 drivers
v0x555556436c70_0 .net "s", 0 0, L_0x5555565a9ee0;  1 drivers
v0x555556436d30_0 .net "x", 0 0, L_0x5555565aa690;  1 drivers
v0x555556436e00_0 .net "y", 0 0, L_0x5555565aa730;  1 drivers
S_0x555556436f70 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555564360c0;
 .timescale -12 -12;
P_0x555556437190 .param/l "i" 0 16 14, +C4<01>;
S_0x555556437250 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556436f70;
 .timescale -12 -12;
S_0x555556437430 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556437250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565aa7d0 .functor XOR 1, L_0x5555565aad60, L_0x5555565aae00, C4<0>, C4<0>;
L_0x5555565aa840 .functor XOR 1, L_0x5555565aa7d0, L_0x5555565aaf30, C4<0>, C4<0>;
L_0x5555565aa900 .functor AND 1, L_0x5555565aae00, L_0x5555565aaf30, C4<1>, C4<1>;
L_0x5555565aaa10 .functor AND 1, L_0x5555565aad60, L_0x5555565aae00, C4<1>, C4<1>;
L_0x5555565aaad0 .functor OR 1, L_0x5555565aa900, L_0x5555565aaa10, C4<0>, C4<0>;
L_0x5555565aabe0 .functor AND 1, L_0x5555565aad60, L_0x5555565aaf30, C4<1>, C4<1>;
L_0x5555565aac50 .functor OR 1, L_0x5555565aaad0, L_0x5555565aabe0, C4<0>, C4<0>;
v0x5555564376b0_0 .net *"_ivl_0", 0 0, L_0x5555565aa7d0;  1 drivers
v0x5555564377b0_0 .net *"_ivl_10", 0 0, L_0x5555565aabe0;  1 drivers
v0x555556437890_0 .net *"_ivl_4", 0 0, L_0x5555565aa900;  1 drivers
v0x555556437980_0 .net *"_ivl_6", 0 0, L_0x5555565aaa10;  1 drivers
v0x555556437a60_0 .net *"_ivl_8", 0 0, L_0x5555565aaad0;  1 drivers
v0x555556437b90_0 .net "c_in", 0 0, L_0x5555565aaf30;  1 drivers
v0x555556437c50_0 .net "c_out", 0 0, L_0x5555565aac50;  1 drivers
v0x555556437d10_0 .net "s", 0 0, L_0x5555565aa840;  1 drivers
v0x555556437dd0_0 .net "x", 0 0, L_0x5555565aad60;  1 drivers
v0x555556437e90_0 .net "y", 0 0, L_0x5555565aae00;  1 drivers
S_0x555556437ff0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555564360c0;
 .timescale -12 -12;
P_0x5555564381a0 .param/l "i" 0 16 14, +C4<010>;
S_0x555556438260 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556437ff0;
 .timescale -12 -12;
S_0x555556438440 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556438260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565ab060 .functor XOR 1, L_0x5555565ab5e0, L_0x5555565ab750, C4<0>, C4<0>;
L_0x5555565ab0d0 .functor XOR 1, L_0x5555565ab060, L_0x5555565ab880, C4<0>, C4<0>;
L_0x5555565ab140 .functor AND 1, L_0x5555565ab750, L_0x5555565ab880, C4<1>, C4<1>;
L_0x5555565ab250 .functor AND 1, L_0x5555565ab5e0, L_0x5555565ab750, C4<1>, C4<1>;
L_0x5555565ab310 .functor OR 1, L_0x5555565ab140, L_0x5555565ab250, C4<0>, C4<0>;
L_0x5555565ab420 .functor AND 1, L_0x5555565ab5e0, L_0x5555565ab880, C4<1>, C4<1>;
L_0x5555565ab4d0 .functor OR 1, L_0x5555565ab310, L_0x5555565ab420, C4<0>, C4<0>;
v0x5555564386f0_0 .net *"_ivl_0", 0 0, L_0x5555565ab060;  1 drivers
v0x5555564387f0_0 .net *"_ivl_10", 0 0, L_0x5555565ab420;  1 drivers
v0x5555564388d0_0 .net *"_ivl_4", 0 0, L_0x5555565ab140;  1 drivers
v0x5555564389c0_0 .net *"_ivl_6", 0 0, L_0x5555565ab250;  1 drivers
v0x555556438aa0_0 .net *"_ivl_8", 0 0, L_0x5555565ab310;  1 drivers
v0x555556438bd0_0 .net "c_in", 0 0, L_0x5555565ab880;  1 drivers
v0x555556438c90_0 .net "c_out", 0 0, L_0x5555565ab4d0;  1 drivers
v0x555556438d50_0 .net "s", 0 0, L_0x5555565ab0d0;  1 drivers
v0x555556438e10_0 .net "x", 0 0, L_0x5555565ab5e0;  1 drivers
v0x555556438f60_0 .net "y", 0 0, L_0x5555565ab750;  1 drivers
S_0x5555564390c0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555564360c0;
 .timescale -12 -12;
P_0x555556439270 .param/l "i" 0 16 14, +C4<011>;
S_0x555556439350 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564390c0;
 .timescale -12 -12;
S_0x555556439530 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556439350;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565aba00 .functor XOR 1, L_0x5555565abef0, L_0x5555565ac0b0, C4<0>, C4<0>;
L_0x5555565aba70 .functor XOR 1, L_0x5555565aba00, L_0x5555565ac2d0, C4<0>, C4<0>;
L_0x5555565abae0 .functor AND 1, L_0x5555565ac0b0, L_0x5555565ac2d0, C4<1>, C4<1>;
L_0x5555565abba0 .functor AND 1, L_0x5555565abef0, L_0x5555565ac0b0, C4<1>, C4<1>;
L_0x5555565abc60 .functor OR 1, L_0x5555565abae0, L_0x5555565abba0, C4<0>, C4<0>;
L_0x5555565abd70 .functor AND 1, L_0x5555565abef0, L_0x5555565ac2d0, C4<1>, C4<1>;
L_0x5555565abde0 .functor OR 1, L_0x5555565abc60, L_0x5555565abd70, C4<0>, C4<0>;
v0x5555564397b0_0 .net *"_ivl_0", 0 0, L_0x5555565aba00;  1 drivers
v0x5555564398b0_0 .net *"_ivl_10", 0 0, L_0x5555565abd70;  1 drivers
v0x555556439990_0 .net *"_ivl_4", 0 0, L_0x5555565abae0;  1 drivers
v0x555556439a80_0 .net *"_ivl_6", 0 0, L_0x5555565abba0;  1 drivers
v0x555556439b60_0 .net *"_ivl_8", 0 0, L_0x5555565abc60;  1 drivers
v0x555556439c90_0 .net "c_in", 0 0, L_0x5555565ac2d0;  1 drivers
v0x555556439d50_0 .net "c_out", 0 0, L_0x5555565abde0;  1 drivers
v0x555556439e10_0 .net "s", 0 0, L_0x5555565aba70;  1 drivers
v0x555556439ed0_0 .net "x", 0 0, L_0x5555565abef0;  1 drivers
v0x55555643a020_0 .net "y", 0 0, L_0x5555565ac0b0;  1 drivers
S_0x55555643a180 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555564360c0;
 .timescale -12 -12;
P_0x55555643a380 .param/l "i" 0 16 14, +C4<0100>;
S_0x55555643a460 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555643a180;
 .timescale -12 -12;
S_0x55555643a640 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555643a460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565ac400 .functor XOR 1, L_0x5555565ac7f0, L_0x5555565ac990, C4<0>, C4<0>;
L_0x5555565ac470 .functor XOR 1, L_0x5555565ac400, L_0x5555565acac0, C4<0>, C4<0>;
L_0x5555565ac4e0 .functor AND 1, L_0x5555565ac990, L_0x5555565acac0, C4<1>, C4<1>;
L_0x5555565ac550 .functor AND 1, L_0x5555565ac7f0, L_0x5555565ac990, C4<1>, C4<1>;
L_0x5555565ac5c0 .functor OR 1, L_0x5555565ac4e0, L_0x5555565ac550, C4<0>, C4<0>;
L_0x5555565ac630 .functor AND 1, L_0x5555565ac7f0, L_0x5555565acac0, C4<1>, C4<1>;
L_0x5555565ac6e0 .functor OR 1, L_0x5555565ac5c0, L_0x5555565ac630, C4<0>, C4<0>;
v0x55555643a8c0_0 .net *"_ivl_0", 0 0, L_0x5555565ac400;  1 drivers
v0x55555643a9c0_0 .net *"_ivl_10", 0 0, L_0x5555565ac630;  1 drivers
v0x55555643aaa0_0 .net *"_ivl_4", 0 0, L_0x5555565ac4e0;  1 drivers
v0x55555643ab60_0 .net *"_ivl_6", 0 0, L_0x5555565ac550;  1 drivers
v0x55555643ac40_0 .net *"_ivl_8", 0 0, L_0x5555565ac5c0;  1 drivers
v0x55555643ad70_0 .net "c_in", 0 0, L_0x5555565acac0;  1 drivers
v0x55555643ae30_0 .net "c_out", 0 0, L_0x5555565ac6e0;  1 drivers
v0x55555643aef0_0 .net "s", 0 0, L_0x5555565ac470;  1 drivers
v0x55555643afb0_0 .net "x", 0 0, L_0x5555565ac7f0;  1 drivers
v0x55555643b100_0 .net "y", 0 0, L_0x5555565ac990;  1 drivers
S_0x55555643b260 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555564360c0;
 .timescale -12 -12;
P_0x55555643b410 .param/l "i" 0 16 14, +C4<0101>;
S_0x55555643b4f0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555643b260;
 .timescale -12 -12;
S_0x55555643b6d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555643b4f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565ac920 .functor XOR 1, L_0x5555565ad0a0, L_0x5555565ad1d0, C4<0>, C4<0>;
L_0x5555565acc80 .functor XOR 1, L_0x5555565ac920, L_0x5555565ad390, C4<0>, C4<0>;
L_0x5555565accf0 .functor AND 1, L_0x5555565ad1d0, L_0x5555565ad390, C4<1>, C4<1>;
L_0x5555565acd60 .functor AND 1, L_0x5555565ad0a0, L_0x5555565ad1d0, C4<1>, C4<1>;
L_0x5555565acdd0 .functor OR 1, L_0x5555565accf0, L_0x5555565acd60, C4<0>, C4<0>;
L_0x5555565acee0 .functor AND 1, L_0x5555565ad0a0, L_0x5555565ad390, C4<1>, C4<1>;
L_0x5555565acf90 .functor OR 1, L_0x5555565acdd0, L_0x5555565acee0, C4<0>, C4<0>;
v0x55555643b950_0 .net *"_ivl_0", 0 0, L_0x5555565ac920;  1 drivers
v0x55555643ba50_0 .net *"_ivl_10", 0 0, L_0x5555565acee0;  1 drivers
v0x55555643bb30_0 .net *"_ivl_4", 0 0, L_0x5555565accf0;  1 drivers
v0x55555643bc20_0 .net *"_ivl_6", 0 0, L_0x5555565acd60;  1 drivers
v0x55555643bd00_0 .net *"_ivl_8", 0 0, L_0x5555565acdd0;  1 drivers
v0x55555643be30_0 .net "c_in", 0 0, L_0x5555565ad390;  1 drivers
v0x55555643bef0_0 .net "c_out", 0 0, L_0x5555565acf90;  1 drivers
v0x55555643bfb0_0 .net "s", 0 0, L_0x5555565acc80;  1 drivers
v0x55555643c070_0 .net "x", 0 0, L_0x5555565ad0a0;  1 drivers
v0x55555643c1c0_0 .net "y", 0 0, L_0x5555565ad1d0;  1 drivers
S_0x55555643c320 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555564360c0;
 .timescale -12 -12;
P_0x55555643c4d0 .param/l "i" 0 16 14, +C4<0110>;
S_0x55555643c5b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555643c320;
 .timescale -12 -12;
S_0x55555643c790 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555643c5b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565ad4c0 .functor XOR 1, L_0x5555565ad9a0, L_0x5555565adb70, C4<0>, C4<0>;
L_0x5555565ad530 .functor XOR 1, L_0x5555565ad4c0, L_0x5555565adc10, C4<0>, C4<0>;
L_0x5555565ad5a0 .functor AND 1, L_0x5555565adb70, L_0x5555565adc10, C4<1>, C4<1>;
L_0x5555565ad610 .functor AND 1, L_0x5555565ad9a0, L_0x5555565adb70, C4<1>, C4<1>;
L_0x5555565ad6d0 .functor OR 1, L_0x5555565ad5a0, L_0x5555565ad610, C4<0>, C4<0>;
L_0x5555565ad7e0 .functor AND 1, L_0x5555565ad9a0, L_0x5555565adc10, C4<1>, C4<1>;
L_0x5555565ad890 .functor OR 1, L_0x5555565ad6d0, L_0x5555565ad7e0, C4<0>, C4<0>;
v0x55555643ca10_0 .net *"_ivl_0", 0 0, L_0x5555565ad4c0;  1 drivers
v0x55555643cb10_0 .net *"_ivl_10", 0 0, L_0x5555565ad7e0;  1 drivers
v0x55555643cbf0_0 .net *"_ivl_4", 0 0, L_0x5555565ad5a0;  1 drivers
v0x55555643cce0_0 .net *"_ivl_6", 0 0, L_0x5555565ad610;  1 drivers
v0x55555643cdc0_0 .net *"_ivl_8", 0 0, L_0x5555565ad6d0;  1 drivers
v0x55555643cef0_0 .net "c_in", 0 0, L_0x5555565adc10;  1 drivers
v0x55555643cfb0_0 .net "c_out", 0 0, L_0x5555565ad890;  1 drivers
v0x55555643d070_0 .net "s", 0 0, L_0x5555565ad530;  1 drivers
v0x55555643d130_0 .net "x", 0 0, L_0x5555565ad9a0;  1 drivers
v0x55555643d280_0 .net "y", 0 0, L_0x5555565adb70;  1 drivers
S_0x55555643d3e0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555564360c0;
 .timescale -12 -12;
P_0x55555643d590 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555643d670 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555643d3e0;
 .timescale -12 -12;
S_0x55555643d850 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555643d670;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565addf0 .functor XOR 1, L_0x5555565adad0, L_0x5555565ae470, C4<0>, C4<0>;
L_0x5555565ade60 .functor XOR 1, L_0x5555565addf0, L_0x5555565add40, C4<0>, C4<0>;
L_0x5555565aded0 .functor AND 1, L_0x5555565ae470, L_0x5555565add40, C4<1>, C4<1>;
L_0x5555565adf40 .functor AND 1, L_0x5555565adad0, L_0x5555565ae470, C4<1>, C4<1>;
L_0x5555565ae000 .functor OR 1, L_0x5555565aded0, L_0x5555565adf40, C4<0>, C4<0>;
L_0x5555565ae110 .functor AND 1, L_0x5555565adad0, L_0x5555565add40, C4<1>, C4<1>;
L_0x5555565ae1c0 .functor OR 1, L_0x5555565ae000, L_0x5555565ae110, C4<0>, C4<0>;
v0x55555643dad0_0 .net *"_ivl_0", 0 0, L_0x5555565addf0;  1 drivers
v0x55555643dbd0_0 .net *"_ivl_10", 0 0, L_0x5555565ae110;  1 drivers
v0x55555643dcb0_0 .net *"_ivl_4", 0 0, L_0x5555565aded0;  1 drivers
v0x55555643dda0_0 .net *"_ivl_6", 0 0, L_0x5555565adf40;  1 drivers
v0x55555643de80_0 .net *"_ivl_8", 0 0, L_0x5555565ae000;  1 drivers
v0x55555643dfb0_0 .net "c_in", 0 0, L_0x5555565add40;  1 drivers
v0x55555643e070_0 .net "c_out", 0 0, L_0x5555565ae1c0;  1 drivers
v0x55555643e130_0 .net "s", 0 0, L_0x5555565ade60;  1 drivers
v0x55555643e1f0_0 .net "x", 0 0, L_0x5555565adad0;  1 drivers
v0x55555643e340_0 .net "y", 0 0, L_0x5555565ae470;  1 drivers
S_0x55555643e4a0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555564360c0;
 .timescale -12 -12;
P_0x55555643a330 .param/l "i" 0 16 14, +C4<01000>;
S_0x55555643e770 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555643e4a0;
 .timescale -12 -12;
S_0x55555643e950 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555643e770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565ae6e0 .functor XOR 1, L_0x5555565aebc0, L_0x5555565ae620, C4<0>, C4<0>;
L_0x5555565ae750 .functor XOR 1, L_0x5555565ae6e0, L_0x5555565aee50, C4<0>, C4<0>;
L_0x5555565ae7c0 .functor AND 1, L_0x5555565ae620, L_0x5555565aee50, C4<1>, C4<1>;
L_0x5555565ae830 .functor AND 1, L_0x5555565aebc0, L_0x5555565ae620, C4<1>, C4<1>;
L_0x5555565ae8f0 .functor OR 1, L_0x5555565ae7c0, L_0x5555565ae830, C4<0>, C4<0>;
L_0x5555565aea00 .functor AND 1, L_0x5555565aebc0, L_0x5555565aee50, C4<1>, C4<1>;
L_0x5555565aeab0 .functor OR 1, L_0x5555565ae8f0, L_0x5555565aea00, C4<0>, C4<0>;
v0x55555643ebd0_0 .net *"_ivl_0", 0 0, L_0x5555565ae6e0;  1 drivers
v0x55555643ecd0_0 .net *"_ivl_10", 0 0, L_0x5555565aea00;  1 drivers
v0x55555643edb0_0 .net *"_ivl_4", 0 0, L_0x5555565ae7c0;  1 drivers
v0x55555643eea0_0 .net *"_ivl_6", 0 0, L_0x5555565ae830;  1 drivers
v0x55555643ef80_0 .net *"_ivl_8", 0 0, L_0x5555565ae8f0;  1 drivers
v0x55555643f0b0_0 .net "c_in", 0 0, L_0x5555565aee50;  1 drivers
v0x55555643f170_0 .net "c_out", 0 0, L_0x5555565aeab0;  1 drivers
v0x55555643f230_0 .net "s", 0 0, L_0x5555565ae750;  1 drivers
v0x55555643f2f0_0 .net "x", 0 0, L_0x5555565aebc0;  1 drivers
v0x55555643f440_0 .net "y", 0 0, L_0x5555565ae620;  1 drivers
S_0x55555643fa60 .scope module, "adder_I" "N_bit_adder" 17 49, 16 1 0, S_0x555556435de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x55555643fc60 .param/l "N" 0 16 2, +C4<00000000000000000000000000001000>;
v0x555556447ea0_0 .net "answer", 7 0, L_0x5555565b89e0;  alias, 1 drivers
v0x555556447fa0_0 .net "carry", 7 0, L_0x5555565b8920;  1 drivers
v0x555556448080_0 .net "carry_out", 0 0, L_0x5555565b9160;  1 drivers
v0x555556448120_0 .net "input1", 7 0, L_0x5555565b8cb0;  1 drivers
v0x555556448200_0 .net "input2", 7 0, L_0x5555565b94e0;  1 drivers
L_0x5555565b4b40 .part L_0x5555565b8cb0, 0, 1;
L_0x5555565b4be0 .part L_0x5555565b94e0, 0, 1;
L_0x5555565b5250 .part L_0x5555565b8cb0, 1, 1;
L_0x5555565b52f0 .part L_0x5555565b94e0, 1, 1;
L_0x5555565b5420 .part L_0x5555565b8920, 0, 1;
L_0x5555565b5ad0 .part L_0x5555565b8cb0, 2, 1;
L_0x5555565b5c40 .part L_0x5555565b94e0, 2, 1;
L_0x5555565b5d70 .part L_0x5555565b8920, 1, 1;
L_0x5555565b63e0 .part L_0x5555565b8cb0, 3, 1;
L_0x5555565b65a0 .part L_0x5555565b94e0, 3, 1;
L_0x5555565b67c0 .part L_0x5555565b8920, 2, 1;
L_0x5555565b6ce0 .part L_0x5555565b8cb0, 4, 1;
L_0x5555565b6e80 .part L_0x5555565b94e0, 4, 1;
L_0x5555565b6fb0 .part L_0x5555565b8920, 3, 1;
L_0x5555565b7420 .part L_0x5555565b8cb0, 5, 1;
L_0x5555565b7550 .part L_0x5555565b94e0, 5, 1;
L_0x5555565b7710 .part L_0x5555565b8920, 4, 1;
L_0x5555565b7ce0 .part L_0x5555565b8cb0, 6, 1;
L_0x5555565b7eb0 .part L_0x5555565b94e0, 6, 1;
L_0x5555565b7f50 .part L_0x5555565b8920, 5, 1;
L_0x5555565b7e10 .part L_0x5555565b8cb0, 7, 1;
L_0x5555565b8770 .part L_0x5555565b94e0, 7, 1;
L_0x5555565b8080 .part L_0x5555565b8920, 6, 1;
LS_0x5555565b89e0_0_0 .concat8 [ 1 1 1 1], L_0x5555565b49c0, L_0x5555565b4cf0, L_0x5555565b55c0, L_0x5555565b5f60;
LS_0x5555565b89e0_0_4 .concat8 [ 1 1 1 1], L_0x5555565b6960, L_0x555556596e90, L_0x5555565b78b0, L_0x5555565b81a0;
L_0x5555565b89e0 .concat8 [ 4 4 0 0], LS_0x5555565b89e0_0_0, LS_0x5555565b89e0_0_4;
LS_0x5555565b8920_0_0 .concat8 [ 1 1 1 1], L_0x5555565b4a30, L_0x5555565b5140, L_0x5555565b59c0, L_0x5555565b62d0;
LS_0x5555565b8920_0_4 .concat8 [ 1 1 1 1], L_0x5555565b6bd0, L_0x5555565b7310, L_0x5555565b7bd0, L_0x5555565b84c0;
L_0x5555565b8920 .concat8 [ 4 4 0 0], LS_0x5555565b8920_0_0, LS_0x5555565b8920_0_4;
L_0x5555565b9160 .part L_0x5555565b8920, 7, 1;
S_0x55555643fe30 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x55555643fa60;
 .timescale -12 -12;
P_0x555556440030 .param/l "i" 0 16 14, +C4<00>;
S_0x555556440110 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x55555643fe30;
 .timescale -12 -12;
S_0x5555564402f0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556440110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565b49c0 .functor XOR 1, L_0x5555565b4b40, L_0x5555565b4be0, C4<0>, C4<0>;
L_0x5555565b4a30 .functor AND 1, L_0x5555565b4b40, L_0x5555565b4be0, C4<1>, C4<1>;
v0x555556440590_0 .net "c", 0 0, L_0x5555565b4a30;  1 drivers
v0x555556440670_0 .net "s", 0 0, L_0x5555565b49c0;  1 drivers
v0x555556440730_0 .net "x", 0 0, L_0x5555565b4b40;  1 drivers
v0x555556440800_0 .net "y", 0 0, L_0x5555565b4be0;  1 drivers
S_0x555556440970 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x55555643fa60;
 .timescale -12 -12;
P_0x555556440b90 .param/l "i" 0 16 14, +C4<01>;
S_0x555556440c50 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556440970;
 .timescale -12 -12;
S_0x555556440e30 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556440c50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b4c80 .functor XOR 1, L_0x5555565b5250, L_0x5555565b52f0, C4<0>, C4<0>;
L_0x5555565b4cf0 .functor XOR 1, L_0x5555565b4c80, L_0x5555565b5420, C4<0>, C4<0>;
L_0x5555565b4db0 .functor AND 1, L_0x5555565b52f0, L_0x5555565b5420, C4<1>, C4<1>;
L_0x5555565b4ec0 .functor AND 1, L_0x5555565b5250, L_0x5555565b52f0, C4<1>, C4<1>;
L_0x5555565b4f80 .functor OR 1, L_0x5555565b4db0, L_0x5555565b4ec0, C4<0>, C4<0>;
L_0x5555565b5090 .functor AND 1, L_0x5555565b5250, L_0x5555565b5420, C4<1>, C4<1>;
L_0x5555565b5140 .functor OR 1, L_0x5555565b4f80, L_0x5555565b5090, C4<0>, C4<0>;
v0x5555564410b0_0 .net *"_ivl_0", 0 0, L_0x5555565b4c80;  1 drivers
v0x5555564411b0_0 .net *"_ivl_10", 0 0, L_0x5555565b5090;  1 drivers
v0x555556441290_0 .net *"_ivl_4", 0 0, L_0x5555565b4db0;  1 drivers
v0x555556441380_0 .net *"_ivl_6", 0 0, L_0x5555565b4ec0;  1 drivers
v0x555556441460_0 .net *"_ivl_8", 0 0, L_0x5555565b4f80;  1 drivers
v0x555556441590_0 .net "c_in", 0 0, L_0x5555565b5420;  1 drivers
v0x555556441650_0 .net "c_out", 0 0, L_0x5555565b5140;  1 drivers
v0x555556441710_0 .net "s", 0 0, L_0x5555565b4cf0;  1 drivers
v0x5555564417d0_0 .net "x", 0 0, L_0x5555565b5250;  1 drivers
v0x555556441890_0 .net "y", 0 0, L_0x5555565b52f0;  1 drivers
S_0x5555564419f0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x55555643fa60;
 .timescale -12 -12;
P_0x555556441ba0 .param/l "i" 0 16 14, +C4<010>;
S_0x555556441c60 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564419f0;
 .timescale -12 -12;
S_0x555556441e40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556441c60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b5550 .functor XOR 1, L_0x5555565b5ad0, L_0x5555565b5c40, C4<0>, C4<0>;
L_0x5555565b55c0 .functor XOR 1, L_0x5555565b5550, L_0x5555565b5d70, C4<0>, C4<0>;
L_0x5555565b5630 .functor AND 1, L_0x5555565b5c40, L_0x5555565b5d70, C4<1>, C4<1>;
L_0x5555565b5740 .functor AND 1, L_0x5555565b5ad0, L_0x5555565b5c40, C4<1>, C4<1>;
L_0x5555565b5800 .functor OR 1, L_0x5555565b5630, L_0x5555565b5740, C4<0>, C4<0>;
L_0x5555565b5910 .functor AND 1, L_0x5555565b5ad0, L_0x5555565b5d70, C4<1>, C4<1>;
L_0x5555565b59c0 .functor OR 1, L_0x5555565b5800, L_0x5555565b5910, C4<0>, C4<0>;
v0x5555564420f0_0 .net *"_ivl_0", 0 0, L_0x5555565b5550;  1 drivers
v0x5555564421f0_0 .net *"_ivl_10", 0 0, L_0x5555565b5910;  1 drivers
v0x5555564422d0_0 .net *"_ivl_4", 0 0, L_0x5555565b5630;  1 drivers
v0x5555564423c0_0 .net *"_ivl_6", 0 0, L_0x5555565b5740;  1 drivers
v0x5555564424a0_0 .net *"_ivl_8", 0 0, L_0x5555565b5800;  1 drivers
v0x5555564425d0_0 .net "c_in", 0 0, L_0x5555565b5d70;  1 drivers
v0x555556442690_0 .net "c_out", 0 0, L_0x5555565b59c0;  1 drivers
v0x555556442750_0 .net "s", 0 0, L_0x5555565b55c0;  1 drivers
v0x555556442810_0 .net "x", 0 0, L_0x5555565b5ad0;  1 drivers
v0x555556442960_0 .net "y", 0 0, L_0x5555565b5c40;  1 drivers
S_0x555556442ac0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x55555643fa60;
 .timescale -12 -12;
P_0x555556442c70 .param/l "i" 0 16 14, +C4<011>;
S_0x555556442d50 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556442ac0;
 .timescale -12 -12;
S_0x555556442f30 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556442d50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b5ef0 .functor XOR 1, L_0x5555565b63e0, L_0x5555565b65a0, C4<0>, C4<0>;
L_0x5555565b5f60 .functor XOR 1, L_0x5555565b5ef0, L_0x5555565b67c0, C4<0>, C4<0>;
L_0x5555565b5fd0 .functor AND 1, L_0x5555565b65a0, L_0x5555565b67c0, C4<1>, C4<1>;
L_0x5555565b6090 .functor AND 1, L_0x5555565b63e0, L_0x5555565b65a0, C4<1>, C4<1>;
L_0x5555565b6150 .functor OR 1, L_0x5555565b5fd0, L_0x5555565b6090, C4<0>, C4<0>;
L_0x5555565b6260 .functor AND 1, L_0x5555565b63e0, L_0x5555565b67c0, C4<1>, C4<1>;
L_0x5555565b62d0 .functor OR 1, L_0x5555565b6150, L_0x5555565b6260, C4<0>, C4<0>;
v0x5555564431b0_0 .net *"_ivl_0", 0 0, L_0x5555565b5ef0;  1 drivers
v0x5555564432b0_0 .net *"_ivl_10", 0 0, L_0x5555565b6260;  1 drivers
v0x555556443390_0 .net *"_ivl_4", 0 0, L_0x5555565b5fd0;  1 drivers
v0x555556443480_0 .net *"_ivl_6", 0 0, L_0x5555565b6090;  1 drivers
v0x555556443560_0 .net *"_ivl_8", 0 0, L_0x5555565b6150;  1 drivers
v0x555556443690_0 .net "c_in", 0 0, L_0x5555565b67c0;  1 drivers
v0x555556443750_0 .net "c_out", 0 0, L_0x5555565b62d0;  1 drivers
v0x555556443810_0 .net "s", 0 0, L_0x5555565b5f60;  1 drivers
v0x5555564438d0_0 .net "x", 0 0, L_0x5555565b63e0;  1 drivers
v0x555556443a20_0 .net "y", 0 0, L_0x5555565b65a0;  1 drivers
S_0x555556443b80 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x55555643fa60;
 .timescale -12 -12;
P_0x555556443d80 .param/l "i" 0 16 14, +C4<0100>;
S_0x555556443e60 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556443b80;
 .timescale -12 -12;
S_0x555556444040 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556443e60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b68f0 .functor XOR 1, L_0x5555565b6ce0, L_0x5555565b6e80, C4<0>, C4<0>;
L_0x5555565b6960 .functor XOR 1, L_0x5555565b68f0, L_0x5555565b6fb0, C4<0>, C4<0>;
L_0x5555565b69d0 .functor AND 1, L_0x5555565b6e80, L_0x5555565b6fb0, C4<1>, C4<1>;
L_0x5555565b6a40 .functor AND 1, L_0x5555565b6ce0, L_0x5555565b6e80, C4<1>, C4<1>;
L_0x5555565b6ab0 .functor OR 1, L_0x5555565b69d0, L_0x5555565b6a40, C4<0>, C4<0>;
L_0x5555565b6b20 .functor AND 1, L_0x5555565b6ce0, L_0x5555565b6fb0, C4<1>, C4<1>;
L_0x5555565b6bd0 .functor OR 1, L_0x5555565b6ab0, L_0x5555565b6b20, C4<0>, C4<0>;
v0x5555564442c0_0 .net *"_ivl_0", 0 0, L_0x5555565b68f0;  1 drivers
v0x5555564443c0_0 .net *"_ivl_10", 0 0, L_0x5555565b6b20;  1 drivers
v0x5555564444a0_0 .net *"_ivl_4", 0 0, L_0x5555565b69d0;  1 drivers
v0x555556444560_0 .net *"_ivl_6", 0 0, L_0x5555565b6a40;  1 drivers
v0x555556444640_0 .net *"_ivl_8", 0 0, L_0x5555565b6ab0;  1 drivers
v0x555556444770_0 .net "c_in", 0 0, L_0x5555565b6fb0;  1 drivers
v0x555556444830_0 .net "c_out", 0 0, L_0x5555565b6bd0;  1 drivers
v0x5555564448f0_0 .net "s", 0 0, L_0x5555565b6960;  1 drivers
v0x5555564449b0_0 .net "x", 0 0, L_0x5555565b6ce0;  1 drivers
v0x555556444b00_0 .net "y", 0 0, L_0x5555565b6e80;  1 drivers
S_0x555556444c60 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x55555643fa60;
 .timescale -12 -12;
P_0x555556444e10 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556444ef0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556444c60;
 .timescale -12 -12;
S_0x5555564450d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556444ef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b6e10 .functor XOR 1, L_0x5555565b7420, L_0x5555565b7550, C4<0>, C4<0>;
L_0x555556596e90 .functor XOR 1, L_0x5555565b6e10, L_0x5555565b7710, C4<0>, C4<0>;
L_0x5555565a6ba0 .functor AND 1, L_0x5555565b7550, L_0x5555565b7710, C4<1>, C4<1>;
L_0x5555565b7170 .functor AND 1, L_0x5555565b7420, L_0x5555565b7550, C4<1>, C4<1>;
L_0x5555565b71e0 .functor OR 1, L_0x5555565a6ba0, L_0x5555565b7170, C4<0>, C4<0>;
L_0x5555565b72a0 .functor AND 1, L_0x5555565b7420, L_0x5555565b7710, C4<1>, C4<1>;
L_0x5555565b7310 .functor OR 1, L_0x5555565b71e0, L_0x5555565b72a0, C4<0>, C4<0>;
v0x555556445350_0 .net *"_ivl_0", 0 0, L_0x5555565b6e10;  1 drivers
v0x555556445450_0 .net *"_ivl_10", 0 0, L_0x5555565b72a0;  1 drivers
v0x555556445530_0 .net *"_ivl_4", 0 0, L_0x5555565a6ba0;  1 drivers
v0x555556445620_0 .net *"_ivl_6", 0 0, L_0x5555565b7170;  1 drivers
v0x555556445700_0 .net *"_ivl_8", 0 0, L_0x5555565b71e0;  1 drivers
v0x555556445830_0 .net "c_in", 0 0, L_0x5555565b7710;  1 drivers
v0x5555564458f0_0 .net "c_out", 0 0, L_0x5555565b7310;  1 drivers
v0x5555564459b0_0 .net "s", 0 0, L_0x555556596e90;  1 drivers
v0x555556445a70_0 .net "x", 0 0, L_0x5555565b7420;  1 drivers
v0x555556445bc0_0 .net "y", 0 0, L_0x5555565b7550;  1 drivers
S_0x555556445d20 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x55555643fa60;
 .timescale -12 -12;
P_0x555556445ed0 .param/l "i" 0 16 14, +C4<0110>;
S_0x555556445fb0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556445d20;
 .timescale -12 -12;
S_0x555556446190 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556445fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b7840 .functor XOR 1, L_0x5555565b7ce0, L_0x5555565b7eb0, C4<0>, C4<0>;
L_0x5555565b78b0 .functor XOR 1, L_0x5555565b7840, L_0x5555565b7f50, C4<0>, C4<0>;
L_0x5555565b7920 .functor AND 1, L_0x5555565b7eb0, L_0x5555565b7f50, C4<1>, C4<1>;
L_0x5555565b7990 .functor AND 1, L_0x5555565b7ce0, L_0x5555565b7eb0, C4<1>, C4<1>;
L_0x5555565b7a50 .functor OR 1, L_0x5555565b7920, L_0x5555565b7990, C4<0>, C4<0>;
L_0x5555565b7b60 .functor AND 1, L_0x5555565b7ce0, L_0x5555565b7f50, C4<1>, C4<1>;
L_0x5555565b7bd0 .functor OR 1, L_0x5555565b7a50, L_0x5555565b7b60, C4<0>, C4<0>;
v0x555556446410_0 .net *"_ivl_0", 0 0, L_0x5555565b7840;  1 drivers
v0x555556446510_0 .net *"_ivl_10", 0 0, L_0x5555565b7b60;  1 drivers
v0x5555564465f0_0 .net *"_ivl_4", 0 0, L_0x5555565b7920;  1 drivers
v0x5555564466e0_0 .net *"_ivl_6", 0 0, L_0x5555565b7990;  1 drivers
v0x5555564467c0_0 .net *"_ivl_8", 0 0, L_0x5555565b7a50;  1 drivers
v0x5555564468f0_0 .net "c_in", 0 0, L_0x5555565b7f50;  1 drivers
v0x5555564469b0_0 .net "c_out", 0 0, L_0x5555565b7bd0;  1 drivers
v0x555556446a70_0 .net "s", 0 0, L_0x5555565b78b0;  1 drivers
v0x555556446b30_0 .net "x", 0 0, L_0x5555565b7ce0;  1 drivers
v0x555556446c80_0 .net "y", 0 0, L_0x5555565b7eb0;  1 drivers
S_0x555556446de0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x55555643fa60;
 .timescale -12 -12;
P_0x555556446f90 .param/l "i" 0 16 14, +C4<0111>;
S_0x555556447070 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556446de0;
 .timescale -12 -12;
S_0x555556447250 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556447070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b8130 .functor XOR 1, L_0x5555565b7e10, L_0x5555565b8770, C4<0>, C4<0>;
L_0x5555565b81a0 .functor XOR 1, L_0x5555565b8130, L_0x5555565b8080, C4<0>, C4<0>;
L_0x5555565b8210 .functor AND 1, L_0x5555565b8770, L_0x5555565b8080, C4<1>, C4<1>;
L_0x5555565b8280 .functor AND 1, L_0x5555565b7e10, L_0x5555565b8770, C4<1>, C4<1>;
L_0x5555565b8340 .functor OR 1, L_0x5555565b8210, L_0x5555565b8280, C4<0>, C4<0>;
L_0x5555565b8450 .functor AND 1, L_0x5555565b7e10, L_0x5555565b8080, C4<1>, C4<1>;
L_0x5555565b84c0 .functor OR 1, L_0x5555565b8340, L_0x5555565b8450, C4<0>, C4<0>;
v0x5555564474d0_0 .net *"_ivl_0", 0 0, L_0x5555565b8130;  1 drivers
v0x5555564475d0_0 .net *"_ivl_10", 0 0, L_0x5555565b8450;  1 drivers
v0x5555564476b0_0 .net *"_ivl_4", 0 0, L_0x5555565b8210;  1 drivers
v0x5555564477a0_0 .net *"_ivl_6", 0 0, L_0x5555565b8280;  1 drivers
v0x555556447880_0 .net *"_ivl_8", 0 0, L_0x5555565b8340;  1 drivers
v0x5555564479b0_0 .net "c_in", 0 0, L_0x5555565b8080;  1 drivers
v0x555556447a70_0 .net "c_out", 0 0, L_0x5555565b84c0;  1 drivers
v0x555556447b30_0 .net "s", 0 0, L_0x5555565b81a0;  1 drivers
v0x555556447bf0_0 .net "x", 0 0, L_0x5555565b7e10;  1 drivers
v0x555556447d40_0 .net "y", 0 0, L_0x5555565b8770;  1 drivers
S_0x555556448360 .scope module, "adder_R" "N_bit_adder" 17 40, 16 1 0, S_0x555556435de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556448540 .param/l "N" 0 16 2, +C4<00000000000000000000000000001000>;
v0x5555564507b0_0 .net "answer", 7 0, L_0x5555565b3f40;  alias, 1 drivers
v0x5555564508b0_0 .net "carry", 7 0, L_0x5555565b3e80;  1 drivers
v0x555556450990_0 .net "carry_out", 0 0, L_0x5555565b46c0;  1 drivers
v0x555556450a30_0 .net "input1", 7 0, L_0x5555565b4210;  1 drivers
v0x555556450b10_0 .net "input2", 7 0, L_0x5555565b48d0;  1 drivers
L_0x5555565afef0 .part L_0x5555565b4210, 0, 1;
L_0x5555565aff90 .part L_0x5555565b48d0, 0, 1;
L_0x5555565b05c0 .part L_0x5555565b4210, 1, 1;
L_0x5555565b0660 .part L_0x5555565b48d0, 1, 1;
L_0x5555565b0790 .part L_0x5555565b3e80, 0, 1;
L_0x5555565b0e40 .part L_0x5555565b4210, 2, 1;
L_0x5555565b0fb0 .part L_0x5555565b48d0, 2, 1;
L_0x5555565b10e0 .part L_0x5555565b3e80, 1, 1;
L_0x5555565b1750 .part L_0x5555565b4210, 3, 1;
L_0x5555565b1910 .part L_0x5555565b48d0, 3, 1;
L_0x5555565b1b30 .part L_0x5555565b3e80, 2, 1;
L_0x5555565b2050 .part L_0x5555565b4210, 4, 1;
L_0x5555565b21f0 .part L_0x5555565b48d0, 4, 1;
L_0x5555565b2320 .part L_0x5555565b3e80, 3, 1;
L_0x5555565b2900 .part L_0x5555565b4210, 5, 1;
L_0x5555565b2a30 .part L_0x5555565b48d0, 5, 1;
L_0x5555565b2bf0 .part L_0x5555565b3e80, 4, 1;
L_0x5555565b3200 .part L_0x5555565b4210, 6, 1;
L_0x5555565b33d0 .part L_0x5555565b48d0, 6, 1;
L_0x5555565b3470 .part L_0x5555565b3e80, 5, 1;
L_0x5555565b3330 .part L_0x5555565b4210, 7, 1;
L_0x5555565b3cd0 .part L_0x5555565b48d0, 7, 1;
L_0x5555565b35a0 .part L_0x5555565b3e80, 6, 1;
LS_0x5555565b3f40_0_0 .concat8 [ 1 1 1 1], L_0x5555565afcd0, L_0x5555565b00a0, L_0x5555565b0930, L_0x5555565b12d0;
LS_0x5555565b3f40_0_4 .concat8 [ 1 1 1 1], L_0x5555565b1cd0, L_0x5555565b24e0, L_0x5555565b2d90, L_0x5555565b36c0;
L_0x5555565b3f40 .concat8 [ 4 4 0 0], LS_0x5555565b3f40_0_0, LS_0x5555565b3f40_0_4;
LS_0x5555565b3e80_0_0 .concat8 [ 1 1 1 1], L_0x5555565afde0, L_0x5555565b04b0, L_0x5555565b0d30, L_0x5555565b1640;
LS_0x5555565b3e80_0_4 .concat8 [ 1 1 1 1], L_0x5555565b1f40, L_0x5555565b27f0, L_0x5555565b30f0, L_0x5555565b3a20;
L_0x5555565b3e80 .concat8 [ 4 4 0 0], LS_0x5555565b3e80_0_0, LS_0x5555565b3e80_0_4;
L_0x5555565b46c0 .part L_0x5555565b3e80, 7, 1;
S_0x555556448740 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555556448360;
 .timescale -12 -12;
P_0x555556448940 .param/l "i" 0 16 14, +C4<00>;
S_0x555556448a20 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555556448740;
 .timescale -12 -12;
S_0x555556448c00 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556448a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565afcd0 .functor XOR 1, L_0x5555565afef0, L_0x5555565aff90, C4<0>, C4<0>;
L_0x5555565afde0 .functor AND 1, L_0x5555565afef0, L_0x5555565aff90, C4<1>, C4<1>;
v0x555556448ea0_0 .net "c", 0 0, L_0x5555565afde0;  1 drivers
v0x555556448f80_0 .net "s", 0 0, L_0x5555565afcd0;  1 drivers
v0x555556449040_0 .net "x", 0 0, L_0x5555565afef0;  1 drivers
v0x555556449110_0 .net "y", 0 0, L_0x5555565aff90;  1 drivers
S_0x555556449280 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555556448360;
 .timescale -12 -12;
P_0x5555564494a0 .param/l "i" 0 16 14, +C4<01>;
S_0x555556449560 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556449280;
 .timescale -12 -12;
S_0x555556449740 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556449560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b0030 .functor XOR 1, L_0x5555565b05c0, L_0x5555565b0660, C4<0>, C4<0>;
L_0x5555565b00a0 .functor XOR 1, L_0x5555565b0030, L_0x5555565b0790, C4<0>, C4<0>;
L_0x5555565b0160 .functor AND 1, L_0x5555565b0660, L_0x5555565b0790, C4<1>, C4<1>;
L_0x5555565b0270 .functor AND 1, L_0x5555565b05c0, L_0x5555565b0660, C4<1>, C4<1>;
L_0x5555565b0330 .functor OR 1, L_0x5555565b0160, L_0x5555565b0270, C4<0>, C4<0>;
L_0x5555565b0440 .functor AND 1, L_0x5555565b05c0, L_0x5555565b0790, C4<1>, C4<1>;
L_0x5555565b04b0 .functor OR 1, L_0x5555565b0330, L_0x5555565b0440, C4<0>, C4<0>;
v0x5555564499c0_0 .net *"_ivl_0", 0 0, L_0x5555565b0030;  1 drivers
v0x555556449ac0_0 .net *"_ivl_10", 0 0, L_0x5555565b0440;  1 drivers
v0x555556449ba0_0 .net *"_ivl_4", 0 0, L_0x5555565b0160;  1 drivers
v0x555556449c90_0 .net *"_ivl_6", 0 0, L_0x5555565b0270;  1 drivers
v0x555556449d70_0 .net *"_ivl_8", 0 0, L_0x5555565b0330;  1 drivers
v0x555556449ea0_0 .net "c_in", 0 0, L_0x5555565b0790;  1 drivers
v0x555556449f60_0 .net "c_out", 0 0, L_0x5555565b04b0;  1 drivers
v0x55555644a020_0 .net "s", 0 0, L_0x5555565b00a0;  1 drivers
v0x55555644a0e0_0 .net "x", 0 0, L_0x5555565b05c0;  1 drivers
v0x55555644a1a0_0 .net "y", 0 0, L_0x5555565b0660;  1 drivers
S_0x55555644a300 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555556448360;
 .timescale -12 -12;
P_0x55555644a4b0 .param/l "i" 0 16 14, +C4<010>;
S_0x55555644a570 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555644a300;
 .timescale -12 -12;
S_0x55555644a750 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555644a570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b08c0 .functor XOR 1, L_0x5555565b0e40, L_0x5555565b0fb0, C4<0>, C4<0>;
L_0x5555565b0930 .functor XOR 1, L_0x5555565b08c0, L_0x5555565b10e0, C4<0>, C4<0>;
L_0x5555565b09a0 .functor AND 1, L_0x5555565b0fb0, L_0x5555565b10e0, C4<1>, C4<1>;
L_0x5555565b0ab0 .functor AND 1, L_0x5555565b0e40, L_0x5555565b0fb0, C4<1>, C4<1>;
L_0x5555565b0b70 .functor OR 1, L_0x5555565b09a0, L_0x5555565b0ab0, C4<0>, C4<0>;
L_0x5555565b0c80 .functor AND 1, L_0x5555565b0e40, L_0x5555565b10e0, C4<1>, C4<1>;
L_0x5555565b0d30 .functor OR 1, L_0x5555565b0b70, L_0x5555565b0c80, C4<0>, C4<0>;
v0x55555644aa00_0 .net *"_ivl_0", 0 0, L_0x5555565b08c0;  1 drivers
v0x55555644ab00_0 .net *"_ivl_10", 0 0, L_0x5555565b0c80;  1 drivers
v0x55555644abe0_0 .net *"_ivl_4", 0 0, L_0x5555565b09a0;  1 drivers
v0x55555644acd0_0 .net *"_ivl_6", 0 0, L_0x5555565b0ab0;  1 drivers
v0x55555644adb0_0 .net *"_ivl_8", 0 0, L_0x5555565b0b70;  1 drivers
v0x55555644aee0_0 .net "c_in", 0 0, L_0x5555565b10e0;  1 drivers
v0x55555644afa0_0 .net "c_out", 0 0, L_0x5555565b0d30;  1 drivers
v0x55555644b060_0 .net "s", 0 0, L_0x5555565b0930;  1 drivers
v0x55555644b120_0 .net "x", 0 0, L_0x5555565b0e40;  1 drivers
v0x55555644b270_0 .net "y", 0 0, L_0x5555565b0fb0;  1 drivers
S_0x55555644b3d0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555556448360;
 .timescale -12 -12;
P_0x55555644b580 .param/l "i" 0 16 14, +C4<011>;
S_0x55555644b660 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555644b3d0;
 .timescale -12 -12;
S_0x55555644b840 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555644b660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b1260 .functor XOR 1, L_0x5555565b1750, L_0x5555565b1910, C4<0>, C4<0>;
L_0x5555565b12d0 .functor XOR 1, L_0x5555565b1260, L_0x5555565b1b30, C4<0>, C4<0>;
L_0x5555565b1340 .functor AND 1, L_0x5555565b1910, L_0x5555565b1b30, C4<1>, C4<1>;
L_0x5555565b1400 .functor AND 1, L_0x5555565b1750, L_0x5555565b1910, C4<1>, C4<1>;
L_0x5555565b14c0 .functor OR 1, L_0x5555565b1340, L_0x5555565b1400, C4<0>, C4<0>;
L_0x5555565b15d0 .functor AND 1, L_0x5555565b1750, L_0x5555565b1b30, C4<1>, C4<1>;
L_0x5555565b1640 .functor OR 1, L_0x5555565b14c0, L_0x5555565b15d0, C4<0>, C4<0>;
v0x55555644bac0_0 .net *"_ivl_0", 0 0, L_0x5555565b1260;  1 drivers
v0x55555644bbc0_0 .net *"_ivl_10", 0 0, L_0x5555565b15d0;  1 drivers
v0x55555644bca0_0 .net *"_ivl_4", 0 0, L_0x5555565b1340;  1 drivers
v0x55555644bd90_0 .net *"_ivl_6", 0 0, L_0x5555565b1400;  1 drivers
v0x55555644be70_0 .net *"_ivl_8", 0 0, L_0x5555565b14c0;  1 drivers
v0x55555644bfa0_0 .net "c_in", 0 0, L_0x5555565b1b30;  1 drivers
v0x55555644c060_0 .net "c_out", 0 0, L_0x5555565b1640;  1 drivers
v0x55555644c120_0 .net "s", 0 0, L_0x5555565b12d0;  1 drivers
v0x55555644c1e0_0 .net "x", 0 0, L_0x5555565b1750;  1 drivers
v0x55555644c330_0 .net "y", 0 0, L_0x5555565b1910;  1 drivers
S_0x55555644c490 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555556448360;
 .timescale -12 -12;
P_0x55555644c690 .param/l "i" 0 16 14, +C4<0100>;
S_0x55555644c770 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555644c490;
 .timescale -12 -12;
S_0x55555644c950 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555644c770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b1c60 .functor XOR 1, L_0x5555565b2050, L_0x5555565b21f0, C4<0>, C4<0>;
L_0x5555565b1cd0 .functor XOR 1, L_0x5555565b1c60, L_0x5555565b2320, C4<0>, C4<0>;
L_0x5555565b1d40 .functor AND 1, L_0x5555565b21f0, L_0x5555565b2320, C4<1>, C4<1>;
L_0x5555565b1db0 .functor AND 1, L_0x5555565b2050, L_0x5555565b21f0, C4<1>, C4<1>;
L_0x5555565b1e20 .functor OR 1, L_0x5555565b1d40, L_0x5555565b1db0, C4<0>, C4<0>;
L_0x5555565b1e90 .functor AND 1, L_0x5555565b2050, L_0x5555565b2320, C4<1>, C4<1>;
L_0x5555565b1f40 .functor OR 1, L_0x5555565b1e20, L_0x5555565b1e90, C4<0>, C4<0>;
v0x55555644cbd0_0 .net *"_ivl_0", 0 0, L_0x5555565b1c60;  1 drivers
v0x55555644ccd0_0 .net *"_ivl_10", 0 0, L_0x5555565b1e90;  1 drivers
v0x55555644cdb0_0 .net *"_ivl_4", 0 0, L_0x5555565b1d40;  1 drivers
v0x55555644ce70_0 .net *"_ivl_6", 0 0, L_0x5555565b1db0;  1 drivers
v0x55555644cf50_0 .net *"_ivl_8", 0 0, L_0x5555565b1e20;  1 drivers
v0x55555644d080_0 .net "c_in", 0 0, L_0x5555565b2320;  1 drivers
v0x55555644d140_0 .net "c_out", 0 0, L_0x5555565b1f40;  1 drivers
v0x55555644d200_0 .net "s", 0 0, L_0x5555565b1cd0;  1 drivers
v0x55555644d2c0_0 .net "x", 0 0, L_0x5555565b2050;  1 drivers
v0x55555644d410_0 .net "y", 0 0, L_0x5555565b21f0;  1 drivers
S_0x55555644d570 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555556448360;
 .timescale -12 -12;
P_0x55555644d720 .param/l "i" 0 16 14, +C4<0101>;
S_0x55555644d800 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555644d570;
 .timescale -12 -12;
S_0x55555644d9e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555644d800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b2180 .functor XOR 1, L_0x5555565b2900, L_0x5555565b2a30, C4<0>, C4<0>;
L_0x5555565b24e0 .functor XOR 1, L_0x5555565b2180, L_0x5555565b2bf0, C4<0>, C4<0>;
L_0x5555565b2550 .functor AND 1, L_0x5555565b2a30, L_0x5555565b2bf0, C4<1>, C4<1>;
L_0x5555565b25c0 .functor AND 1, L_0x5555565b2900, L_0x5555565b2a30, C4<1>, C4<1>;
L_0x5555565b2630 .functor OR 1, L_0x5555565b2550, L_0x5555565b25c0, C4<0>, C4<0>;
L_0x5555565b2740 .functor AND 1, L_0x5555565b2900, L_0x5555565b2bf0, C4<1>, C4<1>;
L_0x5555565b27f0 .functor OR 1, L_0x5555565b2630, L_0x5555565b2740, C4<0>, C4<0>;
v0x55555644dc60_0 .net *"_ivl_0", 0 0, L_0x5555565b2180;  1 drivers
v0x55555644dd60_0 .net *"_ivl_10", 0 0, L_0x5555565b2740;  1 drivers
v0x55555644de40_0 .net *"_ivl_4", 0 0, L_0x5555565b2550;  1 drivers
v0x55555644df30_0 .net *"_ivl_6", 0 0, L_0x5555565b25c0;  1 drivers
v0x55555644e010_0 .net *"_ivl_8", 0 0, L_0x5555565b2630;  1 drivers
v0x55555644e140_0 .net "c_in", 0 0, L_0x5555565b2bf0;  1 drivers
v0x55555644e200_0 .net "c_out", 0 0, L_0x5555565b27f0;  1 drivers
v0x55555644e2c0_0 .net "s", 0 0, L_0x5555565b24e0;  1 drivers
v0x55555644e380_0 .net "x", 0 0, L_0x5555565b2900;  1 drivers
v0x55555644e4d0_0 .net "y", 0 0, L_0x5555565b2a30;  1 drivers
S_0x55555644e630 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555556448360;
 .timescale -12 -12;
P_0x55555644e7e0 .param/l "i" 0 16 14, +C4<0110>;
S_0x55555644e8c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555644e630;
 .timescale -12 -12;
S_0x55555644eaa0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555644e8c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b2d20 .functor XOR 1, L_0x5555565b3200, L_0x5555565b33d0, C4<0>, C4<0>;
L_0x5555565b2d90 .functor XOR 1, L_0x5555565b2d20, L_0x5555565b3470, C4<0>, C4<0>;
L_0x5555565b2e00 .functor AND 1, L_0x5555565b33d0, L_0x5555565b3470, C4<1>, C4<1>;
L_0x5555565b2e70 .functor AND 1, L_0x5555565b3200, L_0x5555565b33d0, C4<1>, C4<1>;
L_0x5555565b2f30 .functor OR 1, L_0x5555565b2e00, L_0x5555565b2e70, C4<0>, C4<0>;
L_0x5555565b3040 .functor AND 1, L_0x5555565b3200, L_0x5555565b3470, C4<1>, C4<1>;
L_0x5555565b30f0 .functor OR 1, L_0x5555565b2f30, L_0x5555565b3040, C4<0>, C4<0>;
v0x55555644ed20_0 .net *"_ivl_0", 0 0, L_0x5555565b2d20;  1 drivers
v0x55555644ee20_0 .net *"_ivl_10", 0 0, L_0x5555565b3040;  1 drivers
v0x55555644ef00_0 .net *"_ivl_4", 0 0, L_0x5555565b2e00;  1 drivers
v0x55555644eff0_0 .net *"_ivl_6", 0 0, L_0x5555565b2e70;  1 drivers
v0x55555644f0d0_0 .net *"_ivl_8", 0 0, L_0x5555565b2f30;  1 drivers
v0x55555644f200_0 .net "c_in", 0 0, L_0x5555565b3470;  1 drivers
v0x55555644f2c0_0 .net "c_out", 0 0, L_0x5555565b30f0;  1 drivers
v0x55555644f380_0 .net "s", 0 0, L_0x5555565b2d90;  1 drivers
v0x55555644f440_0 .net "x", 0 0, L_0x5555565b3200;  1 drivers
v0x55555644f590_0 .net "y", 0 0, L_0x5555565b33d0;  1 drivers
S_0x55555644f6f0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555556448360;
 .timescale -12 -12;
P_0x55555644f8a0 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555644f980 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555644f6f0;
 .timescale -12 -12;
S_0x55555644fb60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555644f980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b3650 .functor XOR 1, L_0x5555565b3330, L_0x5555565b3cd0, C4<0>, C4<0>;
L_0x5555565b36c0 .functor XOR 1, L_0x5555565b3650, L_0x5555565b35a0, C4<0>, C4<0>;
L_0x5555565b3730 .functor AND 1, L_0x5555565b3cd0, L_0x5555565b35a0, C4<1>, C4<1>;
L_0x5555565b37a0 .functor AND 1, L_0x5555565b3330, L_0x5555565b3cd0, C4<1>, C4<1>;
L_0x5555565b3860 .functor OR 1, L_0x5555565b3730, L_0x5555565b37a0, C4<0>, C4<0>;
L_0x5555565b3970 .functor AND 1, L_0x5555565b3330, L_0x5555565b35a0, C4<1>, C4<1>;
L_0x5555565b3a20 .functor OR 1, L_0x5555565b3860, L_0x5555565b3970, C4<0>, C4<0>;
v0x55555644fde0_0 .net *"_ivl_0", 0 0, L_0x5555565b3650;  1 drivers
v0x55555644fee0_0 .net *"_ivl_10", 0 0, L_0x5555565b3970;  1 drivers
v0x55555644ffc0_0 .net *"_ivl_4", 0 0, L_0x5555565b3730;  1 drivers
v0x5555564500b0_0 .net *"_ivl_6", 0 0, L_0x5555565b37a0;  1 drivers
v0x555556450190_0 .net *"_ivl_8", 0 0, L_0x5555565b3860;  1 drivers
v0x5555564502c0_0 .net "c_in", 0 0, L_0x5555565b35a0;  1 drivers
v0x555556450380_0 .net "c_out", 0 0, L_0x5555565b3a20;  1 drivers
v0x555556450440_0 .net "s", 0 0, L_0x5555565b36c0;  1 drivers
v0x555556450500_0 .net "x", 0 0, L_0x5555565b3330;  1 drivers
v0x555556450650_0 .net "y", 0 0, L_0x5555565b3cd0;  1 drivers
S_0x555556450c70 .scope module, "multiplier_I" "multiplier_8_9Bit" 17 66, 18 2 0, S_0x555556435de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556450e50 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x555556450e90 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x555556463160_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x555556463220_0 .var "count", 4 0;
v0x555556463300_0 .var "data_valid", 0 0;
v0x5555564633a0_0 .net "in_0", 7 0, L_0x5555565d7fe0;  alias, 1 drivers
v0x555556463480_0 .net "in_1", 8 0, L_0x5555565edf50;  alias, 1 drivers
v0x5555564635b0_0 .var "input_0_exp", 16 0;
v0x555556463690_0 .var "o_busy", 0 0;
v0x555556463750_0 .var "out", 16 0;
v0x555556463830_0 .var "p", 16 0;
v0x5555564639a0_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x555556463a40_0 .var "t", 16 0;
v0x555556463b20_0 .net "w_o", 16 0, L_0x5555565cc890;  1 drivers
v0x555556463be0_0 .net "w_p", 16 0, v0x555556463830_0;  1 drivers
v0x555556463cb0_0 .net "w_t", 16 0, v0x555556463a40_0;  1 drivers
S_0x555556451120 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x555556450c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556451320 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x555556462ca0_0 .net "answer", 16 0, L_0x5555565cc890;  alias, 1 drivers
v0x555556462da0_0 .net "carry", 16 0, L_0x5555565cd310;  1 drivers
v0x555556462e80_0 .net "carry_out", 0 0, L_0x5555565ccd60;  1 drivers
v0x555556462f20_0 .net "input1", 16 0, v0x555556463830_0;  alias, 1 drivers
v0x555556463000_0 .net "input2", 16 0, v0x555556463a40_0;  alias, 1 drivers
L_0x5555565c39f0 .part v0x555556463830_0, 0, 1;
L_0x5555565c3ae0 .part v0x555556463a40_0, 0, 1;
L_0x5555565c4160 .part v0x555556463830_0, 1, 1;
L_0x5555565c4290 .part v0x555556463a40_0, 1, 1;
L_0x5555565c43c0 .part L_0x5555565cd310, 0, 1;
L_0x5555565c49d0 .part v0x555556463830_0, 2, 1;
L_0x5555565c4bd0 .part v0x555556463a40_0, 2, 1;
L_0x5555565c4d90 .part L_0x5555565cd310, 1, 1;
L_0x5555565c5360 .part v0x555556463830_0, 3, 1;
L_0x5555565c5490 .part v0x555556463a40_0, 3, 1;
L_0x5555565c5620 .part L_0x5555565cd310, 2, 1;
L_0x5555565c5be0 .part v0x555556463830_0, 4, 1;
L_0x5555565c5d80 .part v0x555556463a40_0, 4, 1;
L_0x5555565c5eb0 .part L_0x5555565cd310, 3, 1;
L_0x5555565c6490 .part v0x555556463830_0, 5, 1;
L_0x5555565c65c0 .part v0x555556463a40_0, 5, 1;
L_0x5555565c6780 .part L_0x5555565cd310, 4, 1;
L_0x5555565c6d90 .part v0x555556463830_0, 6, 1;
L_0x5555565c6f60 .part v0x555556463a40_0, 6, 1;
L_0x5555565c7000 .part L_0x5555565cd310, 5, 1;
L_0x5555565c6ec0 .part v0x555556463830_0, 7, 1;
L_0x5555565c7630 .part v0x555556463a40_0, 7, 1;
L_0x5555565c70a0 .part L_0x5555565cd310, 6, 1;
L_0x5555565c7d90 .part v0x555556463830_0, 8, 1;
L_0x5555565c7760 .part v0x555556463a40_0, 8, 1;
L_0x5555565c8020 .part L_0x5555565cd310, 7, 1;
L_0x5555565c8650 .part v0x555556463830_0, 9, 1;
L_0x5555565c86f0 .part v0x555556463a40_0, 9, 1;
L_0x5555565c8150 .part L_0x5555565cd310, 8, 1;
L_0x5555565c8e90 .part v0x555556463830_0, 10, 1;
L_0x5555565c8820 .part v0x555556463a40_0, 10, 1;
L_0x5555565c9150 .part L_0x5555565cd310, 9, 1;
L_0x5555565c9740 .part v0x555556463830_0, 11, 1;
L_0x5555565c9870 .part v0x555556463a40_0, 11, 1;
L_0x5555565c9ac0 .part L_0x5555565cd310, 10, 1;
L_0x5555565ca0d0 .part v0x555556463830_0, 12, 1;
L_0x5555565c99a0 .part v0x555556463a40_0, 12, 1;
L_0x5555565ca3c0 .part L_0x5555565cd310, 11, 1;
L_0x5555565ca970 .part v0x555556463830_0, 13, 1;
L_0x5555565caaa0 .part v0x555556463a40_0, 13, 1;
L_0x5555565ca4f0 .part L_0x5555565cd310, 12, 1;
L_0x5555565cb200 .part v0x555556463830_0, 14, 1;
L_0x5555565cabd0 .part v0x555556463a40_0, 14, 1;
L_0x5555565cb8b0 .part L_0x5555565cd310, 13, 1;
L_0x5555565cbee0 .part v0x555556463830_0, 15, 1;
L_0x5555565cc010 .part v0x555556463a40_0, 15, 1;
L_0x5555565cb9e0 .part L_0x5555565cd310, 14, 1;
L_0x5555565cc760 .part v0x555556463830_0, 16, 1;
L_0x5555565cc140 .part v0x555556463a40_0, 16, 1;
L_0x5555565cca20 .part L_0x5555565cd310, 15, 1;
LS_0x5555565cc890_0_0 .concat8 [ 1 1 1 1], L_0x5555565c3870, L_0x5555565c3c40, L_0x5555565c4560, L_0x5555565c4f80;
LS_0x5555565cc890_0_4 .concat8 [ 1 1 1 1], L_0x5555565c57c0, L_0x5555565c6070, L_0x5555565c6920, L_0x5555565c71c0;
LS_0x5555565cc890_0_8 .concat8 [ 1 1 1 1], L_0x5555565c7920, L_0x5555565c8230, L_0x5555565c8a10, L_0x5555565c9030;
LS_0x5555565cc890_0_12 .concat8 [ 1 1 1 1], L_0x5555565c9c60, L_0x5555565ca200, L_0x5555565cad90, L_0x5555565cb5b0;
LS_0x5555565cc890_0_16 .concat8 [ 1 0 0 0], L_0x5555565cc330;
LS_0x5555565cc890_1_0 .concat8 [ 4 4 4 4], LS_0x5555565cc890_0_0, LS_0x5555565cc890_0_4, LS_0x5555565cc890_0_8, LS_0x5555565cc890_0_12;
LS_0x5555565cc890_1_4 .concat8 [ 1 0 0 0], LS_0x5555565cc890_0_16;
L_0x5555565cc890 .concat8 [ 16 1 0 0], LS_0x5555565cc890_1_0, LS_0x5555565cc890_1_4;
LS_0x5555565cd310_0_0 .concat8 [ 1 1 1 1], L_0x5555565c38e0, L_0x5555565c4050, L_0x5555565c48c0, L_0x5555565c5250;
LS_0x5555565cd310_0_4 .concat8 [ 1 1 1 1], L_0x5555565c5ad0, L_0x5555565c6380, L_0x5555565c6c80, L_0x5555565c7520;
LS_0x5555565cd310_0_8 .concat8 [ 1 1 1 1], L_0x5555565c7c80, L_0x5555565c8540, L_0x5555565c8d80, L_0x5555565c9630;
LS_0x5555565cd310_0_12 .concat8 [ 1 1 1 1], L_0x5555565c9fc0, L_0x5555565ca860, L_0x5555565cb0f0, L_0x5555565cbdd0;
LS_0x5555565cd310_0_16 .concat8 [ 1 0 0 0], L_0x5555565cc650;
LS_0x5555565cd310_1_0 .concat8 [ 4 4 4 4], LS_0x5555565cd310_0_0, LS_0x5555565cd310_0_4, LS_0x5555565cd310_0_8, LS_0x5555565cd310_0_12;
LS_0x5555565cd310_1_4 .concat8 [ 1 0 0 0], LS_0x5555565cd310_0_16;
L_0x5555565cd310 .concat8 [ 16 1 0 0], LS_0x5555565cd310_1_0, LS_0x5555565cd310_1_4;
L_0x5555565ccd60 .part L_0x5555565cd310, 16, 1;
S_0x555556451490 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x5555564516b0 .param/l "i" 0 16 14, +C4<00>;
S_0x555556451790 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555556451490;
 .timescale -12 -12;
S_0x555556451970 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556451790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565c3870 .functor XOR 1, L_0x5555565c39f0, L_0x5555565c3ae0, C4<0>, C4<0>;
L_0x5555565c38e0 .functor AND 1, L_0x5555565c39f0, L_0x5555565c3ae0, C4<1>, C4<1>;
v0x555556451c10_0 .net "c", 0 0, L_0x5555565c38e0;  1 drivers
v0x555556451cf0_0 .net "s", 0 0, L_0x5555565c3870;  1 drivers
v0x555556451db0_0 .net "x", 0 0, L_0x5555565c39f0;  1 drivers
v0x555556451e80_0 .net "y", 0 0, L_0x5555565c3ae0;  1 drivers
S_0x555556451ff0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x555556452210 .param/l "i" 0 16 14, +C4<01>;
S_0x5555564522d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556451ff0;
 .timescale -12 -12;
S_0x5555564524b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564522d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c3bd0 .functor XOR 1, L_0x5555565c4160, L_0x5555565c4290, C4<0>, C4<0>;
L_0x5555565c3c40 .functor XOR 1, L_0x5555565c3bd0, L_0x5555565c43c0, C4<0>, C4<0>;
L_0x5555565c3d00 .functor AND 1, L_0x5555565c4290, L_0x5555565c43c0, C4<1>, C4<1>;
L_0x5555565c3e10 .functor AND 1, L_0x5555565c4160, L_0x5555565c4290, C4<1>, C4<1>;
L_0x5555565c3ed0 .functor OR 1, L_0x5555565c3d00, L_0x5555565c3e10, C4<0>, C4<0>;
L_0x5555565c3fe0 .functor AND 1, L_0x5555565c4160, L_0x5555565c43c0, C4<1>, C4<1>;
L_0x5555565c4050 .functor OR 1, L_0x5555565c3ed0, L_0x5555565c3fe0, C4<0>, C4<0>;
v0x555556452730_0 .net *"_ivl_0", 0 0, L_0x5555565c3bd0;  1 drivers
v0x555556452830_0 .net *"_ivl_10", 0 0, L_0x5555565c3fe0;  1 drivers
v0x555556452910_0 .net *"_ivl_4", 0 0, L_0x5555565c3d00;  1 drivers
v0x555556452a00_0 .net *"_ivl_6", 0 0, L_0x5555565c3e10;  1 drivers
v0x555556452ae0_0 .net *"_ivl_8", 0 0, L_0x5555565c3ed0;  1 drivers
v0x555556452c10_0 .net "c_in", 0 0, L_0x5555565c43c0;  1 drivers
v0x555556452cd0_0 .net "c_out", 0 0, L_0x5555565c4050;  1 drivers
v0x555556452d90_0 .net "s", 0 0, L_0x5555565c3c40;  1 drivers
v0x555556452e50_0 .net "x", 0 0, L_0x5555565c4160;  1 drivers
v0x555556452f10_0 .net "y", 0 0, L_0x5555565c4290;  1 drivers
S_0x555556453070 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x555556453220 .param/l "i" 0 16 14, +C4<010>;
S_0x5555564532e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556453070;
 .timescale -12 -12;
S_0x5555564534c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564532e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c44f0 .functor XOR 1, L_0x5555565c49d0, L_0x5555565c4bd0, C4<0>, C4<0>;
L_0x5555565c4560 .functor XOR 1, L_0x5555565c44f0, L_0x5555565c4d90, C4<0>, C4<0>;
L_0x5555565c45d0 .functor AND 1, L_0x5555565c4bd0, L_0x5555565c4d90, C4<1>, C4<1>;
L_0x5555565c4640 .functor AND 1, L_0x5555565c49d0, L_0x5555565c4bd0, C4<1>, C4<1>;
L_0x5555565c4700 .functor OR 1, L_0x5555565c45d0, L_0x5555565c4640, C4<0>, C4<0>;
L_0x5555565c4810 .functor AND 1, L_0x5555565c49d0, L_0x5555565c4d90, C4<1>, C4<1>;
L_0x5555565c48c0 .functor OR 1, L_0x5555565c4700, L_0x5555565c4810, C4<0>, C4<0>;
v0x555556453770_0 .net *"_ivl_0", 0 0, L_0x5555565c44f0;  1 drivers
v0x555556453870_0 .net *"_ivl_10", 0 0, L_0x5555565c4810;  1 drivers
v0x555556453950_0 .net *"_ivl_4", 0 0, L_0x5555565c45d0;  1 drivers
v0x555556453a40_0 .net *"_ivl_6", 0 0, L_0x5555565c4640;  1 drivers
v0x555556453b20_0 .net *"_ivl_8", 0 0, L_0x5555565c4700;  1 drivers
v0x555556453c50_0 .net "c_in", 0 0, L_0x5555565c4d90;  1 drivers
v0x555556453d10_0 .net "c_out", 0 0, L_0x5555565c48c0;  1 drivers
v0x555556453dd0_0 .net "s", 0 0, L_0x5555565c4560;  1 drivers
v0x555556453e90_0 .net "x", 0 0, L_0x5555565c49d0;  1 drivers
v0x555556453fe0_0 .net "y", 0 0, L_0x5555565c4bd0;  1 drivers
S_0x555556454140 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x5555564542f0 .param/l "i" 0 16 14, +C4<011>;
S_0x5555564543d0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556454140;
 .timescale -12 -12;
S_0x5555564545b0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564543d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c4f10 .functor XOR 1, L_0x5555565c5360, L_0x5555565c5490, C4<0>, C4<0>;
L_0x5555565c4f80 .functor XOR 1, L_0x5555565c4f10, L_0x5555565c5620, C4<0>, C4<0>;
L_0x5555565c4ff0 .functor AND 1, L_0x5555565c5490, L_0x5555565c5620, C4<1>, C4<1>;
L_0x5555565c5060 .functor AND 1, L_0x5555565c5360, L_0x5555565c5490, C4<1>, C4<1>;
L_0x5555565c50d0 .functor OR 1, L_0x5555565c4ff0, L_0x5555565c5060, C4<0>, C4<0>;
L_0x5555565c51e0 .functor AND 1, L_0x5555565c5360, L_0x5555565c5620, C4<1>, C4<1>;
L_0x5555565c5250 .functor OR 1, L_0x5555565c50d0, L_0x5555565c51e0, C4<0>, C4<0>;
v0x555556454830_0 .net *"_ivl_0", 0 0, L_0x5555565c4f10;  1 drivers
v0x555556454930_0 .net *"_ivl_10", 0 0, L_0x5555565c51e0;  1 drivers
v0x555556454a10_0 .net *"_ivl_4", 0 0, L_0x5555565c4ff0;  1 drivers
v0x555556454b00_0 .net *"_ivl_6", 0 0, L_0x5555565c5060;  1 drivers
v0x555556454be0_0 .net *"_ivl_8", 0 0, L_0x5555565c50d0;  1 drivers
v0x555556454d10_0 .net "c_in", 0 0, L_0x5555565c5620;  1 drivers
v0x555556454dd0_0 .net "c_out", 0 0, L_0x5555565c5250;  1 drivers
v0x555556454e90_0 .net "s", 0 0, L_0x5555565c4f80;  1 drivers
v0x555556454f50_0 .net "x", 0 0, L_0x5555565c5360;  1 drivers
v0x5555564550a0_0 .net "y", 0 0, L_0x5555565c5490;  1 drivers
S_0x555556455200 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x555556455400 .param/l "i" 0 16 14, +C4<0100>;
S_0x5555564554e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556455200;
 .timescale -12 -12;
S_0x5555564556c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564554e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c5750 .functor XOR 1, L_0x5555565c5be0, L_0x5555565c5d80, C4<0>, C4<0>;
L_0x5555565c57c0 .functor XOR 1, L_0x5555565c5750, L_0x5555565c5eb0, C4<0>, C4<0>;
L_0x5555565c5830 .functor AND 1, L_0x5555565c5d80, L_0x5555565c5eb0, C4<1>, C4<1>;
L_0x5555565c58a0 .functor AND 1, L_0x5555565c5be0, L_0x5555565c5d80, C4<1>, C4<1>;
L_0x5555565c5910 .functor OR 1, L_0x5555565c5830, L_0x5555565c58a0, C4<0>, C4<0>;
L_0x5555565c5a20 .functor AND 1, L_0x5555565c5be0, L_0x5555565c5eb0, C4<1>, C4<1>;
L_0x5555565c5ad0 .functor OR 1, L_0x5555565c5910, L_0x5555565c5a20, C4<0>, C4<0>;
v0x555556455940_0 .net *"_ivl_0", 0 0, L_0x5555565c5750;  1 drivers
v0x555556455a40_0 .net *"_ivl_10", 0 0, L_0x5555565c5a20;  1 drivers
v0x555556455b20_0 .net *"_ivl_4", 0 0, L_0x5555565c5830;  1 drivers
v0x555556455be0_0 .net *"_ivl_6", 0 0, L_0x5555565c58a0;  1 drivers
v0x555556455cc0_0 .net *"_ivl_8", 0 0, L_0x5555565c5910;  1 drivers
v0x555556455df0_0 .net "c_in", 0 0, L_0x5555565c5eb0;  1 drivers
v0x555556455eb0_0 .net "c_out", 0 0, L_0x5555565c5ad0;  1 drivers
v0x555556455f70_0 .net "s", 0 0, L_0x5555565c57c0;  1 drivers
v0x555556456030_0 .net "x", 0 0, L_0x5555565c5be0;  1 drivers
v0x555556456180_0 .net "y", 0 0, L_0x5555565c5d80;  1 drivers
S_0x5555564562e0 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x555556456490 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556456570 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564562e0;
 .timescale -12 -12;
S_0x555556456750 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556456570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c5d10 .functor XOR 1, L_0x5555565c6490, L_0x5555565c65c0, C4<0>, C4<0>;
L_0x5555565c6070 .functor XOR 1, L_0x5555565c5d10, L_0x5555565c6780, C4<0>, C4<0>;
L_0x5555565c60e0 .functor AND 1, L_0x5555565c65c0, L_0x5555565c6780, C4<1>, C4<1>;
L_0x5555565c6150 .functor AND 1, L_0x5555565c6490, L_0x5555565c65c0, C4<1>, C4<1>;
L_0x5555565c61c0 .functor OR 1, L_0x5555565c60e0, L_0x5555565c6150, C4<0>, C4<0>;
L_0x5555565c62d0 .functor AND 1, L_0x5555565c6490, L_0x5555565c6780, C4<1>, C4<1>;
L_0x5555565c6380 .functor OR 1, L_0x5555565c61c0, L_0x5555565c62d0, C4<0>, C4<0>;
v0x5555564569d0_0 .net *"_ivl_0", 0 0, L_0x5555565c5d10;  1 drivers
v0x555556456ad0_0 .net *"_ivl_10", 0 0, L_0x5555565c62d0;  1 drivers
v0x555556456bb0_0 .net *"_ivl_4", 0 0, L_0x5555565c60e0;  1 drivers
v0x555556456ca0_0 .net *"_ivl_6", 0 0, L_0x5555565c6150;  1 drivers
v0x555556456d80_0 .net *"_ivl_8", 0 0, L_0x5555565c61c0;  1 drivers
v0x555556456eb0_0 .net "c_in", 0 0, L_0x5555565c6780;  1 drivers
v0x555556456f70_0 .net "c_out", 0 0, L_0x5555565c6380;  1 drivers
v0x555556457030_0 .net "s", 0 0, L_0x5555565c6070;  1 drivers
v0x5555564570f0_0 .net "x", 0 0, L_0x5555565c6490;  1 drivers
v0x555556457240_0 .net "y", 0 0, L_0x5555565c65c0;  1 drivers
S_0x5555564573a0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x555556457550 .param/l "i" 0 16 14, +C4<0110>;
S_0x555556457630 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564573a0;
 .timescale -12 -12;
S_0x555556457810 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556457630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c68b0 .functor XOR 1, L_0x5555565c6d90, L_0x5555565c6f60, C4<0>, C4<0>;
L_0x5555565c6920 .functor XOR 1, L_0x5555565c68b0, L_0x5555565c7000, C4<0>, C4<0>;
L_0x5555565c6990 .functor AND 1, L_0x5555565c6f60, L_0x5555565c7000, C4<1>, C4<1>;
L_0x5555565c6a00 .functor AND 1, L_0x5555565c6d90, L_0x5555565c6f60, C4<1>, C4<1>;
L_0x5555565c6ac0 .functor OR 1, L_0x5555565c6990, L_0x5555565c6a00, C4<0>, C4<0>;
L_0x5555565c6bd0 .functor AND 1, L_0x5555565c6d90, L_0x5555565c7000, C4<1>, C4<1>;
L_0x5555565c6c80 .functor OR 1, L_0x5555565c6ac0, L_0x5555565c6bd0, C4<0>, C4<0>;
v0x555556457a90_0 .net *"_ivl_0", 0 0, L_0x5555565c68b0;  1 drivers
v0x555556457b90_0 .net *"_ivl_10", 0 0, L_0x5555565c6bd0;  1 drivers
v0x555556457c70_0 .net *"_ivl_4", 0 0, L_0x5555565c6990;  1 drivers
v0x555556457d60_0 .net *"_ivl_6", 0 0, L_0x5555565c6a00;  1 drivers
v0x555556457e40_0 .net *"_ivl_8", 0 0, L_0x5555565c6ac0;  1 drivers
v0x555556457f70_0 .net "c_in", 0 0, L_0x5555565c7000;  1 drivers
v0x555556458030_0 .net "c_out", 0 0, L_0x5555565c6c80;  1 drivers
v0x5555564580f0_0 .net "s", 0 0, L_0x5555565c6920;  1 drivers
v0x5555564581b0_0 .net "x", 0 0, L_0x5555565c6d90;  1 drivers
v0x555556458300_0 .net "y", 0 0, L_0x5555565c6f60;  1 drivers
S_0x555556458460 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x555556458610 .param/l "i" 0 16 14, +C4<0111>;
S_0x5555564586f0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556458460;
 .timescale -12 -12;
S_0x5555564588d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564586f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c7150 .functor XOR 1, L_0x5555565c6ec0, L_0x5555565c7630, C4<0>, C4<0>;
L_0x5555565c71c0 .functor XOR 1, L_0x5555565c7150, L_0x5555565c70a0, C4<0>, C4<0>;
L_0x5555565c7230 .functor AND 1, L_0x5555565c7630, L_0x5555565c70a0, C4<1>, C4<1>;
L_0x5555565c72a0 .functor AND 1, L_0x5555565c6ec0, L_0x5555565c7630, C4<1>, C4<1>;
L_0x5555565c7360 .functor OR 1, L_0x5555565c7230, L_0x5555565c72a0, C4<0>, C4<0>;
L_0x5555565c7470 .functor AND 1, L_0x5555565c6ec0, L_0x5555565c70a0, C4<1>, C4<1>;
L_0x5555565c7520 .functor OR 1, L_0x5555565c7360, L_0x5555565c7470, C4<0>, C4<0>;
v0x555556458b50_0 .net *"_ivl_0", 0 0, L_0x5555565c7150;  1 drivers
v0x555556458c50_0 .net *"_ivl_10", 0 0, L_0x5555565c7470;  1 drivers
v0x555556458d30_0 .net *"_ivl_4", 0 0, L_0x5555565c7230;  1 drivers
v0x555556458e20_0 .net *"_ivl_6", 0 0, L_0x5555565c72a0;  1 drivers
v0x555556458f00_0 .net *"_ivl_8", 0 0, L_0x5555565c7360;  1 drivers
v0x555556459030_0 .net "c_in", 0 0, L_0x5555565c70a0;  1 drivers
v0x5555564590f0_0 .net "c_out", 0 0, L_0x5555565c7520;  1 drivers
v0x5555564591b0_0 .net "s", 0 0, L_0x5555565c71c0;  1 drivers
v0x555556459270_0 .net "x", 0 0, L_0x5555565c6ec0;  1 drivers
v0x5555564593c0_0 .net "y", 0 0, L_0x5555565c7630;  1 drivers
S_0x555556459520 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x5555564553b0 .param/l "i" 0 16 14, +C4<01000>;
S_0x5555564597f0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556459520;
 .timescale -12 -12;
S_0x5555564599d0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564597f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c78b0 .functor XOR 1, L_0x5555565c7d90, L_0x5555565c7760, C4<0>, C4<0>;
L_0x5555565c7920 .functor XOR 1, L_0x5555565c78b0, L_0x5555565c8020, C4<0>, C4<0>;
L_0x5555565c7990 .functor AND 1, L_0x5555565c7760, L_0x5555565c8020, C4<1>, C4<1>;
L_0x5555565c7a00 .functor AND 1, L_0x5555565c7d90, L_0x5555565c7760, C4<1>, C4<1>;
L_0x5555565c7ac0 .functor OR 1, L_0x5555565c7990, L_0x5555565c7a00, C4<0>, C4<0>;
L_0x5555565c7bd0 .functor AND 1, L_0x5555565c7d90, L_0x5555565c8020, C4<1>, C4<1>;
L_0x5555565c7c80 .functor OR 1, L_0x5555565c7ac0, L_0x5555565c7bd0, C4<0>, C4<0>;
v0x555556459c50_0 .net *"_ivl_0", 0 0, L_0x5555565c78b0;  1 drivers
v0x555556459d50_0 .net *"_ivl_10", 0 0, L_0x5555565c7bd0;  1 drivers
v0x555556459e30_0 .net *"_ivl_4", 0 0, L_0x5555565c7990;  1 drivers
v0x555556459f20_0 .net *"_ivl_6", 0 0, L_0x5555565c7a00;  1 drivers
v0x55555645a000_0 .net *"_ivl_8", 0 0, L_0x5555565c7ac0;  1 drivers
v0x55555645a130_0 .net "c_in", 0 0, L_0x5555565c8020;  1 drivers
v0x55555645a1f0_0 .net "c_out", 0 0, L_0x5555565c7c80;  1 drivers
v0x55555645a2b0_0 .net "s", 0 0, L_0x5555565c7920;  1 drivers
v0x55555645a370_0 .net "x", 0 0, L_0x5555565c7d90;  1 drivers
v0x55555645a4c0_0 .net "y", 0 0, L_0x5555565c7760;  1 drivers
S_0x55555645a620 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x55555645a7d0 .param/l "i" 0 16 14, +C4<01001>;
S_0x55555645a8b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555645a620;
 .timescale -12 -12;
S_0x55555645aa90 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555645a8b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c7ec0 .functor XOR 1, L_0x5555565c8650, L_0x5555565c86f0, C4<0>, C4<0>;
L_0x5555565c8230 .functor XOR 1, L_0x5555565c7ec0, L_0x5555565c8150, C4<0>, C4<0>;
L_0x5555565c82a0 .functor AND 1, L_0x5555565c86f0, L_0x5555565c8150, C4<1>, C4<1>;
L_0x5555565c8310 .functor AND 1, L_0x5555565c8650, L_0x5555565c86f0, C4<1>, C4<1>;
L_0x5555565c8380 .functor OR 1, L_0x5555565c82a0, L_0x5555565c8310, C4<0>, C4<0>;
L_0x5555565c8490 .functor AND 1, L_0x5555565c8650, L_0x5555565c8150, C4<1>, C4<1>;
L_0x5555565c8540 .functor OR 1, L_0x5555565c8380, L_0x5555565c8490, C4<0>, C4<0>;
v0x55555645ad10_0 .net *"_ivl_0", 0 0, L_0x5555565c7ec0;  1 drivers
v0x55555645ae10_0 .net *"_ivl_10", 0 0, L_0x5555565c8490;  1 drivers
v0x55555645aef0_0 .net *"_ivl_4", 0 0, L_0x5555565c82a0;  1 drivers
v0x55555645afe0_0 .net *"_ivl_6", 0 0, L_0x5555565c8310;  1 drivers
v0x55555645b0c0_0 .net *"_ivl_8", 0 0, L_0x5555565c8380;  1 drivers
v0x55555645b1f0_0 .net "c_in", 0 0, L_0x5555565c8150;  1 drivers
v0x55555645b2b0_0 .net "c_out", 0 0, L_0x5555565c8540;  1 drivers
v0x55555645b370_0 .net "s", 0 0, L_0x5555565c8230;  1 drivers
v0x55555645b430_0 .net "x", 0 0, L_0x5555565c8650;  1 drivers
v0x55555645b580_0 .net "y", 0 0, L_0x5555565c86f0;  1 drivers
S_0x55555645b6e0 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x55555645b890 .param/l "i" 0 16 14, +C4<01010>;
S_0x55555645b970 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555645b6e0;
 .timescale -12 -12;
S_0x55555645bb50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555645b970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c89a0 .functor XOR 1, L_0x5555565c8e90, L_0x5555565c8820, C4<0>, C4<0>;
L_0x5555565c8a10 .functor XOR 1, L_0x5555565c89a0, L_0x5555565c9150, C4<0>, C4<0>;
L_0x5555565c8a80 .functor AND 1, L_0x5555565c8820, L_0x5555565c9150, C4<1>, C4<1>;
L_0x5555565c8b40 .functor AND 1, L_0x5555565c8e90, L_0x5555565c8820, C4<1>, C4<1>;
L_0x5555565c8c00 .functor OR 1, L_0x5555565c8a80, L_0x5555565c8b40, C4<0>, C4<0>;
L_0x5555565c8d10 .functor AND 1, L_0x5555565c8e90, L_0x5555565c9150, C4<1>, C4<1>;
L_0x5555565c8d80 .functor OR 1, L_0x5555565c8c00, L_0x5555565c8d10, C4<0>, C4<0>;
v0x55555645bdd0_0 .net *"_ivl_0", 0 0, L_0x5555565c89a0;  1 drivers
v0x55555645bed0_0 .net *"_ivl_10", 0 0, L_0x5555565c8d10;  1 drivers
v0x55555645bfb0_0 .net *"_ivl_4", 0 0, L_0x5555565c8a80;  1 drivers
v0x55555645c0a0_0 .net *"_ivl_6", 0 0, L_0x5555565c8b40;  1 drivers
v0x55555645c180_0 .net *"_ivl_8", 0 0, L_0x5555565c8c00;  1 drivers
v0x55555645c2b0_0 .net "c_in", 0 0, L_0x5555565c9150;  1 drivers
v0x55555645c370_0 .net "c_out", 0 0, L_0x5555565c8d80;  1 drivers
v0x55555645c430_0 .net "s", 0 0, L_0x5555565c8a10;  1 drivers
v0x55555645c4f0_0 .net "x", 0 0, L_0x5555565c8e90;  1 drivers
v0x55555645c640_0 .net "y", 0 0, L_0x5555565c8820;  1 drivers
S_0x55555645c7a0 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x55555645c950 .param/l "i" 0 16 14, +C4<01011>;
S_0x55555645ca30 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555645c7a0;
 .timescale -12 -12;
S_0x55555645cc10 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555645ca30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c8fc0 .functor XOR 1, L_0x5555565c9740, L_0x5555565c9870, C4<0>, C4<0>;
L_0x5555565c9030 .functor XOR 1, L_0x5555565c8fc0, L_0x5555565c9ac0, C4<0>, C4<0>;
L_0x5555565c9390 .functor AND 1, L_0x5555565c9870, L_0x5555565c9ac0, C4<1>, C4<1>;
L_0x5555565c9400 .functor AND 1, L_0x5555565c9740, L_0x5555565c9870, C4<1>, C4<1>;
L_0x5555565c9470 .functor OR 1, L_0x5555565c9390, L_0x5555565c9400, C4<0>, C4<0>;
L_0x5555565c9580 .functor AND 1, L_0x5555565c9740, L_0x5555565c9ac0, C4<1>, C4<1>;
L_0x5555565c9630 .functor OR 1, L_0x5555565c9470, L_0x5555565c9580, C4<0>, C4<0>;
v0x55555645ce90_0 .net *"_ivl_0", 0 0, L_0x5555565c8fc0;  1 drivers
v0x55555645cf90_0 .net *"_ivl_10", 0 0, L_0x5555565c9580;  1 drivers
v0x55555645d070_0 .net *"_ivl_4", 0 0, L_0x5555565c9390;  1 drivers
v0x55555645d160_0 .net *"_ivl_6", 0 0, L_0x5555565c9400;  1 drivers
v0x55555645d240_0 .net *"_ivl_8", 0 0, L_0x5555565c9470;  1 drivers
v0x55555645d370_0 .net "c_in", 0 0, L_0x5555565c9ac0;  1 drivers
v0x55555645d430_0 .net "c_out", 0 0, L_0x5555565c9630;  1 drivers
v0x55555645d4f0_0 .net "s", 0 0, L_0x5555565c9030;  1 drivers
v0x55555645d5b0_0 .net "x", 0 0, L_0x5555565c9740;  1 drivers
v0x55555645d700_0 .net "y", 0 0, L_0x5555565c9870;  1 drivers
S_0x55555645d860 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x55555645da10 .param/l "i" 0 16 14, +C4<01100>;
S_0x55555645daf0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555645d860;
 .timescale -12 -12;
S_0x55555645dcd0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555645daf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c9bf0 .functor XOR 1, L_0x5555565ca0d0, L_0x5555565c99a0, C4<0>, C4<0>;
L_0x5555565c9c60 .functor XOR 1, L_0x5555565c9bf0, L_0x5555565ca3c0, C4<0>, C4<0>;
L_0x5555565c9cd0 .functor AND 1, L_0x5555565c99a0, L_0x5555565ca3c0, C4<1>, C4<1>;
L_0x5555565c9d40 .functor AND 1, L_0x5555565ca0d0, L_0x5555565c99a0, C4<1>, C4<1>;
L_0x5555565c9e00 .functor OR 1, L_0x5555565c9cd0, L_0x5555565c9d40, C4<0>, C4<0>;
L_0x5555565c9f10 .functor AND 1, L_0x5555565ca0d0, L_0x5555565ca3c0, C4<1>, C4<1>;
L_0x5555565c9fc0 .functor OR 1, L_0x5555565c9e00, L_0x5555565c9f10, C4<0>, C4<0>;
v0x55555645df50_0 .net *"_ivl_0", 0 0, L_0x5555565c9bf0;  1 drivers
v0x55555645e050_0 .net *"_ivl_10", 0 0, L_0x5555565c9f10;  1 drivers
v0x55555645e130_0 .net *"_ivl_4", 0 0, L_0x5555565c9cd0;  1 drivers
v0x55555645e220_0 .net *"_ivl_6", 0 0, L_0x5555565c9d40;  1 drivers
v0x55555645e300_0 .net *"_ivl_8", 0 0, L_0x5555565c9e00;  1 drivers
v0x55555645e430_0 .net "c_in", 0 0, L_0x5555565ca3c0;  1 drivers
v0x55555645e4f0_0 .net "c_out", 0 0, L_0x5555565c9fc0;  1 drivers
v0x55555645e5b0_0 .net "s", 0 0, L_0x5555565c9c60;  1 drivers
v0x55555645e670_0 .net "x", 0 0, L_0x5555565ca0d0;  1 drivers
v0x55555645e7c0_0 .net "y", 0 0, L_0x5555565c99a0;  1 drivers
S_0x55555645e920 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x55555645ead0 .param/l "i" 0 16 14, +C4<01101>;
S_0x55555645ebb0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555645e920;
 .timescale -12 -12;
S_0x55555645ed90 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555645ebb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c9a40 .functor XOR 1, L_0x5555565ca970, L_0x5555565caaa0, C4<0>, C4<0>;
L_0x5555565ca200 .functor XOR 1, L_0x5555565c9a40, L_0x5555565ca4f0, C4<0>, C4<0>;
L_0x5555565ca270 .functor AND 1, L_0x5555565caaa0, L_0x5555565ca4f0, C4<1>, C4<1>;
L_0x5555565ca630 .functor AND 1, L_0x5555565ca970, L_0x5555565caaa0, C4<1>, C4<1>;
L_0x5555565ca6a0 .functor OR 1, L_0x5555565ca270, L_0x5555565ca630, C4<0>, C4<0>;
L_0x5555565ca7b0 .functor AND 1, L_0x5555565ca970, L_0x5555565ca4f0, C4<1>, C4<1>;
L_0x5555565ca860 .functor OR 1, L_0x5555565ca6a0, L_0x5555565ca7b0, C4<0>, C4<0>;
v0x55555645f010_0 .net *"_ivl_0", 0 0, L_0x5555565c9a40;  1 drivers
v0x55555645f110_0 .net *"_ivl_10", 0 0, L_0x5555565ca7b0;  1 drivers
v0x55555645f1f0_0 .net *"_ivl_4", 0 0, L_0x5555565ca270;  1 drivers
v0x55555645f2e0_0 .net *"_ivl_6", 0 0, L_0x5555565ca630;  1 drivers
v0x55555645f3c0_0 .net *"_ivl_8", 0 0, L_0x5555565ca6a0;  1 drivers
v0x55555645f4f0_0 .net "c_in", 0 0, L_0x5555565ca4f0;  1 drivers
v0x55555645f5b0_0 .net "c_out", 0 0, L_0x5555565ca860;  1 drivers
v0x55555645f670_0 .net "s", 0 0, L_0x5555565ca200;  1 drivers
v0x55555645f730_0 .net "x", 0 0, L_0x5555565ca970;  1 drivers
v0x55555645f880_0 .net "y", 0 0, L_0x5555565caaa0;  1 drivers
S_0x55555645f9e0 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x55555645fb90 .param/l "i" 0 16 14, +C4<01110>;
S_0x55555645fc70 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555645f9e0;
 .timescale -12 -12;
S_0x55555645fe50 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555645fc70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565cad20 .functor XOR 1, L_0x5555565cb200, L_0x5555565cabd0, C4<0>, C4<0>;
L_0x5555565cad90 .functor XOR 1, L_0x5555565cad20, L_0x5555565cb8b0, C4<0>, C4<0>;
L_0x5555565cae00 .functor AND 1, L_0x5555565cabd0, L_0x5555565cb8b0, C4<1>, C4<1>;
L_0x5555565cae70 .functor AND 1, L_0x5555565cb200, L_0x5555565cabd0, C4<1>, C4<1>;
L_0x5555565caf30 .functor OR 1, L_0x5555565cae00, L_0x5555565cae70, C4<0>, C4<0>;
L_0x5555565cb040 .functor AND 1, L_0x5555565cb200, L_0x5555565cb8b0, C4<1>, C4<1>;
L_0x5555565cb0f0 .functor OR 1, L_0x5555565caf30, L_0x5555565cb040, C4<0>, C4<0>;
v0x5555564600d0_0 .net *"_ivl_0", 0 0, L_0x5555565cad20;  1 drivers
v0x5555564601d0_0 .net *"_ivl_10", 0 0, L_0x5555565cb040;  1 drivers
v0x5555564602b0_0 .net *"_ivl_4", 0 0, L_0x5555565cae00;  1 drivers
v0x5555564603a0_0 .net *"_ivl_6", 0 0, L_0x5555565cae70;  1 drivers
v0x555556460480_0 .net *"_ivl_8", 0 0, L_0x5555565caf30;  1 drivers
v0x5555564605b0_0 .net "c_in", 0 0, L_0x5555565cb8b0;  1 drivers
v0x555556460670_0 .net "c_out", 0 0, L_0x5555565cb0f0;  1 drivers
v0x555556460730_0 .net "s", 0 0, L_0x5555565cad90;  1 drivers
v0x5555564607f0_0 .net "x", 0 0, L_0x5555565cb200;  1 drivers
v0x555556460940_0 .net "y", 0 0, L_0x5555565cabd0;  1 drivers
S_0x555556460aa0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x555556460c50 .param/l "i" 0 16 14, +C4<01111>;
S_0x555556460d30 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556460aa0;
 .timescale -12 -12;
S_0x555556460f10 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556460d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565cb540 .functor XOR 1, L_0x5555565cbee0, L_0x5555565cc010, C4<0>, C4<0>;
L_0x5555565cb5b0 .functor XOR 1, L_0x5555565cb540, L_0x5555565cb9e0, C4<0>, C4<0>;
L_0x5555565cb620 .functor AND 1, L_0x5555565cc010, L_0x5555565cb9e0, C4<1>, C4<1>;
L_0x5555565cbb50 .functor AND 1, L_0x5555565cbee0, L_0x5555565cc010, C4<1>, C4<1>;
L_0x5555565cbc10 .functor OR 1, L_0x5555565cb620, L_0x5555565cbb50, C4<0>, C4<0>;
L_0x5555565cbd20 .functor AND 1, L_0x5555565cbee0, L_0x5555565cb9e0, C4<1>, C4<1>;
L_0x5555565cbdd0 .functor OR 1, L_0x5555565cbc10, L_0x5555565cbd20, C4<0>, C4<0>;
v0x555556461190_0 .net *"_ivl_0", 0 0, L_0x5555565cb540;  1 drivers
v0x555556461290_0 .net *"_ivl_10", 0 0, L_0x5555565cbd20;  1 drivers
v0x555556461370_0 .net *"_ivl_4", 0 0, L_0x5555565cb620;  1 drivers
v0x555556461460_0 .net *"_ivl_6", 0 0, L_0x5555565cbb50;  1 drivers
v0x555556461540_0 .net *"_ivl_8", 0 0, L_0x5555565cbc10;  1 drivers
v0x555556461670_0 .net "c_in", 0 0, L_0x5555565cb9e0;  1 drivers
v0x555556461730_0 .net "c_out", 0 0, L_0x5555565cbdd0;  1 drivers
v0x5555564617f0_0 .net "s", 0 0, L_0x5555565cb5b0;  1 drivers
v0x5555564618b0_0 .net "x", 0 0, L_0x5555565cbee0;  1 drivers
v0x555556461a00_0 .net "y", 0 0, L_0x5555565cc010;  1 drivers
S_0x555556461b60 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x555556451120;
 .timescale -12 -12;
P_0x555556461e20 .param/l "i" 0 16 14, +C4<010000>;
S_0x555556461f00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556461b60;
 .timescale -12 -12;
S_0x5555564620e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556461f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565cc2c0 .functor XOR 1, L_0x5555565cc760, L_0x5555565cc140, C4<0>, C4<0>;
L_0x5555565cc330 .functor XOR 1, L_0x5555565cc2c0, L_0x5555565cca20, C4<0>, C4<0>;
L_0x5555565cc3a0 .functor AND 1, L_0x5555565cc140, L_0x5555565cca20, C4<1>, C4<1>;
L_0x5555565cc410 .functor AND 1, L_0x5555565cc760, L_0x5555565cc140, C4<1>, C4<1>;
L_0x5555565cc4d0 .functor OR 1, L_0x5555565cc3a0, L_0x5555565cc410, C4<0>, C4<0>;
L_0x5555565cc5e0 .functor AND 1, L_0x5555565cc760, L_0x5555565cca20, C4<1>, C4<1>;
L_0x5555565cc650 .functor OR 1, L_0x5555565cc4d0, L_0x5555565cc5e0, C4<0>, C4<0>;
v0x555556462360_0 .net *"_ivl_0", 0 0, L_0x5555565cc2c0;  1 drivers
v0x555556462460_0 .net *"_ivl_10", 0 0, L_0x5555565cc5e0;  1 drivers
v0x555556462540_0 .net *"_ivl_4", 0 0, L_0x5555565cc3a0;  1 drivers
v0x555556462630_0 .net *"_ivl_6", 0 0, L_0x5555565cc410;  1 drivers
v0x555556462710_0 .net *"_ivl_8", 0 0, L_0x5555565cc4d0;  1 drivers
v0x555556462840_0 .net "c_in", 0 0, L_0x5555565cca20;  1 drivers
v0x555556462900_0 .net "c_out", 0 0, L_0x5555565cc650;  1 drivers
v0x5555564629c0_0 .net "s", 0 0, L_0x5555565cc330;  1 drivers
v0x555556462a80_0 .net "x", 0 0, L_0x5555565cc760;  1 drivers
v0x555556462b40_0 .net "y", 0 0, L_0x5555565cc140;  1 drivers
S_0x555556463e60 .scope module, "multiplier_R" "multiplier_8_9Bit" 17 57, 18 2 0, S_0x555556435de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x555556464040 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x555556464080 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x555556496310_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555564963d0_0 .var "count", 4 0;
v0x5555564964b0_0 .var "data_valid", 0 0;
v0x555556496550_0 .net "in_0", 7 0, L_0x5555565d8110;  alias, 1 drivers
v0x555556496630_0 .net "in_1", 8 0, L_0x5555565ee1a0;  alias, 1 drivers
v0x555556496760_0 .var "input_0_exp", 16 0;
v0x555556496840_0 .var "o_busy", 0 0;
v0x555556496900_0 .var "out", 16 0;
v0x5555564969e0_0 .var "p", 16 0;
v0x555556496b50_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x555556496e00_0 .var "t", 16 0;
v0x555556496ee0_0 .net "w_o", 16 0, L_0x5555565c25b0;  1 drivers
v0x555556496fa0_0 .net "w_p", 16 0, v0x5555564969e0_0;  1 drivers
v0x555556497070_0 .net "w_t", 16 0, v0x555556496e00_0;  1 drivers
S_0x5555564642d0 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x555556463e60;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x5555564644d0 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x555556495e50_0 .net "answer", 16 0, L_0x5555565c25b0;  alias, 1 drivers
v0x555556495f50_0 .net "carry", 16 0, L_0x5555565c3030;  1 drivers
v0x555556496030_0 .net "carry_out", 0 0, L_0x5555565c2a80;  1 drivers
v0x5555564960d0_0 .net "input1", 16 0, v0x5555564969e0_0;  alias, 1 drivers
v0x5555564961b0_0 .net "input2", 16 0, v0x555556496e00_0;  alias, 1 drivers
L_0x5555565b97b0 .part v0x5555564969e0_0, 0, 1;
L_0x5555565b98a0 .part v0x555556496e00_0, 0, 1;
L_0x5555565b9f20 .part v0x5555564969e0_0, 1, 1;
L_0x5555565b9fc0 .part v0x555556496e00_0, 1, 1;
L_0x5555565ba0f0 .part L_0x5555565c3030, 0, 1;
L_0x5555565ba6c0 .part v0x5555564969e0_0, 2, 1;
L_0x5555565ba880 .part v0x555556496e00_0, 2, 1;
L_0x5555565baa40 .part L_0x5555565c3030, 1, 1;
L_0x5555565bb010 .part v0x5555564969e0_0, 3, 1;
L_0x5555565bb140 .part v0x555556496e00_0, 3, 1;
L_0x5555565bb2d0 .part L_0x5555565c3030, 2, 1;
L_0x5555565bb850 .part v0x5555564969e0_0, 4, 1;
L_0x5555565bb9f0 .part v0x555556496e00_0, 4, 1;
L_0x5555565bbb20 .part L_0x5555565c3030, 3, 1;
L_0x5555565bc0c0 .part v0x5555564969e0_0, 5, 1;
L_0x5555565bc1f0 .part v0x555556496e00_0, 5, 1;
L_0x5555565bc3b0 .part L_0x5555565c3030, 4, 1;
L_0x5555565bc980 .part v0x5555564969e0_0, 6, 1;
L_0x5555565bcc60 .part v0x555556496e00_0, 6, 1;
L_0x5555565bce10 .part L_0x5555565c3030, 5, 1;
L_0x5555565bcbc0 .part v0x5555564969e0_0, 7, 1;
L_0x5555565bd400 .part v0x555556496e00_0, 7, 1;
L_0x5555565bceb0 .part L_0x5555565c3030, 6, 1;
L_0x5555565bdb20 .part v0x5555564969e0_0, 8, 1;
L_0x5555565bd530 .part v0x555556496e00_0, 8, 1;
L_0x5555565bddb0 .part L_0x5555565c3030, 7, 1;
L_0x5555565be4b0 .part v0x5555564969e0_0, 9, 1;
L_0x5555565be550 .part v0x555556496e00_0, 9, 1;
L_0x5555565bdff0 .part L_0x5555565c3030, 8, 1;
L_0x5555565becf0 .part v0x5555564969e0_0, 10, 1;
L_0x5555565be680 .part v0x555556496e00_0, 10, 1;
L_0x5555565befb0 .part L_0x5555565c3030, 9, 1;
L_0x5555565bf560 .part v0x5555564969e0_0, 11, 1;
L_0x5555565bf690 .part v0x555556496e00_0, 11, 1;
L_0x5555565bf8e0 .part L_0x5555565c3030, 10, 1;
L_0x5555565bfeb0 .part v0x5555564969e0_0, 12, 1;
L_0x5555565bf7c0 .part v0x555556496e00_0, 12, 1;
L_0x5555565c01a0 .part L_0x5555565c3030, 11, 1;
L_0x5555565c0710 .part v0x5555564969e0_0, 13, 1;
L_0x5555565c0840 .part v0x555556496e00_0, 13, 1;
L_0x5555565c02d0 .part L_0x5555565c3030, 12, 1;
L_0x5555565c0f60 .part v0x5555564969e0_0, 14, 1;
L_0x5555565c0970 .part v0x555556496e00_0, 14, 1;
L_0x5555565c1610 .part L_0x5555565c3030, 13, 1;
L_0x5555565c1c00 .part v0x5555564969e0_0, 15, 1;
L_0x5555565c1d30 .part v0x555556496e00_0, 15, 1;
L_0x5555565c1740 .part L_0x5555565c3030, 14, 1;
L_0x5555565c2480 .part v0x5555564969e0_0, 16, 1;
L_0x5555565c1e60 .part v0x555556496e00_0, 16, 1;
L_0x5555565c2740 .part L_0x5555565c3030, 15, 1;
LS_0x5555565c25b0_0_0 .concat8 [ 1 1 1 1], L_0x5555565b9580, L_0x5555565b9a00, L_0x5555565ba290, L_0x5555565bac30;
LS_0x5555565c25b0_0_4 .concat8 [ 1 1 1 1], L_0x5555565bb470, L_0x5555565bbce0, L_0x5555565bc550, L_0x5555565bcfd0;
LS_0x5555565c25b0_0_8 .concat8 [ 1 1 1 1], L_0x5555565bd6f0, L_0x5555565be0d0, L_0x5555565be870, L_0x5555565bee90;
LS_0x5555565c25b0_0_12 .concat8 [ 1 1 1 1], L_0x5555565bfa80, L_0x5555565bffe0, L_0x5555565c0b30, L_0x5555565c1310;
LS_0x5555565c25b0_0_16 .concat8 [ 1 0 0 0], L_0x5555565c2050;
LS_0x5555565c25b0_1_0 .concat8 [ 4 4 4 4], LS_0x5555565c25b0_0_0, LS_0x5555565c25b0_0_4, LS_0x5555565c25b0_0_8, LS_0x5555565c25b0_0_12;
LS_0x5555565c25b0_1_4 .concat8 [ 1 0 0 0], LS_0x5555565c25b0_0_16;
L_0x5555565c25b0 .concat8 [ 16 1 0 0], LS_0x5555565c25b0_1_0, LS_0x5555565c25b0_1_4;
LS_0x5555565c3030_0_0 .concat8 [ 1 1 1 1], L_0x5555565b96f0, L_0x5555565b9e10, L_0x5555565ba5b0, L_0x5555565baf00;
LS_0x5555565c3030_0_4 .concat8 [ 1 1 1 1], L_0x5555565bb740, L_0x5555565bbfb0, L_0x5555565bc870, L_0x5555565bd2f0;
LS_0x5555565c3030_0_8 .concat8 [ 1 1 1 1], L_0x5555565bda10, L_0x5555565be3a0, L_0x5555565bebe0, L_0x5555565bf450;
LS_0x5555565c3030_0_12 .concat8 [ 1 1 1 1], L_0x5555565bfda0, L_0x5555565c0600, L_0x5555565c0e50, L_0x5555565c1af0;
LS_0x5555565c3030_0_16 .concat8 [ 1 0 0 0], L_0x5555565c2370;
LS_0x5555565c3030_1_0 .concat8 [ 4 4 4 4], LS_0x5555565c3030_0_0, LS_0x5555565c3030_0_4, LS_0x5555565c3030_0_8, LS_0x5555565c3030_0_12;
LS_0x5555565c3030_1_4 .concat8 [ 1 0 0 0], LS_0x5555565c3030_0_16;
L_0x5555565c3030 .concat8 [ 16 1 0 0], LS_0x5555565c3030_1_0, LS_0x5555565c3030_1_4;
L_0x5555565c2a80 .part L_0x5555565c3030, 16, 1;
S_0x555556464640 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x555556464860 .param/l "i" 0 16 14, +C4<00>;
S_0x555556464940 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x555556464640;
 .timescale -12 -12;
S_0x555556464b20 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556464940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565b9580 .functor XOR 1, L_0x5555565b97b0, L_0x5555565b98a0, C4<0>, C4<0>;
L_0x5555565b96f0 .functor AND 1, L_0x5555565b97b0, L_0x5555565b98a0, C4<1>, C4<1>;
v0x555556464dc0_0 .net "c", 0 0, L_0x5555565b96f0;  1 drivers
v0x555556464ea0_0 .net "s", 0 0, L_0x5555565b9580;  1 drivers
v0x555556464f60_0 .net "x", 0 0, L_0x5555565b97b0;  1 drivers
v0x555556465030_0 .net "y", 0 0, L_0x5555565b98a0;  1 drivers
S_0x5555564651a0 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x5555564653c0 .param/l "i" 0 16 14, +C4<01>;
S_0x555556465480 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564651a0;
 .timescale -12 -12;
S_0x555556465660 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556465480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565b9990 .functor XOR 1, L_0x5555565b9f20, L_0x5555565b9fc0, C4<0>, C4<0>;
L_0x5555565b9a00 .functor XOR 1, L_0x5555565b9990, L_0x5555565ba0f0, C4<0>, C4<0>;
L_0x5555565b9ac0 .functor AND 1, L_0x5555565b9fc0, L_0x5555565ba0f0, C4<1>, C4<1>;
L_0x5555565b9bd0 .functor AND 1, L_0x5555565b9f20, L_0x5555565b9fc0, C4<1>, C4<1>;
L_0x5555565b9c90 .functor OR 1, L_0x5555565b9ac0, L_0x5555565b9bd0, C4<0>, C4<0>;
L_0x5555565b9da0 .functor AND 1, L_0x5555565b9f20, L_0x5555565ba0f0, C4<1>, C4<1>;
L_0x5555565b9e10 .functor OR 1, L_0x5555565b9c90, L_0x5555565b9da0, C4<0>, C4<0>;
v0x5555564658e0_0 .net *"_ivl_0", 0 0, L_0x5555565b9990;  1 drivers
v0x5555564659e0_0 .net *"_ivl_10", 0 0, L_0x5555565b9da0;  1 drivers
v0x555556465ac0_0 .net *"_ivl_4", 0 0, L_0x5555565b9ac0;  1 drivers
v0x555556465bb0_0 .net *"_ivl_6", 0 0, L_0x5555565b9bd0;  1 drivers
v0x555556465c90_0 .net *"_ivl_8", 0 0, L_0x5555565b9c90;  1 drivers
v0x555556485dc0_0 .net "c_in", 0 0, L_0x5555565ba0f0;  1 drivers
v0x555556485e80_0 .net "c_out", 0 0, L_0x5555565b9e10;  1 drivers
v0x555556485f40_0 .net "s", 0 0, L_0x5555565b9a00;  1 drivers
v0x555556486000_0 .net "x", 0 0, L_0x5555565b9f20;  1 drivers
v0x5555564860c0_0 .net "y", 0 0, L_0x5555565b9fc0;  1 drivers
S_0x555556486220 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x5555564863d0 .param/l "i" 0 16 14, +C4<010>;
S_0x555556486490 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556486220;
 .timescale -12 -12;
S_0x555556486670 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556486490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565ba220 .functor XOR 1, L_0x5555565ba6c0, L_0x5555565ba880, C4<0>, C4<0>;
L_0x5555565ba290 .functor XOR 1, L_0x5555565ba220, L_0x5555565baa40, C4<0>, C4<0>;
L_0x5555565ba300 .functor AND 1, L_0x5555565ba880, L_0x5555565baa40, C4<1>, C4<1>;
L_0x5555565ba370 .functor AND 1, L_0x5555565ba6c0, L_0x5555565ba880, C4<1>, C4<1>;
L_0x5555565ba430 .functor OR 1, L_0x5555565ba300, L_0x5555565ba370, C4<0>, C4<0>;
L_0x5555565ba540 .functor AND 1, L_0x5555565ba6c0, L_0x5555565baa40, C4<1>, C4<1>;
L_0x5555565ba5b0 .functor OR 1, L_0x5555565ba430, L_0x5555565ba540, C4<0>, C4<0>;
v0x555556486920_0 .net *"_ivl_0", 0 0, L_0x5555565ba220;  1 drivers
v0x555556486a20_0 .net *"_ivl_10", 0 0, L_0x5555565ba540;  1 drivers
v0x555556486b00_0 .net *"_ivl_4", 0 0, L_0x5555565ba300;  1 drivers
v0x555556486bf0_0 .net *"_ivl_6", 0 0, L_0x5555565ba370;  1 drivers
v0x555556486cd0_0 .net *"_ivl_8", 0 0, L_0x5555565ba430;  1 drivers
v0x555556486e00_0 .net "c_in", 0 0, L_0x5555565baa40;  1 drivers
v0x555556486ec0_0 .net "c_out", 0 0, L_0x5555565ba5b0;  1 drivers
v0x555556486f80_0 .net "s", 0 0, L_0x5555565ba290;  1 drivers
v0x555556487040_0 .net "x", 0 0, L_0x5555565ba6c0;  1 drivers
v0x555556487190_0 .net "y", 0 0, L_0x5555565ba880;  1 drivers
S_0x5555564872f0 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x5555564874a0 .param/l "i" 0 16 14, +C4<011>;
S_0x555556487580 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564872f0;
 .timescale -12 -12;
S_0x555556487760 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556487580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565babc0 .functor XOR 1, L_0x5555565bb010, L_0x5555565bb140, C4<0>, C4<0>;
L_0x5555565bac30 .functor XOR 1, L_0x5555565babc0, L_0x5555565bb2d0, C4<0>, C4<0>;
L_0x5555565baca0 .functor AND 1, L_0x5555565bb140, L_0x5555565bb2d0, C4<1>, C4<1>;
L_0x5555565bad10 .functor AND 1, L_0x5555565bb010, L_0x5555565bb140, C4<1>, C4<1>;
L_0x5555565bad80 .functor OR 1, L_0x5555565baca0, L_0x5555565bad10, C4<0>, C4<0>;
L_0x5555565bae90 .functor AND 1, L_0x5555565bb010, L_0x5555565bb2d0, C4<1>, C4<1>;
L_0x5555565baf00 .functor OR 1, L_0x5555565bad80, L_0x5555565bae90, C4<0>, C4<0>;
v0x5555564879e0_0 .net *"_ivl_0", 0 0, L_0x5555565babc0;  1 drivers
v0x555556487ae0_0 .net *"_ivl_10", 0 0, L_0x5555565bae90;  1 drivers
v0x555556487bc0_0 .net *"_ivl_4", 0 0, L_0x5555565baca0;  1 drivers
v0x555556487cb0_0 .net *"_ivl_6", 0 0, L_0x5555565bad10;  1 drivers
v0x555556487d90_0 .net *"_ivl_8", 0 0, L_0x5555565bad80;  1 drivers
v0x555556487ec0_0 .net "c_in", 0 0, L_0x5555565bb2d0;  1 drivers
v0x555556487f80_0 .net "c_out", 0 0, L_0x5555565baf00;  1 drivers
v0x555556488040_0 .net "s", 0 0, L_0x5555565bac30;  1 drivers
v0x555556488100_0 .net "x", 0 0, L_0x5555565bb010;  1 drivers
v0x555556488250_0 .net "y", 0 0, L_0x5555565bb140;  1 drivers
S_0x5555564883b0 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x5555564885b0 .param/l "i" 0 16 14, +C4<0100>;
S_0x555556488690 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564883b0;
 .timescale -12 -12;
S_0x555556488870 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556488690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565bb400 .functor XOR 1, L_0x5555565bb850, L_0x5555565bb9f0, C4<0>, C4<0>;
L_0x5555565bb470 .functor XOR 1, L_0x5555565bb400, L_0x5555565bbb20, C4<0>, C4<0>;
L_0x5555565bb4e0 .functor AND 1, L_0x5555565bb9f0, L_0x5555565bbb20, C4<1>, C4<1>;
L_0x5555565bb550 .functor AND 1, L_0x5555565bb850, L_0x5555565bb9f0, C4<1>, C4<1>;
L_0x5555565bb5c0 .functor OR 1, L_0x5555565bb4e0, L_0x5555565bb550, C4<0>, C4<0>;
L_0x5555565bb6d0 .functor AND 1, L_0x5555565bb850, L_0x5555565bbb20, C4<1>, C4<1>;
L_0x5555565bb740 .functor OR 1, L_0x5555565bb5c0, L_0x5555565bb6d0, C4<0>, C4<0>;
v0x555556488af0_0 .net *"_ivl_0", 0 0, L_0x5555565bb400;  1 drivers
v0x555556488bf0_0 .net *"_ivl_10", 0 0, L_0x5555565bb6d0;  1 drivers
v0x555556488cd0_0 .net *"_ivl_4", 0 0, L_0x5555565bb4e0;  1 drivers
v0x555556488d90_0 .net *"_ivl_6", 0 0, L_0x5555565bb550;  1 drivers
v0x555556488e70_0 .net *"_ivl_8", 0 0, L_0x5555565bb5c0;  1 drivers
v0x555556488fa0_0 .net "c_in", 0 0, L_0x5555565bbb20;  1 drivers
v0x555556489060_0 .net "c_out", 0 0, L_0x5555565bb740;  1 drivers
v0x555556489120_0 .net "s", 0 0, L_0x5555565bb470;  1 drivers
v0x5555564891e0_0 .net "x", 0 0, L_0x5555565bb850;  1 drivers
v0x555556489330_0 .net "y", 0 0, L_0x5555565bb9f0;  1 drivers
S_0x555556489490 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x555556489640 .param/l "i" 0 16 14, +C4<0101>;
S_0x555556489720 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556489490;
 .timescale -12 -12;
S_0x555556489900 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556489720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565bb980 .functor XOR 1, L_0x5555565bc0c0, L_0x5555565bc1f0, C4<0>, C4<0>;
L_0x5555565bbce0 .functor XOR 1, L_0x5555565bb980, L_0x5555565bc3b0, C4<0>, C4<0>;
L_0x5555565bbd50 .functor AND 1, L_0x5555565bc1f0, L_0x5555565bc3b0, C4<1>, C4<1>;
L_0x5555565bbdc0 .functor AND 1, L_0x5555565bc0c0, L_0x5555565bc1f0, C4<1>, C4<1>;
L_0x5555565bbe30 .functor OR 1, L_0x5555565bbd50, L_0x5555565bbdc0, C4<0>, C4<0>;
L_0x5555565bbf40 .functor AND 1, L_0x5555565bc0c0, L_0x5555565bc3b0, C4<1>, C4<1>;
L_0x5555565bbfb0 .functor OR 1, L_0x5555565bbe30, L_0x5555565bbf40, C4<0>, C4<0>;
v0x555556489b80_0 .net *"_ivl_0", 0 0, L_0x5555565bb980;  1 drivers
v0x555556489c80_0 .net *"_ivl_10", 0 0, L_0x5555565bbf40;  1 drivers
v0x555556489d60_0 .net *"_ivl_4", 0 0, L_0x5555565bbd50;  1 drivers
v0x555556489e50_0 .net *"_ivl_6", 0 0, L_0x5555565bbdc0;  1 drivers
v0x555556489f30_0 .net *"_ivl_8", 0 0, L_0x5555565bbe30;  1 drivers
v0x55555648a060_0 .net "c_in", 0 0, L_0x5555565bc3b0;  1 drivers
v0x55555648a120_0 .net "c_out", 0 0, L_0x5555565bbfb0;  1 drivers
v0x55555648a1e0_0 .net "s", 0 0, L_0x5555565bbce0;  1 drivers
v0x55555648a2a0_0 .net "x", 0 0, L_0x5555565bc0c0;  1 drivers
v0x55555648a3f0_0 .net "y", 0 0, L_0x5555565bc1f0;  1 drivers
S_0x55555648a550 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x55555648a700 .param/l "i" 0 16 14, +C4<0110>;
S_0x55555648a7e0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555648a550;
 .timescale -12 -12;
S_0x55555648a9c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555648a7e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565bc4e0 .functor XOR 1, L_0x5555565bc980, L_0x5555565bcc60, C4<0>, C4<0>;
L_0x5555565bc550 .functor XOR 1, L_0x5555565bc4e0, L_0x5555565bce10, C4<0>, C4<0>;
L_0x5555565bc5c0 .functor AND 1, L_0x5555565bcc60, L_0x5555565bce10, C4<1>, C4<1>;
L_0x5555565bc630 .functor AND 1, L_0x5555565bc980, L_0x5555565bcc60, C4<1>, C4<1>;
L_0x5555565bc6f0 .functor OR 1, L_0x5555565bc5c0, L_0x5555565bc630, C4<0>, C4<0>;
L_0x5555565bc800 .functor AND 1, L_0x5555565bc980, L_0x5555565bce10, C4<1>, C4<1>;
L_0x5555565bc870 .functor OR 1, L_0x5555565bc6f0, L_0x5555565bc800, C4<0>, C4<0>;
v0x55555648ac40_0 .net *"_ivl_0", 0 0, L_0x5555565bc4e0;  1 drivers
v0x55555648ad40_0 .net *"_ivl_10", 0 0, L_0x5555565bc800;  1 drivers
v0x55555648ae20_0 .net *"_ivl_4", 0 0, L_0x5555565bc5c0;  1 drivers
v0x55555648af10_0 .net *"_ivl_6", 0 0, L_0x5555565bc630;  1 drivers
v0x55555648aff0_0 .net *"_ivl_8", 0 0, L_0x5555565bc6f0;  1 drivers
v0x55555648b120_0 .net "c_in", 0 0, L_0x5555565bce10;  1 drivers
v0x55555648b1e0_0 .net "c_out", 0 0, L_0x5555565bc870;  1 drivers
v0x55555648b2a0_0 .net "s", 0 0, L_0x5555565bc550;  1 drivers
v0x55555648b360_0 .net "x", 0 0, L_0x5555565bc980;  1 drivers
v0x55555648b4b0_0 .net "y", 0 0, L_0x5555565bcc60;  1 drivers
S_0x55555648b610 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x55555648b7c0 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555648b8a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555648b610;
 .timescale -12 -12;
S_0x55555648ba80 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555648b8a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565bcf60 .functor XOR 1, L_0x5555565bcbc0, L_0x5555565bd400, C4<0>, C4<0>;
L_0x5555565bcfd0 .functor XOR 1, L_0x5555565bcf60, L_0x5555565bceb0, C4<0>, C4<0>;
L_0x5555565bd040 .functor AND 1, L_0x5555565bd400, L_0x5555565bceb0, C4<1>, C4<1>;
L_0x5555565bd0b0 .functor AND 1, L_0x5555565bcbc0, L_0x5555565bd400, C4<1>, C4<1>;
L_0x5555565bd170 .functor OR 1, L_0x5555565bd040, L_0x5555565bd0b0, C4<0>, C4<0>;
L_0x5555565bd280 .functor AND 1, L_0x5555565bcbc0, L_0x5555565bceb0, C4<1>, C4<1>;
L_0x5555565bd2f0 .functor OR 1, L_0x5555565bd170, L_0x5555565bd280, C4<0>, C4<0>;
v0x55555648bd00_0 .net *"_ivl_0", 0 0, L_0x5555565bcf60;  1 drivers
v0x55555648be00_0 .net *"_ivl_10", 0 0, L_0x5555565bd280;  1 drivers
v0x55555648bee0_0 .net *"_ivl_4", 0 0, L_0x5555565bd040;  1 drivers
v0x55555648bfd0_0 .net *"_ivl_6", 0 0, L_0x5555565bd0b0;  1 drivers
v0x55555648c0b0_0 .net *"_ivl_8", 0 0, L_0x5555565bd170;  1 drivers
v0x55555648c1e0_0 .net "c_in", 0 0, L_0x5555565bceb0;  1 drivers
v0x55555648c2a0_0 .net "c_out", 0 0, L_0x5555565bd2f0;  1 drivers
v0x55555648c360_0 .net "s", 0 0, L_0x5555565bcfd0;  1 drivers
v0x55555648c420_0 .net "x", 0 0, L_0x5555565bcbc0;  1 drivers
v0x55555648c570_0 .net "y", 0 0, L_0x5555565bd400;  1 drivers
S_0x55555648c6d0 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x555556488560 .param/l "i" 0 16 14, +C4<01000>;
S_0x55555648c9a0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555648c6d0;
 .timescale -12 -12;
S_0x55555648cb80 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555648c9a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565bd680 .functor XOR 1, L_0x5555565bdb20, L_0x5555565bd530, C4<0>, C4<0>;
L_0x5555565bd6f0 .functor XOR 1, L_0x5555565bd680, L_0x5555565bddb0, C4<0>, C4<0>;
L_0x5555565bd760 .functor AND 1, L_0x5555565bd530, L_0x5555565bddb0, C4<1>, C4<1>;
L_0x5555565bd7d0 .functor AND 1, L_0x5555565bdb20, L_0x5555565bd530, C4<1>, C4<1>;
L_0x5555565bd890 .functor OR 1, L_0x5555565bd760, L_0x5555565bd7d0, C4<0>, C4<0>;
L_0x5555565bd9a0 .functor AND 1, L_0x5555565bdb20, L_0x5555565bddb0, C4<1>, C4<1>;
L_0x5555565bda10 .functor OR 1, L_0x5555565bd890, L_0x5555565bd9a0, C4<0>, C4<0>;
v0x55555648ce00_0 .net *"_ivl_0", 0 0, L_0x5555565bd680;  1 drivers
v0x55555648cf00_0 .net *"_ivl_10", 0 0, L_0x5555565bd9a0;  1 drivers
v0x55555648cfe0_0 .net *"_ivl_4", 0 0, L_0x5555565bd760;  1 drivers
v0x55555648d0d0_0 .net *"_ivl_6", 0 0, L_0x5555565bd7d0;  1 drivers
v0x55555648d1b0_0 .net *"_ivl_8", 0 0, L_0x5555565bd890;  1 drivers
v0x55555648d2e0_0 .net "c_in", 0 0, L_0x5555565bddb0;  1 drivers
v0x55555648d3a0_0 .net "c_out", 0 0, L_0x5555565bda10;  1 drivers
v0x55555648d460_0 .net "s", 0 0, L_0x5555565bd6f0;  1 drivers
v0x55555648d520_0 .net "x", 0 0, L_0x5555565bdb20;  1 drivers
v0x55555648d670_0 .net "y", 0 0, L_0x5555565bd530;  1 drivers
S_0x55555648d7d0 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x55555648d980 .param/l "i" 0 16 14, +C4<01001>;
S_0x55555648da60 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555648d7d0;
 .timescale -12 -12;
S_0x55555648dc40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555648da60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565bdc50 .functor XOR 1, L_0x5555565be4b0, L_0x5555565be550, C4<0>, C4<0>;
L_0x5555565be0d0 .functor XOR 1, L_0x5555565bdc50, L_0x5555565bdff0, C4<0>, C4<0>;
L_0x5555565be140 .functor AND 1, L_0x5555565be550, L_0x5555565bdff0, C4<1>, C4<1>;
L_0x5555565be1b0 .functor AND 1, L_0x5555565be4b0, L_0x5555565be550, C4<1>, C4<1>;
L_0x5555565be220 .functor OR 1, L_0x5555565be140, L_0x5555565be1b0, C4<0>, C4<0>;
L_0x5555565be330 .functor AND 1, L_0x5555565be4b0, L_0x5555565bdff0, C4<1>, C4<1>;
L_0x5555565be3a0 .functor OR 1, L_0x5555565be220, L_0x5555565be330, C4<0>, C4<0>;
v0x55555648dec0_0 .net *"_ivl_0", 0 0, L_0x5555565bdc50;  1 drivers
v0x55555648dfc0_0 .net *"_ivl_10", 0 0, L_0x5555565be330;  1 drivers
v0x55555648e0a0_0 .net *"_ivl_4", 0 0, L_0x5555565be140;  1 drivers
v0x55555648e190_0 .net *"_ivl_6", 0 0, L_0x5555565be1b0;  1 drivers
v0x55555648e270_0 .net *"_ivl_8", 0 0, L_0x5555565be220;  1 drivers
v0x55555648e3a0_0 .net "c_in", 0 0, L_0x5555565bdff0;  1 drivers
v0x55555648e460_0 .net "c_out", 0 0, L_0x5555565be3a0;  1 drivers
v0x55555648e520_0 .net "s", 0 0, L_0x5555565be0d0;  1 drivers
v0x55555648e5e0_0 .net "x", 0 0, L_0x5555565be4b0;  1 drivers
v0x55555648e730_0 .net "y", 0 0, L_0x5555565be550;  1 drivers
S_0x55555648e890 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x55555648ea40 .param/l "i" 0 16 14, +C4<01010>;
S_0x55555648eb20 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555648e890;
 .timescale -12 -12;
S_0x55555648ed00 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555648eb20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565be800 .functor XOR 1, L_0x5555565becf0, L_0x5555565be680, C4<0>, C4<0>;
L_0x5555565be870 .functor XOR 1, L_0x5555565be800, L_0x5555565befb0, C4<0>, C4<0>;
L_0x5555565be8e0 .functor AND 1, L_0x5555565be680, L_0x5555565befb0, C4<1>, C4<1>;
L_0x5555565be9a0 .functor AND 1, L_0x5555565becf0, L_0x5555565be680, C4<1>, C4<1>;
L_0x5555565bea60 .functor OR 1, L_0x5555565be8e0, L_0x5555565be9a0, C4<0>, C4<0>;
L_0x5555565beb70 .functor AND 1, L_0x5555565becf0, L_0x5555565befb0, C4<1>, C4<1>;
L_0x5555565bebe0 .functor OR 1, L_0x5555565bea60, L_0x5555565beb70, C4<0>, C4<0>;
v0x55555648ef80_0 .net *"_ivl_0", 0 0, L_0x5555565be800;  1 drivers
v0x55555648f080_0 .net *"_ivl_10", 0 0, L_0x5555565beb70;  1 drivers
v0x55555648f160_0 .net *"_ivl_4", 0 0, L_0x5555565be8e0;  1 drivers
v0x55555648f250_0 .net *"_ivl_6", 0 0, L_0x5555565be9a0;  1 drivers
v0x55555648f330_0 .net *"_ivl_8", 0 0, L_0x5555565bea60;  1 drivers
v0x55555648f460_0 .net "c_in", 0 0, L_0x5555565befb0;  1 drivers
v0x55555648f520_0 .net "c_out", 0 0, L_0x5555565bebe0;  1 drivers
v0x55555648f5e0_0 .net "s", 0 0, L_0x5555565be870;  1 drivers
v0x55555648f6a0_0 .net "x", 0 0, L_0x5555565becf0;  1 drivers
v0x55555648f7f0_0 .net "y", 0 0, L_0x5555565be680;  1 drivers
S_0x55555648f950 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x55555648fb00 .param/l "i" 0 16 14, +C4<01011>;
S_0x55555648fbe0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555648f950;
 .timescale -12 -12;
S_0x55555648fdc0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555648fbe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565bee20 .functor XOR 1, L_0x5555565bf560, L_0x5555565bf690, C4<0>, C4<0>;
L_0x5555565bee90 .functor XOR 1, L_0x5555565bee20, L_0x5555565bf8e0, C4<0>, C4<0>;
L_0x5555565bf1f0 .functor AND 1, L_0x5555565bf690, L_0x5555565bf8e0, C4<1>, C4<1>;
L_0x5555565bf260 .functor AND 1, L_0x5555565bf560, L_0x5555565bf690, C4<1>, C4<1>;
L_0x5555565bf2d0 .functor OR 1, L_0x5555565bf1f0, L_0x5555565bf260, C4<0>, C4<0>;
L_0x5555565bf3e0 .functor AND 1, L_0x5555565bf560, L_0x5555565bf8e0, C4<1>, C4<1>;
L_0x5555565bf450 .functor OR 1, L_0x5555565bf2d0, L_0x5555565bf3e0, C4<0>, C4<0>;
v0x555556490040_0 .net *"_ivl_0", 0 0, L_0x5555565bee20;  1 drivers
v0x555556490140_0 .net *"_ivl_10", 0 0, L_0x5555565bf3e0;  1 drivers
v0x555556490220_0 .net *"_ivl_4", 0 0, L_0x5555565bf1f0;  1 drivers
v0x555556490310_0 .net *"_ivl_6", 0 0, L_0x5555565bf260;  1 drivers
v0x5555564903f0_0 .net *"_ivl_8", 0 0, L_0x5555565bf2d0;  1 drivers
v0x555556490520_0 .net "c_in", 0 0, L_0x5555565bf8e0;  1 drivers
v0x5555564905e0_0 .net "c_out", 0 0, L_0x5555565bf450;  1 drivers
v0x5555564906a0_0 .net "s", 0 0, L_0x5555565bee90;  1 drivers
v0x555556490760_0 .net "x", 0 0, L_0x5555565bf560;  1 drivers
v0x5555564908b0_0 .net "y", 0 0, L_0x5555565bf690;  1 drivers
S_0x555556490a10 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x555556490bc0 .param/l "i" 0 16 14, +C4<01100>;
S_0x555556490ca0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556490a10;
 .timescale -12 -12;
S_0x555556490e80 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556490ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565bfa10 .functor XOR 1, L_0x5555565bfeb0, L_0x5555565bf7c0, C4<0>, C4<0>;
L_0x5555565bfa80 .functor XOR 1, L_0x5555565bfa10, L_0x5555565c01a0, C4<0>, C4<0>;
L_0x5555565bfaf0 .functor AND 1, L_0x5555565bf7c0, L_0x5555565c01a0, C4<1>, C4<1>;
L_0x5555565bfb60 .functor AND 1, L_0x5555565bfeb0, L_0x5555565bf7c0, C4<1>, C4<1>;
L_0x5555565bfc20 .functor OR 1, L_0x5555565bfaf0, L_0x5555565bfb60, C4<0>, C4<0>;
L_0x5555565bfd30 .functor AND 1, L_0x5555565bfeb0, L_0x5555565c01a0, C4<1>, C4<1>;
L_0x5555565bfda0 .functor OR 1, L_0x5555565bfc20, L_0x5555565bfd30, C4<0>, C4<0>;
v0x555556491100_0 .net *"_ivl_0", 0 0, L_0x5555565bfa10;  1 drivers
v0x555556491200_0 .net *"_ivl_10", 0 0, L_0x5555565bfd30;  1 drivers
v0x5555564912e0_0 .net *"_ivl_4", 0 0, L_0x5555565bfaf0;  1 drivers
v0x5555564913d0_0 .net *"_ivl_6", 0 0, L_0x5555565bfb60;  1 drivers
v0x5555564914b0_0 .net *"_ivl_8", 0 0, L_0x5555565bfc20;  1 drivers
v0x5555564915e0_0 .net "c_in", 0 0, L_0x5555565c01a0;  1 drivers
v0x5555564916a0_0 .net "c_out", 0 0, L_0x5555565bfda0;  1 drivers
v0x555556491760_0 .net "s", 0 0, L_0x5555565bfa80;  1 drivers
v0x555556491820_0 .net "x", 0 0, L_0x5555565bfeb0;  1 drivers
v0x555556491970_0 .net "y", 0 0, L_0x5555565bf7c0;  1 drivers
S_0x555556491ad0 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x555556491c80 .param/l "i" 0 16 14, +C4<01101>;
S_0x555556491d60 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556491ad0;
 .timescale -12 -12;
S_0x555556491f40 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556491d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565bf860 .functor XOR 1, L_0x5555565c0710, L_0x5555565c0840, C4<0>, C4<0>;
L_0x5555565bffe0 .functor XOR 1, L_0x5555565bf860, L_0x5555565c02d0, C4<0>, C4<0>;
L_0x5555565c0050 .functor AND 1, L_0x5555565c0840, L_0x5555565c02d0, C4<1>, C4<1>;
L_0x5555565c0410 .functor AND 1, L_0x5555565c0710, L_0x5555565c0840, C4<1>, C4<1>;
L_0x5555565c0480 .functor OR 1, L_0x5555565c0050, L_0x5555565c0410, C4<0>, C4<0>;
L_0x5555565c0590 .functor AND 1, L_0x5555565c0710, L_0x5555565c02d0, C4<1>, C4<1>;
L_0x5555565c0600 .functor OR 1, L_0x5555565c0480, L_0x5555565c0590, C4<0>, C4<0>;
v0x5555564921c0_0 .net *"_ivl_0", 0 0, L_0x5555565bf860;  1 drivers
v0x5555564922c0_0 .net *"_ivl_10", 0 0, L_0x5555565c0590;  1 drivers
v0x5555564923a0_0 .net *"_ivl_4", 0 0, L_0x5555565c0050;  1 drivers
v0x555556492490_0 .net *"_ivl_6", 0 0, L_0x5555565c0410;  1 drivers
v0x555556492570_0 .net *"_ivl_8", 0 0, L_0x5555565c0480;  1 drivers
v0x5555564926a0_0 .net "c_in", 0 0, L_0x5555565c02d0;  1 drivers
v0x555556492760_0 .net "c_out", 0 0, L_0x5555565c0600;  1 drivers
v0x555556492820_0 .net "s", 0 0, L_0x5555565bffe0;  1 drivers
v0x5555564928e0_0 .net "x", 0 0, L_0x5555565c0710;  1 drivers
v0x555556492a30_0 .net "y", 0 0, L_0x5555565c0840;  1 drivers
S_0x555556492b90 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x555556492d40 .param/l "i" 0 16 14, +C4<01110>;
S_0x555556492e20 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556492b90;
 .timescale -12 -12;
S_0x555556493000 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556492e20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c0ac0 .functor XOR 1, L_0x5555565c0f60, L_0x5555565c0970, C4<0>, C4<0>;
L_0x5555565c0b30 .functor XOR 1, L_0x5555565c0ac0, L_0x5555565c1610, C4<0>, C4<0>;
L_0x5555565c0ba0 .functor AND 1, L_0x5555565c0970, L_0x5555565c1610, C4<1>, C4<1>;
L_0x5555565c0c10 .functor AND 1, L_0x5555565c0f60, L_0x5555565c0970, C4<1>, C4<1>;
L_0x5555565c0cd0 .functor OR 1, L_0x5555565c0ba0, L_0x5555565c0c10, C4<0>, C4<0>;
L_0x5555565c0de0 .functor AND 1, L_0x5555565c0f60, L_0x5555565c1610, C4<1>, C4<1>;
L_0x5555565c0e50 .functor OR 1, L_0x5555565c0cd0, L_0x5555565c0de0, C4<0>, C4<0>;
v0x555556493280_0 .net *"_ivl_0", 0 0, L_0x5555565c0ac0;  1 drivers
v0x555556493380_0 .net *"_ivl_10", 0 0, L_0x5555565c0de0;  1 drivers
v0x555556493460_0 .net *"_ivl_4", 0 0, L_0x5555565c0ba0;  1 drivers
v0x555556493550_0 .net *"_ivl_6", 0 0, L_0x5555565c0c10;  1 drivers
v0x555556493630_0 .net *"_ivl_8", 0 0, L_0x5555565c0cd0;  1 drivers
v0x555556493760_0 .net "c_in", 0 0, L_0x5555565c1610;  1 drivers
v0x555556493820_0 .net "c_out", 0 0, L_0x5555565c0e50;  1 drivers
v0x5555564938e0_0 .net "s", 0 0, L_0x5555565c0b30;  1 drivers
v0x5555564939a0_0 .net "x", 0 0, L_0x5555565c0f60;  1 drivers
v0x555556493af0_0 .net "y", 0 0, L_0x5555565c0970;  1 drivers
S_0x555556493c50 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x555556493e00 .param/l "i" 0 16 14, +C4<01111>;
S_0x555556493ee0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556493c50;
 .timescale -12 -12;
S_0x5555564940c0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556493ee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c12a0 .functor XOR 1, L_0x5555565c1c00, L_0x5555565c1d30, C4<0>, C4<0>;
L_0x5555565c1310 .functor XOR 1, L_0x5555565c12a0, L_0x5555565c1740, C4<0>, C4<0>;
L_0x5555565c1380 .functor AND 1, L_0x5555565c1d30, L_0x5555565c1740, C4<1>, C4<1>;
L_0x5555565c18b0 .functor AND 1, L_0x5555565c1c00, L_0x5555565c1d30, C4<1>, C4<1>;
L_0x5555565c1970 .functor OR 1, L_0x5555565c1380, L_0x5555565c18b0, C4<0>, C4<0>;
L_0x5555565c1a80 .functor AND 1, L_0x5555565c1c00, L_0x5555565c1740, C4<1>, C4<1>;
L_0x5555565c1af0 .functor OR 1, L_0x5555565c1970, L_0x5555565c1a80, C4<0>, C4<0>;
v0x555556494340_0 .net *"_ivl_0", 0 0, L_0x5555565c12a0;  1 drivers
v0x555556494440_0 .net *"_ivl_10", 0 0, L_0x5555565c1a80;  1 drivers
v0x555556494520_0 .net *"_ivl_4", 0 0, L_0x5555565c1380;  1 drivers
v0x555556494610_0 .net *"_ivl_6", 0 0, L_0x5555565c18b0;  1 drivers
v0x5555564946f0_0 .net *"_ivl_8", 0 0, L_0x5555565c1970;  1 drivers
v0x555556494820_0 .net "c_in", 0 0, L_0x5555565c1740;  1 drivers
v0x5555564948e0_0 .net "c_out", 0 0, L_0x5555565c1af0;  1 drivers
v0x5555564949a0_0 .net "s", 0 0, L_0x5555565c1310;  1 drivers
v0x555556494a60_0 .net "x", 0 0, L_0x5555565c1c00;  1 drivers
v0x555556494bb0_0 .net "y", 0 0, L_0x5555565c1d30;  1 drivers
S_0x555556494d10 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x5555564642d0;
 .timescale -12 -12;
P_0x555556494fd0 .param/l "i" 0 16 14, +C4<010000>;
S_0x5555564950b0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556494d10;
 .timescale -12 -12;
S_0x555556495290 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564950b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565c1fe0 .functor XOR 1, L_0x5555565c2480, L_0x5555565c1e60, C4<0>, C4<0>;
L_0x5555565c2050 .functor XOR 1, L_0x5555565c1fe0, L_0x5555565c2740, C4<0>, C4<0>;
L_0x5555565c20c0 .functor AND 1, L_0x5555565c1e60, L_0x5555565c2740, C4<1>, C4<1>;
L_0x5555565c2130 .functor AND 1, L_0x5555565c2480, L_0x5555565c1e60, C4<1>, C4<1>;
L_0x5555565c21f0 .functor OR 1, L_0x5555565c20c0, L_0x5555565c2130, C4<0>, C4<0>;
L_0x5555565c2300 .functor AND 1, L_0x5555565c2480, L_0x5555565c2740, C4<1>, C4<1>;
L_0x5555565c2370 .functor OR 1, L_0x5555565c21f0, L_0x5555565c2300, C4<0>, C4<0>;
v0x555556495510_0 .net *"_ivl_0", 0 0, L_0x5555565c1fe0;  1 drivers
v0x555556495610_0 .net *"_ivl_10", 0 0, L_0x5555565c2300;  1 drivers
v0x5555564956f0_0 .net *"_ivl_4", 0 0, L_0x5555565c20c0;  1 drivers
v0x5555564957e0_0 .net *"_ivl_6", 0 0, L_0x5555565c2130;  1 drivers
v0x5555564958c0_0 .net *"_ivl_8", 0 0, L_0x5555565c21f0;  1 drivers
v0x5555564959f0_0 .net "c_in", 0 0, L_0x5555565c2740;  1 drivers
v0x555556495ab0_0 .net "c_out", 0 0, L_0x5555565c2370;  1 drivers
v0x555556495b70_0 .net "s", 0 0, L_0x5555565c2050;  1 drivers
v0x555556495c30_0 .net "x", 0 0, L_0x5555565c2480;  1 drivers
v0x555556495cf0_0 .net "y", 0 0, L_0x5555565c1e60;  1 drivers
S_0x555556497220 .scope module, "multiplier_Z" "multiplier_8_9Bit" 17 76, 18 2 0, S_0x555556435de0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "in_0";
    .port_info 3 /INPUT 9 "in_1";
    .port_info 4 /OUTPUT 1 "data_valid";
    .port_info 5 /OUTPUT 17 "out";
P_0x5555564973b0 .param/l "M" 0 18 4, +C4<00000000000000000000000000001001>;
P_0x5555564973f0 .param/l "N" 0 18 3, +C4<00000000000000000000000000001000>;
v0x5555564a95a0_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555564a9660_0 .var "count", 4 0;
v0x5555564a9740_0 .var "data_valid", 0 0;
v0x5555564a97e0_0 .net "in_0", 7 0, L_0x5555565ee020;  alias, 1 drivers
v0x5555564a98c0_0 .net "in_1", 8 0, L_0x5555565aecf0;  alias, 1 drivers
v0x5555564a99d0_0 .var "input_0_exp", 16 0;
v0x5555564a9a90_0 .var "o_busy", 0 0;
v0x5555564a9b50_0 .var "out", 16 0;
v0x5555564a9c30_0 .var "p", 16 0;
v0x5555564a9da0_0 .net "start", 0 0, v0x5555564af830_0;  alias, 1 drivers
v0x5555564a9e40_0 .var "t", 16 0;
v0x5555564a9f20_0 .net "w_o", 16 0, L_0x5555565d6b50;  1 drivers
v0x5555564aa010_0 .net "w_p", 16 0, v0x5555564a9c30_0;  1 drivers
v0x5555564aa0e0_0 .net "w_t", 16 0, v0x5555564a9e40_0;  1 drivers
S_0x555556497670 .scope module, "Bit_adder" "N_bit_adder" 18 23, 16 1 0, S_0x555556497220;
 .timescale -12 -12;
    .port_info 0 /INPUT 17 "input1";
    .port_info 1 /INPUT 17 "input2";
    .port_info 2 /OUTPUT 17 "answer";
    .port_info 3 /OUTPUT 1 "carry_out";
P_0x555556497870 .param/l "N" 0 16 2, +C4<00000000000000000000000000010001>;
v0x5555564a90e0_0 .net "answer", 16 0, L_0x5555565d6b50;  alias, 1 drivers
v0x5555564a91e0_0 .net "carry", 16 0, L_0x5555565d75d0;  1 drivers
v0x5555564a92c0_0 .net "carry_out", 0 0, L_0x5555565d7020;  1 drivers
v0x5555564a9360_0 .net "input1", 16 0, v0x5555564a9c30_0;  alias, 1 drivers
v0x5555564a9440_0 .net "input2", 16 0, v0x5555564a9e40_0;  alias, 1 drivers
L_0x5555565cdcd0 .part v0x5555564a9c30_0, 0, 1;
L_0x5555565cddc0 .part v0x5555564a9e40_0, 0, 1;
L_0x5555565ce480 .part v0x5555564a9c30_0, 1, 1;
L_0x5555565ce5b0 .part v0x5555564a9e40_0, 1, 1;
L_0x5555565ce6e0 .part L_0x5555565d75d0, 0, 1;
L_0x5555565cecf0 .part v0x5555564a9c30_0, 2, 1;
L_0x5555565ceef0 .part v0x5555564a9e40_0, 2, 1;
L_0x5555565cf0b0 .part L_0x5555565d75d0, 1, 1;
L_0x5555565cf680 .part v0x5555564a9c30_0, 3, 1;
L_0x5555565cf7b0 .part v0x5555564a9e40_0, 3, 1;
L_0x5555565cf8e0 .part L_0x5555565d75d0, 2, 1;
L_0x5555565cfea0 .part v0x5555564a9c30_0, 4, 1;
L_0x5555565d0040 .part v0x5555564a9e40_0, 4, 1;
L_0x5555565d0170 .part L_0x5555565d75d0, 3, 1;
L_0x5555565d0750 .part v0x5555564a9c30_0, 5, 1;
L_0x5555565d0880 .part v0x5555564a9e40_0, 5, 1;
L_0x5555565d0a40 .part L_0x5555565d75d0, 4, 1;
L_0x5555565d1050 .part v0x5555564a9c30_0, 6, 1;
L_0x5555565d1220 .part v0x5555564a9e40_0, 6, 1;
L_0x5555565d12c0 .part L_0x5555565d75d0, 5, 1;
L_0x5555565d1180 .part v0x5555564a9c30_0, 7, 1;
L_0x5555565d18f0 .part v0x5555564a9e40_0, 7, 1;
L_0x5555565d1360 .part L_0x5555565d75d0, 6, 1;
L_0x5555565d2050 .part v0x5555564a9c30_0, 8, 1;
L_0x5555565d1a20 .part v0x5555564a9e40_0, 8, 1;
L_0x5555565d22e0 .part L_0x5555565d75d0, 7, 1;
L_0x5555565d2910 .part v0x5555564a9c30_0, 9, 1;
L_0x5555565d29b0 .part v0x5555564a9e40_0, 9, 1;
L_0x5555565d2410 .part L_0x5555565d75d0, 8, 1;
L_0x5555565d3150 .part v0x5555564a9c30_0, 10, 1;
L_0x5555565d2ae0 .part v0x5555564a9e40_0, 10, 1;
L_0x5555565d3410 .part L_0x5555565d75d0, 9, 1;
L_0x5555565d3a00 .part v0x5555564a9c30_0, 11, 1;
L_0x5555565d3b30 .part v0x5555564a9e40_0, 11, 1;
L_0x5555565d3d80 .part L_0x5555565d75d0, 10, 1;
L_0x5555565d4390 .part v0x5555564a9c30_0, 12, 1;
L_0x5555565d3c60 .part v0x5555564a9e40_0, 12, 1;
L_0x5555565d4680 .part L_0x5555565d75d0, 11, 1;
L_0x5555565d4c30 .part v0x5555564a9c30_0, 13, 1;
L_0x5555565d4d60 .part v0x5555564a9e40_0, 13, 1;
L_0x5555565d47b0 .part L_0x5555565d75d0, 12, 1;
L_0x5555565d54c0 .part v0x5555564a9c30_0, 14, 1;
L_0x5555565d4e90 .part v0x5555564a9e40_0, 14, 1;
L_0x5555565d5b70 .part L_0x5555565d75d0, 13, 1;
L_0x5555565d61a0 .part v0x5555564a9c30_0, 15, 1;
L_0x5555565d62d0 .part v0x5555564a9e40_0, 15, 1;
L_0x5555565d5ca0 .part L_0x5555565d75d0, 14, 1;
L_0x5555565d6a20 .part v0x5555564a9c30_0, 16, 1;
L_0x5555565d6400 .part v0x5555564a9e40_0, 16, 1;
L_0x5555565d6ce0 .part L_0x5555565d75d0, 15, 1;
LS_0x5555565d6b50_0_0 .concat8 [ 1 1 1 1], L_0x5555565cdb50, L_0x5555565cdf20, L_0x5555565ce880, L_0x5555565cf2a0;
LS_0x5555565d6b50_0_4 .concat8 [ 1 1 1 1], L_0x5555565cfa80, L_0x5555565d0330, L_0x5555565d0be0, L_0x5555565d1480;
LS_0x5555565d6b50_0_8 .concat8 [ 1 1 1 1], L_0x5555565d1be0, L_0x5555565d24f0, L_0x5555565d2cd0, L_0x5555565d32f0;
LS_0x5555565d6b50_0_12 .concat8 [ 1 1 1 1], L_0x5555565d3f20, L_0x5555565d44c0, L_0x5555565d5050, L_0x5555565d5870;
LS_0x5555565d6b50_0_16 .concat8 [ 1 0 0 0], L_0x5555565d65f0;
LS_0x5555565d6b50_1_0 .concat8 [ 4 4 4 4], LS_0x5555565d6b50_0_0, LS_0x5555565d6b50_0_4, LS_0x5555565d6b50_0_8, LS_0x5555565d6b50_0_12;
LS_0x5555565d6b50_1_4 .concat8 [ 1 0 0 0], LS_0x5555565d6b50_0_16;
L_0x5555565d6b50 .concat8 [ 16 1 0 0], LS_0x5555565d6b50_1_0, LS_0x5555565d6b50_1_4;
LS_0x5555565d75d0_0_0 .concat8 [ 1 1 1 1], L_0x5555565cdbc0, L_0x5555565ce370, L_0x5555565cebe0, L_0x5555565cf570;
LS_0x5555565d75d0_0_4 .concat8 [ 1 1 1 1], L_0x5555565cfd90, L_0x5555565d0640, L_0x5555565d0f40, L_0x5555565d17e0;
LS_0x5555565d75d0_0_8 .concat8 [ 1 1 1 1], L_0x5555565d1f40, L_0x5555565d2800, L_0x5555565d3040, L_0x5555565d38f0;
LS_0x5555565d75d0_0_12 .concat8 [ 1 1 1 1], L_0x5555565d4280, L_0x5555565d4b20, L_0x5555565d53b0, L_0x5555565d6090;
LS_0x5555565d75d0_0_16 .concat8 [ 1 0 0 0], L_0x5555565d6910;
LS_0x5555565d75d0_1_0 .concat8 [ 4 4 4 4], LS_0x5555565d75d0_0_0, LS_0x5555565d75d0_0_4, LS_0x5555565d75d0_0_8, LS_0x5555565d75d0_0_12;
LS_0x5555565d75d0_1_4 .concat8 [ 1 0 0 0], LS_0x5555565d75d0_0_16;
L_0x5555565d75d0 .concat8 [ 16 1 0 0], LS_0x5555565d75d0_1_0, LS_0x5555565d75d0_1_4;
L_0x5555565d7020 .part L_0x5555565d75d0, 16, 1;
S_0x5555564979e0 .scope generate, "generate_N_bit_Adder[0]" "generate_N_bit_Adder[0]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x555556497c00 .param/l "i" 0 16 14, +C4<00>;
S_0x555556497ce0 .scope generate, "genblk2" "genblk2" 16 16, 16 16 0, S_0x5555564979e0;
 .timescale -12 -12;
S_0x555556497ec0 .scope module, "f" "half_adder" 16 17, 16 25 0, S_0x555556497ce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x5555565cdb50 .functor XOR 1, L_0x5555565cdcd0, L_0x5555565cddc0, C4<0>, C4<0>;
L_0x5555565cdbc0 .functor AND 1, L_0x5555565cdcd0, L_0x5555565cddc0, C4<1>, C4<1>;
v0x555556498160_0 .net "c", 0 0, L_0x5555565cdbc0;  1 drivers
v0x555556498240_0 .net "s", 0 0, L_0x5555565cdb50;  1 drivers
v0x555556498300_0 .net "x", 0 0, L_0x5555565cdcd0;  1 drivers
v0x5555564983d0_0 .net "y", 0 0, L_0x5555565cddc0;  1 drivers
S_0x555556498540 .scope generate, "generate_N_bit_Adder[1]" "generate_N_bit_Adder[1]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x555556498760 .param/l "i" 0 16 14, +C4<01>;
S_0x555556498820 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x555556498540;
 .timescale -12 -12;
S_0x555556498a00 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556498820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565cdeb0 .functor XOR 1, L_0x5555565ce480, L_0x5555565ce5b0, C4<0>, C4<0>;
L_0x5555565cdf20 .functor XOR 1, L_0x5555565cdeb0, L_0x5555565ce6e0, C4<0>, C4<0>;
L_0x5555565cdfe0 .functor AND 1, L_0x5555565ce5b0, L_0x5555565ce6e0, C4<1>, C4<1>;
L_0x5555565ce0f0 .functor AND 1, L_0x5555565ce480, L_0x5555565ce5b0, C4<1>, C4<1>;
L_0x5555565ce1b0 .functor OR 1, L_0x5555565cdfe0, L_0x5555565ce0f0, C4<0>, C4<0>;
L_0x5555565ce2c0 .functor AND 1, L_0x5555565ce480, L_0x5555565ce6e0, C4<1>, C4<1>;
L_0x5555565ce370 .functor OR 1, L_0x5555565ce1b0, L_0x5555565ce2c0, C4<0>, C4<0>;
v0x555556498c80_0 .net *"_ivl_0", 0 0, L_0x5555565cdeb0;  1 drivers
v0x555556498d80_0 .net *"_ivl_10", 0 0, L_0x5555565ce2c0;  1 drivers
v0x555556498e60_0 .net *"_ivl_4", 0 0, L_0x5555565cdfe0;  1 drivers
v0x555556498f50_0 .net *"_ivl_6", 0 0, L_0x5555565ce0f0;  1 drivers
v0x555556499030_0 .net *"_ivl_8", 0 0, L_0x5555565ce1b0;  1 drivers
v0x555556499160_0 .net "c_in", 0 0, L_0x5555565ce6e0;  1 drivers
v0x555556499220_0 .net "c_out", 0 0, L_0x5555565ce370;  1 drivers
v0x5555564992e0_0 .net "s", 0 0, L_0x5555565cdf20;  1 drivers
v0x5555564993a0_0 .net "x", 0 0, L_0x5555565ce480;  1 drivers
v0x555556499460_0 .net "y", 0 0, L_0x5555565ce5b0;  1 drivers
S_0x5555564995c0 .scope generate, "generate_N_bit_Adder[2]" "generate_N_bit_Adder[2]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x555556499770 .param/l "i" 0 16 14, +C4<010>;
S_0x555556499830 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564995c0;
 .timescale -12 -12;
S_0x555556499a10 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x555556499830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565ce810 .functor XOR 1, L_0x5555565cecf0, L_0x5555565ceef0, C4<0>, C4<0>;
L_0x5555565ce880 .functor XOR 1, L_0x5555565ce810, L_0x5555565cf0b0, C4<0>, C4<0>;
L_0x5555565ce8f0 .functor AND 1, L_0x5555565ceef0, L_0x5555565cf0b0, C4<1>, C4<1>;
L_0x5555565ce960 .functor AND 1, L_0x5555565cecf0, L_0x5555565ceef0, C4<1>, C4<1>;
L_0x5555565cea20 .functor OR 1, L_0x5555565ce8f0, L_0x5555565ce960, C4<0>, C4<0>;
L_0x5555565ceb30 .functor AND 1, L_0x5555565cecf0, L_0x5555565cf0b0, C4<1>, C4<1>;
L_0x5555565cebe0 .functor OR 1, L_0x5555565cea20, L_0x5555565ceb30, C4<0>, C4<0>;
v0x555556499cc0_0 .net *"_ivl_0", 0 0, L_0x5555565ce810;  1 drivers
v0x555556499dc0_0 .net *"_ivl_10", 0 0, L_0x5555565ceb30;  1 drivers
v0x555556499ea0_0 .net *"_ivl_4", 0 0, L_0x5555565ce8f0;  1 drivers
v0x555556499f90_0 .net *"_ivl_6", 0 0, L_0x5555565ce960;  1 drivers
v0x55555649a070_0 .net *"_ivl_8", 0 0, L_0x5555565cea20;  1 drivers
v0x55555649a1a0_0 .net "c_in", 0 0, L_0x5555565cf0b0;  1 drivers
v0x55555649a260_0 .net "c_out", 0 0, L_0x5555565cebe0;  1 drivers
v0x55555649a320_0 .net "s", 0 0, L_0x5555565ce880;  1 drivers
v0x55555649a3e0_0 .net "x", 0 0, L_0x5555565cecf0;  1 drivers
v0x55555649a530_0 .net "y", 0 0, L_0x5555565ceef0;  1 drivers
S_0x55555649a690 .scope generate, "generate_N_bit_Adder[3]" "generate_N_bit_Adder[3]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x55555649a840 .param/l "i" 0 16 14, +C4<011>;
S_0x55555649a920 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555649a690;
 .timescale -12 -12;
S_0x55555649ab00 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555649a920;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565cf230 .functor XOR 1, L_0x5555565cf680, L_0x5555565cf7b0, C4<0>, C4<0>;
L_0x5555565cf2a0 .functor XOR 1, L_0x5555565cf230, L_0x5555565cf8e0, C4<0>, C4<0>;
L_0x5555565cf310 .functor AND 1, L_0x5555565cf7b0, L_0x5555565cf8e0, C4<1>, C4<1>;
L_0x5555565cf380 .functor AND 1, L_0x5555565cf680, L_0x5555565cf7b0, C4<1>, C4<1>;
L_0x5555565cf3f0 .functor OR 1, L_0x5555565cf310, L_0x5555565cf380, C4<0>, C4<0>;
L_0x5555565cf500 .functor AND 1, L_0x5555565cf680, L_0x5555565cf8e0, C4<1>, C4<1>;
L_0x5555565cf570 .functor OR 1, L_0x5555565cf3f0, L_0x5555565cf500, C4<0>, C4<0>;
v0x55555649ad80_0 .net *"_ivl_0", 0 0, L_0x5555565cf230;  1 drivers
v0x55555649ae80_0 .net *"_ivl_10", 0 0, L_0x5555565cf500;  1 drivers
v0x55555649af60_0 .net *"_ivl_4", 0 0, L_0x5555565cf310;  1 drivers
v0x55555649b050_0 .net *"_ivl_6", 0 0, L_0x5555565cf380;  1 drivers
v0x55555649b130_0 .net *"_ivl_8", 0 0, L_0x5555565cf3f0;  1 drivers
v0x55555649b260_0 .net "c_in", 0 0, L_0x5555565cf8e0;  1 drivers
v0x55555649b320_0 .net "c_out", 0 0, L_0x5555565cf570;  1 drivers
v0x55555649b3e0_0 .net "s", 0 0, L_0x5555565cf2a0;  1 drivers
v0x55555649b4a0_0 .net "x", 0 0, L_0x5555565cf680;  1 drivers
v0x55555649b5f0_0 .net "y", 0 0, L_0x5555565cf7b0;  1 drivers
S_0x55555649b750 .scope generate, "generate_N_bit_Adder[4]" "generate_N_bit_Adder[4]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x55555649b950 .param/l "i" 0 16 14, +C4<0100>;
S_0x55555649ba30 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555649b750;
 .timescale -12 -12;
S_0x55555649bc10 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555649ba30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565cfa10 .functor XOR 1, L_0x5555565cfea0, L_0x5555565d0040, C4<0>, C4<0>;
L_0x5555565cfa80 .functor XOR 1, L_0x5555565cfa10, L_0x5555565d0170, C4<0>, C4<0>;
L_0x5555565cfaf0 .functor AND 1, L_0x5555565d0040, L_0x5555565d0170, C4<1>, C4<1>;
L_0x5555565cfb60 .functor AND 1, L_0x5555565cfea0, L_0x5555565d0040, C4<1>, C4<1>;
L_0x5555565cfbd0 .functor OR 1, L_0x5555565cfaf0, L_0x5555565cfb60, C4<0>, C4<0>;
L_0x5555565cfce0 .functor AND 1, L_0x5555565cfea0, L_0x5555565d0170, C4<1>, C4<1>;
L_0x5555565cfd90 .functor OR 1, L_0x5555565cfbd0, L_0x5555565cfce0, C4<0>, C4<0>;
v0x55555649be90_0 .net *"_ivl_0", 0 0, L_0x5555565cfa10;  1 drivers
v0x55555649bf90_0 .net *"_ivl_10", 0 0, L_0x5555565cfce0;  1 drivers
v0x55555649c070_0 .net *"_ivl_4", 0 0, L_0x5555565cfaf0;  1 drivers
v0x55555649c130_0 .net *"_ivl_6", 0 0, L_0x5555565cfb60;  1 drivers
v0x55555649c210_0 .net *"_ivl_8", 0 0, L_0x5555565cfbd0;  1 drivers
v0x55555649c340_0 .net "c_in", 0 0, L_0x5555565d0170;  1 drivers
v0x55555649c400_0 .net "c_out", 0 0, L_0x5555565cfd90;  1 drivers
v0x55555649c4c0_0 .net "s", 0 0, L_0x5555565cfa80;  1 drivers
v0x55555649c580_0 .net "x", 0 0, L_0x5555565cfea0;  1 drivers
v0x55555649c6d0_0 .net "y", 0 0, L_0x5555565d0040;  1 drivers
S_0x55555649c830 .scope generate, "generate_N_bit_Adder[5]" "generate_N_bit_Adder[5]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x55555649c9e0 .param/l "i" 0 16 14, +C4<0101>;
S_0x55555649cac0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555649c830;
 .timescale -12 -12;
S_0x55555649cca0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555649cac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565cffd0 .functor XOR 1, L_0x5555565d0750, L_0x5555565d0880, C4<0>, C4<0>;
L_0x5555565d0330 .functor XOR 1, L_0x5555565cffd0, L_0x5555565d0a40, C4<0>, C4<0>;
L_0x5555565d03a0 .functor AND 1, L_0x5555565d0880, L_0x5555565d0a40, C4<1>, C4<1>;
L_0x5555565d0410 .functor AND 1, L_0x5555565d0750, L_0x5555565d0880, C4<1>, C4<1>;
L_0x5555565d0480 .functor OR 1, L_0x5555565d03a0, L_0x5555565d0410, C4<0>, C4<0>;
L_0x5555565d0590 .functor AND 1, L_0x5555565d0750, L_0x5555565d0a40, C4<1>, C4<1>;
L_0x5555565d0640 .functor OR 1, L_0x5555565d0480, L_0x5555565d0590, C4<0>, C4<0>;
v0x55555649cf20_0 .net *"_ivl_0", 0 0, L_0x5555565cffd0;  1 drivers
v0x55555649d020_0 .net *"_ivl_10", 0 0, L_0x5555565d0590;  1 drivers
v0x55555649d100_0 .net *"_ivl_4", 0 0, L_0x5555565d03a0;  1 drivers
v0x55555649d1f0_0 .net *"_ivl_6", 0 0, L_0x5555565d0410;  1 drivers
v0x55555649d2d0_0 .net *"_ivl_8", 0 0, L_0x5555565d0480;  1 drivers
v0x55555649d400_0 .net "c_in", 0 0, L_0x5555565d0a40;  1 drivers
v0x55555649d4c0_0 .net "c_out", 0 0, L_0x5555565d0640;  1 drivers
v0x55555649d580_0 .net "s", 0 0, L_0x5555565d0330;  1 drivers
v0x55555649d640_0 .net "x", 0 0, L_0x5555565d0750;  1 drivers
v0x55555649d790_0 .net "y", 0 0, L_0x5555565d0880;  1 drivers
S_0x55555649d8f0 .scope generate, "generate_N_bit_Adder[6]" "generate_N_bit_Adder[6]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x55555649daa0 .param/l "i" 0 16 14, +C4<0110>;
S_0x55555649db80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555649d8f0;
 .timescale -12 -12;
S_0x55555649dd60 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555649db80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d0b70 .functor XOR 1, L_0x5555565d1050, L_0x5555565d1220, C4<0>, C4<0>;
L_0x5555565d0be0 .functor XOR 1, L_0x5555565d0b70, L_0x5555565d12c0, C4<0>, C4<0>;
L_0x5555565d0c50 .functor AND 1, L_0x5555565d1220, L_0x5555565d12c0, C4<1>, C4<1>;
L_0x5555565d0cc0 .functor AND 1, L_0x5555565d1050, L_0x5555565d1220, C4<1>, C4<1>;
L_0x5555565d0d80 .functor OR 1, L_0x5555565d0c50, L_0x5555565d0cc0, C4<0>, C4<0>;
L_0x5555565d0e90 .functor AND 1, L_0x5555565d1050, L_0x5555565d12c0, C4<1>, C4<1>;
L_0x5555565d0f40 .functor OR 1, L_0x5555565d0d80, L_0x5555565d0e90, C4<0>, C4<0>;
v0x55555649dfe0_0 .net *"_ivl_0", 0 0, L_0x5555565d0b70;  1 drivers
v0x55555649e0e0_0 .net *"_ivl_10", 0 0, L_0x5555565d0e90;  1 drivers
v0x55555649e1c0_0 .net *"_ivl_4", 0 0, L_0x5555565d0c50;  1 drivers
v0x55555649e2b0_0 .net *"_ivl_6", 0 0, L_0x5555565d0cc0;  1 drivers
v0x55555649e390_0 .net *"_ivl_8", 0 0, L_0x5555565d0d80;  1 drivers
v0x55555649e4c0_0 .net "c_in", 0 0, L_0x5555565d12c0;  1 drivers
v0x55555649e580_0 .net "c_out", 0 0, L_0x5555565d0f40;  1 drivers
v0x55555649e640_0 .net "s", 0 0, L_0x5555565d0be0;  1 drivers
v0x55555649e700_0 .net "x", 0 0, L_0x5555565d1050;  1 drivers
v0x55555649e850_0 .net "y", 0 0, L_0x5555565d1220;  1 drivers
S_0x55555649e9b0 .scope generate, "generate_N_bit_Adder[7]" "generate_N_bit_Adder[7]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x55555649eb60 .param/l "i" 0 16 14, +C4<0111>;
S_0x55555649ec40 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555649e9b0;
 .timescale -12 -12;
S_0x55555649ee20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555649ec40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d1410 .functor XOR 1, L_0x5555565d1180, L_0x5555565d18f0, C4<0>, C4<0>;
L_0x5555565d1480 .functor XOR 1, L_0x5555565d1410, L_0x5555565d1360, C4<0>, C4<0>;
L_0x5555565d14f0 .functor AND 1, L_0x5555565d18f0, L_0x5555565d1360, C4<1>, C4<1>;
L_0x5555565d1560 .functor AND 1, L_0x5555565d1180, L_0x5555565d18f0, C4<1>, C4<1>;
L_0x5555565d1620 .functor OR 1, L_0x5555565d14f0, L_0x5555565d1560, C4<0>, C4<0>;
L_0x5555565d1730 .functor AND 1, L_0x5555565d1180, L_0x5555565d1360, C4<1>, C4<1>;
L_0x5555565d17e0 .functor OR 1, L_0x5555565d1620, L_0x5555565d1730, C4<0>, C4<0>;
v0x55555649f0a0_0 .net *"_ivl_0", 0 0, L_0x5555565d1410;  1 drivers
v0x55555649f1a0_0 .net *"_ivl_10", 0 0, L_0x5555565d1730;  1 drivers
v0x55555649f280_0 .net *"_ivl_4", 0 0, L_0x5555565d14f0;  1 drivers
v0x55555649f370_0 .net *"_ivl_6", 0 0, L_0x5555565d1560;  1 drivers
v0x55555649f450_0 .net *"_ivl_8", 0 0, L_0x5555565d1620;  1 drivers
v0x55555649f580_0 .net "c_in", 0 0, L_0x5555565d1360;  1 drivers
v0x55555649f640_0 .net "c_out", 0 0, L_0x5555565d17e0;  1 drivers
v0x55555649f700_0 .net "s", 0 0, L_0x5555565d1480;  1 drivers
v0x55555649f7c0_0 .net "x", 0 0, L_0x5555565d1180;  1 drivers
v0x55555649f910_0 .net "y", 0 0, L_0x5555565d18f0;  1 drivers
S_0x55555649fa70 .scope generate, "generate_N_bit_Adder[8]" "generate_N_bit_Adder[8]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x55555649b900 .param/l "i" 0 16 14, +C4<01000>;
S_0x55555649fd40 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x55555649fa70;
 .timescale -12 -12;
S_0x55555649ff20 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x55555649fd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d1b70 .functor XOR 1, L_0x5555565d2050, L_0x5555565d1a20, C4<0>, C4<0>;
L_0x5555565d1be0 .functor XOR 1, L_0x5555565d1b70, L_0x5555565d22e0, C4<0>, C4<0>;
L_0x5555565d1c50 .functor AND 1, L_0x5555565d1a20, L_0x5555565d22e0, C4<1>, C4<1>;
L_0x5555565d1cc0 .functor AND 1, L_0x5555565d2050, L_0x5555565d1a20, C4<1>, C4<1>;
L_0x5555565d1d80 .functor OR 1, L_0x5555565d1c50, L_0x5555565d1cc0, C4<0>, C4<0>;
L_0x5555565d1e90 .functor AND 1, L_0x5555565d2050, L_0x5555565d22e0, C4<1>, C4<1>;
L_0x5555565d1f40 .functor OR 1, L_0x5555565d1d80, L_0x5555565d1e90, C4<0>, C4<0>;
v0x5555564a01a0_0 .net *"_ivl_0", 0 0, L_0x5555565d1b70;  1 drivers
v0x5555564a02a0_0 .net *"_ivl_10", 0 0, L_0x5555565d1e90;  1 drivers
v0x5555564a0380_0 .net *"_ivl_4", 0 0, L_0x5555565d1c50;  1 drivers
v0x5555564a0470_0 .net *"_ivl_6", 0 0, L_0x5555565d1cc0;  1 drivers
v0x5555564a0550_0 .net *"_ivl_8", 0 0, L_0x5555565d1d80;  1 drivers
v0x5555564a0680_0 .net "c_in", 0 0, L_0x5555565d22e0;  1 drivers
v0x5555564a0740_0 .net "c_out", 0 0, L_0x5555565d1f40;  1 drivers
v0x5555564a0800_0 .net "s", 0 0, L_0x5555565d1be0;  1 drivers
v0x5555564a08c0_0 .net "x", 0 0, L_0x5555565d2050;  1 drivers
v0x5555564a0a10_0 .net "y", 0 0, L_0x5555565d1a20;  1 drivers
S_0x5555564a0b70 .scope generate, "generate_N_bit_Adder[9]" "generate_N_bit_Adder[9]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x5555564a0d20 .param/l "i" 0 16 14, +C4<01001>;
S_0x5555564a0e00 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564a0b70;
 .timescale -12 -12;
S_0x5555564a0fe0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564a0e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d2180 .functor XOR 1, L_0x5555565d2910, L_0x5555565d29b0, C4<0>, C4<0>;
L_0x5555565d24f0 .functor XOR 1, L_0x5555565d2180, L_0x5555565d2410, C4<0>, C4<0>;
L_0x5555565d2560 .functor AND 1, L_0x5555565d29b0, L_0x5555565d2410, C4<1>, C4<1>;
L_0x5555565d25d0 .functor AND 1, L_0x5555565d2910, L_0x5555565d29b0, C4<1>, C4<1>;
L_0x5555565d2640 .functor OR 1, L_0x5555565d2560, L_0x5555565d25d0, C4<0>, C4<0>;
L_0x5555565d2750 .functor AND 1, L_0x5555565d2910, L_0x5555565d2410, C4<1>, C4<1>;
L_0x5555565d2800 .functor OR 1, L_0x5555565d2640, L_0x5555565d2750, C4<0>, C4<0>;
v0x5555564a1260_0 .net *"_ivl_0", 0 0, L_0x5555565d2180;  1 drivers
v0x5555564a1360_0 .net *"_ivl_10", 0 0, L_0x5555565d2750;  1 drivers
v0x5555564a1440_0 .net *"_ivl_4", 0 0, L_0x5555565d2560;  1 drivers
v0x5555564a1530_0 .net *"_ivl_6", 0 0, L_0x5555565d25d0;  1 drivers
v0x5555564a1610_0 .net *"_ivl_8", 0 0, L_0x5555565d2640;  1 drivers
v0x5555564a1740_0 .net "c_in", 0 0, L_0x5555565d2410;  1 drivers
v0x5555564a1800_0 .net "c_out", 0 0, L_0x5555565d2800;  1 drivers
v0x5555564a18c0_0 .net "s", 0 0, L_0x5555565d24f0;  1 drivers
v0x5555564a1980_0 .net "x", 0 0, L_0x5555565d2910;  1 drivers
v0x5555564a1ad0_0 .net "y", 0 0, L_0x5555565d29b0;  1 drivers
S_0x5555564a1c30 .scope generate, "generate_N_bit_Adder[10]" "generate_N_bit_Adder[10]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x5555564a1de0 .param/l "i" 0 16 14, +C4<01010>;
S_0x5555564a1ec0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564a1c30;
 .timescale -12 -12;
S_0x5555564a20a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564a1ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d2c60 .functor XOR 1, L_0x5555565d3150, L_0x5555565d2ae0, C4<0>, C4<0>;
L_0x5555565d2cd0 .functor XOR 1, L_0x5555565d2c60, L_0x5555565d3410, C4<0>, C4<0>;
L_0x5555565d2d40 .functor AND 1, L_0x5555565d2ae0, L_0x5555565d3410, C4<1>, C4<1>;
L_0x5555565d2e00 .functor AND 1, L_0x5555565d3150, L_0x5555565d2ae0, C4<1>, C4<1>;
L_0x5555565d2ec0 .functor OR 1, L_0x5555565d2d40, L_0x5555565d2e00, C4<0>, C4<0>;
L_0x5555565d2fd0 .functor AND 1, L_0x5555565d3150, L_0x5555565d3410, C4<1>, C4<1>;
L_0x5555565d3040 .functor OR 1, L_0x5555565d2ec0, L_0x5555565d2fd0, C4<0>, C4<0>;
v0x5555564a2320_0 .net *"_ivl_0", 0 0, L_0x5555565d2c60;  1 drivers
v0x5555564a2420_0 .net *"_ivl_10", 0 0, L_0x5555565d2fd0;  1 drivers
v0x5555564a2500_0 .net *"_ivl_4", 0 0, L_0x5555565d2d40;  1 drivers
v0x5555564a25f0_0 .net *"_ivl_6", 0 0, L_0x5555565d2e00;  1 drivers
v0x5555564a26d0_0 .net *"_ivl_8", 0 0, L_0x5555565d2ec0;  1 drivers
v0x5555564a2800_0 .net "c_in", 0 0, L_0x5555565d3410;  1 drivers
v0x5555564a28c0_0 .net "c_out", 0 0, L_0x5555565d3040;  1 drivers
v0x5555564a2980_0 .net "s", 0 0, L_0x5555565d2cd0;  1 drivers
v0x5555564a2a40_0 .net "x", 0 0, L_0x5555565d3150;  1 drivers
v0x5555564a2b90_0 .net "y", 0 0, L_0x5555565d2ae0;  1 drivers
S_0x5555564a2cf0 .scope generate, "generate_N_bit_Adder[11]" "generate_N_bit_Adder[11]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x5555564a2ea0 .param/l "i" 0 16 14, +C4<01011>;
S_0x5555564a2f80 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564a2cf0;
 .timescale -12 -12;
S_0x5555564a3160 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564a2f80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d3280 .functor XOR 1, L_0x5555565d3a00, L_0x5555565d3b30, C4<0>, C4<0>;
L_0x5555565d32f0 .functor XOR 1, L_0x5555565d3280, L_0x5555565d3d80, C4<0>, C4<0>;
L_0x5555565d3650 .functor AND 1, L_0x5555565d3b30, L_0x5555565d3d80, C4<1>, C4<1>;
L_0x5555565d36c0 .functor AND 1, L_0x5555565d3a00, L_0x5555565d3b30, C4<1>, C4<1>;
L_0x5555565d3730 .functor OR 1, L_0x5555565d3650, L_0x5555565d36c0, C4<0>, C4<0>;
L_0x5555565d3840 .functor AND 1, L_0x5555565d3a00, L_0x5555565d3d80, C4<1>, C4<1>;
L_0x5555565d38f0 .functor OR 1, L_0x5555565d3730, L_0x5555565d3840, C4<0>, C4<0>;
v0x5555564a33e0_0 .net *"_ivl_0", 0 0, L_0x5555565d3280;  1 drivers
v0x5555564a34e0_0 .net *"_ivl_10", 0 0, L_0x5555565d3840;  1 drivers
v0x5555564a35c0_0 .net *"_ivl_4", 0 0, L_0x5555565d3650;  1 drivers
v0x5555564a36b0_0 .net *"_ivl_6", 0 0, L_0x5555565d36c0;  1 drivers
v0x5555564a3790_0 .net *"_ivl_8", 0 0, L_0x5555565d3730;  1 drivers
v0x5555564a38c0_0 .net "c_in", 0 0, L_0x5555565d3d80;  1 drivers
v0x5555564a3980_0 .net "c_out", 0 0, L_0x5555565d38f0;  1 drivers
v0x5555564a3a40_0 .net "s", 0 0, L_0x5555565d32f0;  1 drivers
v0x5555564a3b00_0 .net "x", 0 0, L_0x5555565d3a00;  1 drivers
v0x5555564a3c50_0 .net "y", 0 0, L_0x5555565d3b30;  1 drivers
S_0x5555564a3db0 .scope generate, "generate_N_bit_Adder[12]" "generate_N_bit_Adder[12]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x5555564a3f60 .param/l "i" 0 16 14, +C4<01100>;
S_0x5555564a4040 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564a3db0;
 .timescale -12 -12;
S_0x5555564a4220 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564a4040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d3eb0 .functor XOR 1, L_0x5555565d4390, L_0x5555565d3c60, C4<0>, C4<0>;
L_0x5555565d3f20 .functor XOR 1, L_0x5555565d3eb0, L_0x5555565d4680, C4<0>, C4<0>;
L_0x5555565d3f90 .functor AND 1, L_0x5555565d3c60, L_0x5555565d4680, C4<1>, C4<1>;
L_0x5555565d4000 .functor AND 1, L_0x5555565d4390, L_0x5555565d3c60, C4<1>, C4<1>;
L_0x5555565d40c0 .functor OR 1, L_0x5555565d3f90, L_0x5555565d4000, C4<0>, C4<0>;
L_0x5555565d41d0 .functor AND 1, L_0x5555565d4390, L_0x5555565d4680, C4<1>, C4<1>;
L_0x5555565d4280 .functor OR 1, L_0x5555565d40c0, L_0x5555565d41d0, C4<0>, C4<0>;
v0x5555564a44a0_0 .net *"_ivl_0", 0 0, L_0x5555565d3eb0;  1 drivers
v0x5555564a45a0_0 .net *"_ivl_10", 0 0, L_0x5555565d41d0;  1 drivers
v0x5555564a4680_0 .net *"_ivl_4", 0 0, L_0x5555565d3f90;  1 drivers
v0x5555564a4770_0 .net *"_ivl_6", 0 0, L_0x5555565d4000;  1 drivers
v0x5555564a4850_0 .net *"_ivl_8", 0 0, L_0x5555565d40c0;  1 drivers
v0x5555564a4980_0 .net "c_in", 0 0, L_0x5555565d4680;  1 drivers
v0x5555564a4a40_0 .net "c_out", 0 0, L_0x5555565d4280;  1 drivers
v0x5555564a4b00_0 .net "s", 0 0, L_0x5555565d3f20;  1 drivers
v0x5555564a4bc0_0 .net "x", 0 0, L_0x5555565d4390;  1 drivers
v0x5555564a4d10_0 .net "y", 0 0, L_0x5555565d3c60;  1 drivers
S_0x5555564a4e70 .scope generate, "generate_N_bit_Adder[13]" "generate_N_bit_Adder[13]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x5555564a5020 .param/l "i" 0 16 14, +C4<01101>;
S_0x5555564a5100 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564a4e70;
 .timescale -12 -12;
S_0x5555564a52e0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564a5100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d3d00 .functor XOR 1, L_0x5555565d4c30, L_0x5555565d4d60, C4<0>, C4<0>;
L_0x5555565d44c0 .functor XOR 1, L_0x5555565d3d00, L_0x5555565d47b0, C4<0>, C4<0>;
L_0x5555565d4530 .functor AND 1, L_0x5555565d4d60, L_0x5555565d47b0, C4<1>, C4<1>;
L_0x5555565d48f0 .functor AND 1, L_0x5555565d4c30, L_0x5555565d4d60, C4<1>, C4<1>;
L_0x5555565d4960 .functor OR 1, L_0x5555565d4530, L_0x5555565d48f0, C4<0>, C4<0>;
L_0x5555565d4a70 .functor AND 1, L_0x5555565d4c30, L_0x5555565d47b0, C4<1>, C4<1>;
L_0x5555565d4b20 .functor OR 1, L_0x5555565d4960, L_0x5555565d4a70, C4<0>, C4<0>;
v0x5555564a5560_0 .net *"_ivl_0", 0 0, L_0x5555565d3d00;  1 drivers
v0x5555564a5660_0 .net *"_ivl_10", 0 0, L_0x5555565d4a70;  1 drivers
v0x5555564a5740_0 .net *"_ivl_4", 0 0, L_0x5555565d4530;  1 drivers
v0x5555564a5830_0 .net *"_ivl_6", 0 0, L_0x5555565d48f0;  1 drivers
v0x5555564a5910_0 .net *"_ivl_8", 0 0, L_0x5555565d4960;  1 drivers
v0x5555564a5a40_0 .net "c_in", 0 0, L_0x5555565d47b0;  1 drivers
v0x5555564a5b00_0 .net "c_out", 0 0, L_0x5555565d4b20;  1 drivers
v0x5555564a5bc0_0 .net "s", 0 0, L_0x5555565d44c0;  1 drivers
v0x5555564a5c80_0 .net "x", 0 0, L_0x5555565d4c30;  1 drivers
v0x5555564a5dd0_0 .net "y", 0 0, L_0x5555565d4d60;  1 drivers
S_0x5555564a5f30 .scope generate, "generate_N_bit_Adder[14]" "generate_N_bit_Adder[14]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x5555564a60e0 .param/l "i" 0 16 14, +C4<01110>;
S_0x5555564a61c0 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564a5f30;
 .timescale -12 -12;
S_0x5555564a63a0 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564a61c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d4fe0 .functor XOR 1, L_0x5555565d54c0, L_0x5555565d4e90, C4<0>, C4<0>;
L_0x5555565d5050 .functor XOR 1, L_0x5555565d4fe0, L_0x5555565d5b70, C4<0>, C4<0>;
L_0x5555565d50c0 .functor AND 1, L_0x5555565d4e90, L_0x5555565d5b70, C4<1>, C4<1>;
L_0x5555565d5130 .functor AND 1, L_0x5555565d54c0, L_0x5555565d4e90, C4<1>, C4<1>;
L_0x5555565d51f0 .functor OR 1, L_0x5555565d50c0, L_0x5555565d5130, C4<0>, C4<0>;
L_0x5555565d5300 .functor AND 1, L_0x5555565d54c0, L_0x5555565d5b70, C4<1>, C4<1>;
L_0x5555565d53b0 .functor OR 1, L_0x5555565d51f0, L_0x5555565d5300, C4<0>, C4<0>;
v0x5555564a6620_0 .net *"_ivl_0", 0 0, L_0x5555565d4fe0;  1 drivers
v0x5555564a6720_0 .net *"_ivl_10", 0 0, L_0x5555565d5300;  1 drivers
v0x5555564a6800_0 .net *"_ivl_4", 0 0, L_0x5555565d50c0;  1 drivers
v0x5555564a68f0_0 .net *"_ivl_6", 0 0, L_0x5555565d5130;  1 drivers
v0x5555564a69d0_0 .net *"_ivl_8", 0 0, L_0x5555565d51f0;  1 drivers
v0x5555564a6b00_0 .net "c_in", 0 0, L_0x5555565d5b70;  1 drivers
v0x5555564a6bc0_0 .net "c_out", 0 0, L_0x5555565d53b0;  1 drivers
v0x5555564a6c80_0 .net "s", 0 0, L_0x5555565d5050;  1 drivers
v0x5555564a6d40_0 .net "x", 0 0, L_0x5555565d54c0;  1 drivers
v0x5555564a6e90_0 .net "y", 0 0, L_0x5555565d4e90;  1 drivers
S_0x5555564a6ff0 .scope generate, "generate_N_bit_Adder[15]" "generate_N_bit_Adder[15]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x5555564a71a0 .param/l "i" 0 16 14, +C4<01111>;
S_0x5555564a7280 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564a6ff0;
 .timescale -12 -12;
S_0x5555564a7460 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564a7280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d5800 .functor XOR 1, L_0x5555565d61a0, L_0x5555565d62d0, C4<0>, C4<0>;
L_0x5555565d5870 .functor XOR 1, L_0x5555565d5800, L_0x5555565d5ca0, C4<0>, C4<0>;
L_0x5555565d58e0 .functor AND 1, L_0x5555565d62d0, L_0x5555565d5ca0, C4<1>, C4<1>;
L_0x5555565d5e10 .functor AND 1, L_0x5555565d61a0, L_0x5555565d62d0, C4<1>, C4<1>;
L_0x5555565d5ed0 .functor OR 1, L_0x5555565d58e0, L_0x5555565d5e10, C4<0>, C4<0>;
L_0x5555565d5fe0 .functor AND 1, L_0x5555565d61a0, L_0x5555565d5ca0, C4<1>, C4<1>;
L_0x5555565d6090 .functor OR 1, L_0x5555565d5ed0, L_0x5555565d5fe0, C4<0>, C4<0>;
v0x5555564a76e0_0 .net *"_ivl_0", 0 0, L_0x5555565d5800;  1 drivers
v0x5555564a77e0_0 .net *"_ivl_10", 0 0, L_0x5555565d5fe0;  1 drivers
v0x5555564a78c0_0 .net *"_ivl_4", 0 0, L_0x5555565d58e0;  1 drivers
v0x5555564a79b0_0 .net *"_ivl_6", 0 0, L_0x5555565d5e10;  1 drivers
v0x5555564a7a90_0 .net *"_ivl_8", 0 0, L_0x5555565d5ed0;  1 drivers
v0x5555564a7bc0_0 .net "c_in", 0 0, L_0x5555565d5ca0;  1 drivers
v0x5555564a7c80_0 .net "c_out", 0 0, L_0x5555565d6090;  1 drivers
v0x5555564a7d40_0 .net "s", 0 0, L_0x5555565d5870;  1 drivers
v0x5555564a7e00_0 .net "x", 0 0, L_0x5555565d61a0;  1 drivers
v0x5555564a7f50_0 .net "y", 0 0, L_0x5555565d62d0;  1 drivers
S_0x5555564a80b0 .scope generate, "generate_N_bit_Adder[16]" "generate_N_bit_Adder[16]" 16 14, 16 14 0, S_0x555556497670;
 .timescale -12 -12;
P_0x5555564a8260 .param/l "i" 0 16 14, +C4<010000>;
S_0x5555564a8340 .scope generate, "genblk3" "genblk3" 16 16, 16 16 0, S_0x5555564a80b0;
 .timescale -12 -12;
S_0x5555564a8520 .scope module, "f" "full_adder" 16 19, 16 32 0, S_0x5555564a8340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x5555565d6580 .functor XOR 1, L_0x5555565d6a20, L_0x5555565d6400, C4<0>, C4<0>;
L_0x5555565d65f0 .functor XOR 1, L_0x5555565d6580, L_0x5555565d6ce0, C4<0>, C4<0>;
L_0x5555565d6660 .functor AND 1, L_0x5555565d6400, L_0x5555565d6ce0, C4<1>, C4<1>;
L_0x5555565d66d0 .functor AND 1, L_0x5555565d6a20, L_0x5555565d6400, C4<1>, C4<1>;
L_0x5555565d6790 .functor OR 1, L_0x5555565d6660, L_0x5555565d66d0, C4<0>, C4<0>;
L_0x5555565d68a0 .functor AND 1, L_0x5555565d6a20, L_0x5555565d6ce0, C4<1>, C4<1>;
L_0x5555565d6910 .functor OR 1, L_0x5555565d6790, L_0x5555565d68a0, C4<0>, C4<0>;
v0x5555564a87a0_0 .net *"_ivl_0", 0 0, L_0x5555565d6580;  1 drivers
v0x5555564a88a0_0 .net *"_ivl_10", 0 0, L_0x5555565d68a0;  1 drivers
v0x5555564a8980_0 .net *"_ivl_4", 0 0, L_0x5555565d6660;  1 drivers
v0x5555564a8a70_0 .net *"_ivl_6", 0 0, L_0x5555565d66d0;  1 drivers
v0x5555564a8b50_0 .net *"_ivl_8", 0 0, L_0x5555565d6790;  1 drivers
v0x5555564a8c80_0 .net "c_in", 0 0, L_0x5555565d6ce0;  1 drivers
v0x5555564a8d40_0 .net "c_out", 0 0, L_0x5555565d6910;  1 drivers
v0x5555564a8e00_0 .net "s", 0 0, L_0x5555565d65f0;  1 drivers
v0x5555564a8ec0_0 .net "x", 0 0, L_0x5555565d6a20;  1 drivers
v0x5555564a8f80_0 .net "y", 0 0, L_0x5555565d6400;  1 drivers
S_0x5555564afee0 .scope module, "sinus" "sinus_8" 6 29, 5 18 0, S_0x5555562b22a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 3 "addr";
v0x5555564b0150_0 .net "addr", 2 0, v0x5555564b8630_0;  alias, 1 drivers
v0x5555564b0230 .array "data", 0 7, 15 0;
v0x5555564b0420_0 .var "out", 15 0;
v0x5555564b0230_0 .array/port v0x5555564b0230, 0;
v0x5555564b0230_1 .array/port v0x5555564b0230, 1;
v0x5555564b0230_2 .array/port v0x5555564b0230, 2;
E_0x555556451040/0 .event anyedge, v0x5555564af070_0, v0x5555564b0230_0, v0x5555564b0230_1, v0x5555564b0230_2;
v0x5555564b0230_3 .array/port v0x5555564b0230, 3;
v0x5555564b0230_4 .array/port v0x5555564b0230, 4;
v0x5555564b0230_5 .array/port v0x5555564b0230, 5;
v0x5555564b0230_6 .array/port v0x5555564b0230, 6;
E_0x555556451040/1 .event anyedge, v0x5555564b0230_3, v0x5555564b0230_4, v0x5555564b0230_5, v0x5555564b0230_6;
v0x5555564b0230_7 .array/port v0x5555564b0230, 7;
E_0x555556451040/2 .event anyedge, v0x5555564b0230_7;
E_0x555556451040 .event/or E_0x555556451040/0, E_0x555556451040/1, E_0x555556451040/2;
S_0x5555564b0500 .scope module, "spi_out" "fft_spi_out" 6 36, 19 1 0, S_0x5555562b22a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 128 "data_bus";
    .port_info 2 /INPUT 1 "start_spi";
    .port_info 3 /OUTPUT 1 "sclk";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "cs";
    .port_info 6 /OUTPUT 1 "w_tx_ready";
P_0x55555583b3b0 .param/l "IDLE" 1 19 13, C4<00>;
P_0x55555583b3f0 .param/l "MSB_2" 0 19 2, +C4<00000000000000000000000000001000>;
P_0x55555583b430 .param/l "N" 0 19 2, +C4<00000000000000000000000000001000>;
P_0x55555583b470 .param/l "SENDING" 1 19 15, C4<10>;
P_0x55555583b4b0 .param/l "SET_TX" 1 19 14, C4<01>;
P_0x55555583b4f0 .param/l "WAIT" 1 19 16, C4<11>;
P_0x55555583b530 .param/l "WAIT_TIL_NEXT" 0 19 2, +C4<00000000000000000000000001000000>;
v0x5555564b7100_0 .var "addr", 4 0;
v0x5555564b7200_0 .net "clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555564b72c0_0 .var "count_spi", 5 0;
v0x5555564b7390_0 .net "cs", 0 0, L_0x5555565f0270;  alias, 1 drivers
v0x5555564b7460_0 .net "data_bus", 127 0, L_0x5555565ef940;  alias, 1 drivers
v0x5555564b7500 .array "data_out", 0 15;
v0x5555564b7500_0 .net v0x5555564b7500 0, 7 0, L_0x5555565ef9b0; 1 drivers
v0x5555564b7500_1 .net v0x5555564b7500 1, 7 0, L_0x5555565efae0; 1 drivers
v0x5555564b7500_2 .net v0x5555564b7500 2, 7 0, L_0x5555565efb80; 1 drivers
v0x5555564b7500_3 .net v0x5555564b7500 3, 7 0, L_0x5555565efc20; 1 drivers
v0x5555564b7500_4 .net v0x5555564b7500 4, 7 0, L_0x5555565efcc0; 1 drivers
v0x5555564b7500_5 .net v0x5555564b7500 5, 7 0, L_0x5555565efd60; 1 drivers
v0x5555564b7500_6 .net v0x5555564b7500 6, 7 0, L_0x5555565efe00; 1 drivers
v0x5555564b7500_7 .net v0x5555564b7500 7, 7 0, L_0x5555565efea0; 1 drivers
v0x5555564b7500_8 .net v0x5555564b7500 8, 7 0, L_0x5555565eff90; 1 drivers
v0x5555564b7500_9 .net v0x5555564b7500 9, 7 0, L_0x5555565f0030; 1 drivers
v0x5555564b7500_10 .net v0x5555564b7500 10, 7 0, L_0x5555565f0130; 1 drivers
v0x5555564b7500_11 .net v0x5555564b7500 11, 7 0, L_0x5555565f01d0; 1 drivers
v0x5555564b7500_12 .net v0x5555564b7500 12, 7 0, L_0x5555565f02e0; 1 drivers
v0x5555564b7500_13 .net v0x5555564b7500 13, 7 0, L_0x5555565f0590; 1 drivers
v0x5555564b7500_14 .net v0x5555564b7500 14, 7 0, L_0x5555565f0630; 1 drivers
v0x5555564b7500_15 .net v0x5555564b7500 15, 7 0, L_0x5555565f06d0; 1 drivers
v0x5555564b77a0_0 .net "mosi", 0 0, v0x5555564b4ad0_0;  alias, 1 drivers
v0x5555564b7890_0 .net "sclk", 0 0, v0x5555564b4a10_0;  alias, 1 drivers
v0x5555564b7980_0 .var "send_data", 7 0;
v0x5555564b7ad0_0 .net "start_spi", 0 0, v0x5555564af4a0_0;  alias, 1 drivers
v0x5555564b7b70_0 .var "start_tx", 0 0;
v0x5555564b7c10_0 .var "state", 1 0;
v0x5555564b7cb0_0 .net "w_tx_ready", 0 0, L_0x5555565f0f90;  1 drivers
L_0x5555565ef9b0 .part L_0x5555565ef940, 0, 8;
L_0x5555565efae0 .part L_0x5555565ef940, 8, 8;
L_0x5555565efb80 .part L_0x5555565ef940, 16, 8;
L_0x5555565efc20 .part L_0x5555565ef940, 24, 8;
L_0x5555565efcc0 .part L_0x5555565ef940, 32, 8;
L_0x5555565efd60 .part L_0x5555565ef940, 40, 8;
L_0x5555565efe00 .part L_0x5555565ef940, 48, 8;
L_0x5555565efea0 .part L_0x5555565ef940, 56, 8;
L_0x5555565eff90 .part L_0x5555565ef940, 64, 8;
L_0x5555565f0030 .part L_0x5555565ef940, 72, 8;
L_0x5555565f0130 .part L_0x5555565ef940, 80, 8;
L_0x5555565f01d0 .part L_0x5555565ef940, 88, 8;
L_0x5555565f02e0 .part L_0x5555565ef940, 96, 8;
L_0x5555565f0590 .part L_0x5555565ef940, 104, 8;
L_0x5555565f0630 .part L_0x5555565ef940, 112, 8;
L_0x5555565f06d0 .part L_0x5555565ef940, 120, 8;
S_0x5555564b0a10 .scope generate, "genblk1[0]" "genblk1[0]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b0c10 .param/l "i" 0 19 43, +C4<00>;
S_0x5555564b0cf0 .scope generate, "genblk1[1]" "genblk1[1]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b0ef0 .param/l "i" 0 19 43, +C4<01>;
S_0x5555564b0fb0 .scope generate, "genblk1[2]" "genblk1[2]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b11c0 .param/l "i" 0 19 43, +C4<010>;
S_0x5555564b1280 .scope generate, "genblk1[3]" "genblk1[3]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b1460 .param/l "i" 0 19 43, +C4<011>;
S_0x5555564b1540 .scope generate, "genblk1[4]" "genblk1[4]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b1770 .param/l "i" 0 19 43, +C4<0100>;
S_0x5555564b1850 .scope generate, "genblk1[5]" "genblk1[5]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b1a30 .param/l "i" 0 19 43, +C4<0101>;
S_0x5555564b1b10 .scope generate, "genblk1[6]" "genblk1[6]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b1cf0 .param/l "i" 0 19 43, +C4<0110>;
S_0x5555564b1dd0 .scope generate, "genblk1[7]" "genblk1[7]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b1fb0 .param/l "i" 0 19 43, +C4<0111>;
S_0x5555564b2090 .scope generate, "genblk1[8]" "genblk1[8]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b1720 .param/l "i" 0 19 43, +C4<01000>;
S_0x5555564b2300 .scope generate, "genblk1[9]" "genblk1[9]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b24e0 .param/l "i" 0 19 43, +C4<01001>;
S_0x5555564b25c0 .scope generate, "genblk1[10]" "genblk1[10]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b27a0 .param/l "i" 0 19 43, +C4<01010>;
S_0x5555564b2880 .scope generate, "genblk1[11]" "genblk1[11]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b2a60 .param/l "i" 0 19 43, +C4<01011>;
S_0x5555564b2b40 .scope generate, "genblk1[12]" "genblk1[12]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b2d20 .param/l "i" 0 19 43, +C4<01100>;
S_0x5555564b2e00 .scope generate, "genblk1[13]" "genblk1[13]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b2fe0 .param/l "i" 0 19 43, +C4<01101>;
S_0x5555564b30c0 .scope generate, "genblk1[14]" "genblk1[14]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b32a0 .param/l "i" 0 19 43, +C4<01110>;
S_0x5555564b3380 .scope generate, "genblk1[15]" "genblk1[15]" 19 43, 19 43 0, S_0x5555564b0500;
 .timescale -12 -12;
P_0x5555564b3560 .param/l "i" 0 19 43, +C4<01111>;
S_0x5555564b3640 .scope module, "spi_master" "SPI_Master_With_Single_CS" 19 23, 20 35 0, S_0x5555564b0500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_Rst_L";
    .port_info 1 /INPUT 1 "i_Clk";
    .port_info 2 /INPUT 8 "i_TX_Byte";
    .port_info 3 /INPUT 1 "i_TX_DV";
    .port_info 4 /OUTPUT 1 "o_TX_Ready";
    .port_info 5 /OUTPUT 2 "o_RX_Count";
    .port_info 6 /OUTPUT 1 "o_RX_DV";
    .port_info 7 /OUTPUT 8 "o_RX_Byte";
    .port_info 8 /OUTPUT 1 "master_ready";
    .port_info 9 /OUTPUT 1 "o_SPI_Clk";
    .port_info 10 /INPUT 1 "i_SPI_MISO";
    .port_info 11 /OUTPUT 1 "o_SPI_MOSI";
    .port_info 12 /OUTPUT 1 "o_SPI_CS_n";
P_0x5555564b3930 .param/l "CLKS_PER_HALF_BIT" 0 20 37, +C4<00000000000000000000000000000100>;
P_0x5555564b3970 .param/l "CS_INACTIVE" 1 20 66, C4<11>;
P_0x5555564b39b0 .param/l "CS_INACTIVE_CLKS" 0 20 39, +C4<00000000000000000000000000001010>;
P_0x5555564b39f0 .param/l "IDLE" 1 20 63, C4<00>;
P_0x5555564b3a30 .param/l "MAX_BYTES_PER_CS" 0 20 38, +C4<00000000000000000000000000000010>;
P_0x5555564b3a70 .param/l "SPI_MODE" 0 20 36, +C4<00000000000000000000000000000000>;
P_0x5555564b3ab0 .param/l "TRANSFER" 1 20 65, C4<10>;
P_0x5555564b3af0 .param/l "TRANSFER_2" 1 20 64, C4<01>;
L_0x5555565f0270 .functor BUFZ 1, v0x5555564b6be0_0, C4<0>, C4<0>, C4<0>;
L_0x7f1be06cc338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555565ea700 .functor XNOR 1, v0x5555564b4b90_0, L_0x7f1be06cc338, C4<0>, C4<0>;
L_0x5555565f0cb0 .functor AND 1, L_0x5555564b7700, L_0x5555565ea700, C4<1>, C4<1>;
L_0x5555565f0dc0 .functor OR 1, L_0x5555564b7660, L_0x5555565f0cb0, C4<0>, C4<0>;
L_0x5555565f0ed0 .functor NOT 1, v0x5555564b7b70_0, C4<0>, C4<0>, C4<0>;
L_0x5555565f0f90 .functor AND 1, L_0x5555565f0dc0, L_0x5555565f0ed0, C4<1>, C4<1>;
L_0x5555565f10a0 .functor BUFZ 1, v0x5555564b4b90_0, C4<0>, C4<0>, C4<0>;
L_0x5555565f1110 .functor BUFZ 1, v0x5555564b4950_0, C4<0>, C4<0>, C4<0>;
v0x5555564b5780_0 .net/2u *"_ivl_10", 0 0, L_0x7f1be06cc338;  1 drivers
v0x5555564b5880_0 .net *"_ivl_12", 0 0, L_0x5555565ea700;  1 drivers
v0x5555564b5940_0 .net *"_ivl_15", 0 0, L_0x5555565f0cb0;  1 drivers
v0x5555564b59e0_0 .net *"_ivl_16", 0 0, L_0x5555565f0dc0;  1 drivers
v0x5555564b5ac0_0 .net *"_ivl_18", 0 0, L_0x5555565f0ed0;  1 drivers
L_0x7f1be06cc2a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555564b5ba0_0 .net/2u *"_ivl_2", 1 0, L_0x7f1be06cc2a8;  1 drivers
v0x5555564b5c80_0 .net *"_ivl_4", 0 0, L_0x5555564b7660;  1 drivers
L_0x7f1be06cc2f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5555564b5d40_0 .net/2u *"_ivl_6", 1 0, L_0x7f1be06cc2f0;  1 drivers
v0x5555564b5e20_0 .net *"_ivl_8", 0 0, L_0x5555564b7700;  1 drivers
v0x5555564b5ee0_0 .var "count", 1 0;
v0x5555564b5fc0_0 .net "data_valid_pulse", 0 0, v0x5555564b4950_0;  1 drivers
v0x5555564b6060_0 .net "i_Clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
L_0x7f1be06cc380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555564b6100_0 .net "i_Rst_L", 0 0, L_0x7f1be06cc380;  1 drivers
o0x7f1be071b3f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555564b61d0_0 .net "i_SPI_MISO", 0 0, o0x7f1be071b3f8;  0 drivers
v0x5555564b62a0_0 .net "i_TX_Byte", 7 0, v0x5555564b7980_0;  1 drivers
v0x5555564b6370_0 .net "i_TX_DV", 0 0, v0x5555564b7b70_0;  1 drivers
v0x5555564b6410_0 .net "master_ready", 0 0, L_0x5555565f10a0;  1 drivers
v0x5555564b65c0_0 .net "o_RX_Byte", 7 0, v0x5555564b4870_0;  1 drivers
v0x5555564b6690_0 .var "o_RX_Count", 1 0;
v0x5555564b6750_0 .net "o_RX_DV", 0 0, L_0x5555565f1110;  1 drivers
v0x5555564b6810_0 .net "o_SPI_CS_n", 0 0, L_0x5555565f0270;  alias, 1 drivers
v0x5555564b68d0_0 .net "o_SPI_Clk", 0 0, v0x5555564b4a10_0;  alias, 1 drivers
v0x5555564b69a0_0 .net "o_SPI_MOSI", 0 0, v0x5555564b4ad0_0;  alias, 1 drivers
v0x5555564b6a70_0 .net "o_TX_Ready", 0 0, L_0x5555565f0f90;  alias, 1 drivers
v0x5555564b6b40_0 .var "r_CS_Inactive_Count", 5 0;
v0x5555564b6be0_0 .var "r_CS_n", 0 0;
v0x5555564b6c80_0 .var "r_SM_CS", 1 0;
v0x5555564b6d60_0 .net "w_Master_Ready", 0 0, v0x5555564b4b90_0;  1 drivers
v0x5555564b6e30_0 .var "wait_idle", 3 0;
L_0x5555564b7660 .cmp/eq 2, v0x5555564b6c80_0, L_0x7f1be06cc2a8;
L_0x5555564b7700 .cmp/eq 2, v0x5555564b6c80_0, L_0x7f1be06cc2f0;
S_0x5555564b3f40 .scope module, "SPI_Master_Inst" "SPI_Master" 20 84, 21 33 0, S_0x5555564b3640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_Rst_L";
    .port_info 1 /INPUT 1 "i_Clk";
    .port_info 2 /INPUT 8 "i_TX_Byte";
    .port_info 3 /INPUT 1 "i_TX_DV";
    .port_info 4 /OUTPUT 1 "o_TX_Ready";
    .port_info 5 /OUTPUT 1 "o_RX_DV";
    .port_info 6 /OUTPUT 8 "o_RX_Byte";
    .port_info 7 /OUTPUT 1 "o_SPI_Clk";
    .port_info 8 /INPUT 1 "i_SPI_MISO";
    .port_info 9 /OUTPUT 1 "o_SPI_MOSI";
P_0x5555564ae410 .param/l "CLKS_PER_HALF_BIT" 0 21 35, +C4<00000000000000000000000000000100>;
P_0x5555564ae450 .param/l "SPI_MODE" 0 21 34, +C4<00000000000000000000000000000000>;
v0x5555564b4430_0 .net "i_Clk", 0 0, o0x7f1be0786f98;  alias, 0 drivers
v0x5555564b44f0_0 .net "i_Rst_L", 0 0, L_0x7f1be06cc380;  alias, 1 drivers
v0x5555564b45b0_0 .net "i_SPI_MISO", 0 0, o0x7f1be071b3f8;  alias, 0 drivers
v0x5555564b4680_0 .net "i_TX_Byte", 7 0, v0x5555564b7980_0;  alias, 1 drivers
v0x5555564b4760_0 .net "i_TX_DV", 0 0, L_0x5555565f0f90;  alias, 1 drivers
v0x5555564b4870_0 .var "o_RX_Byte", 7 0;
v0x5555564b4950_0 .var "o_RX_DV", 0 0;
v0x5555564b4a10_0 .var "o_SPI_Clk", 0 0;
v0x5555564b4ad0_0 .var "o_SPI_MOSI", 0 0;
v0x5555564b4b90_0 .var "o_TX_Ready", 0 0;
v0x5555564b4c50_0 .var "r_Leading_Edge", 0 0;
v0x5555564b4d10_0 .var "r_RX_Bit_Count", 2 0;
v0x5555564b4df0_0 .var "r_SPI_Clk", 0 0;
v0x5555564b4eb0_0 .var "r_SPI_Clk_Count", 2 0;
v0x5555564b4f90_0 .var "r_SPI_Clk_Edges", 4 0;
v0x5555564b5070_0 .var "r_TX_Bit_Count", 2 0;
v0x5555564b5150_0 .var "r_TX_Byte", 7 0;
v0x5555564b5340_0 .var "r_TX_DV", 0 0;
v0x5555564b5400_0 .var "r_Trailing_Edge", 0 0;
L_0x7f1be06cc260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555564b54c0_0 .net "w_CPHA", 0 0, L_0x7f1be06cc260;  1 drivers
L_0x7f1be06cc218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555564b5580_0 .net "w_CPOL", 0 0, L_0x7f1be06cc218;  1 drivers
E_0x5555564b43b0/0 .event negedge, v0x5555564b44f0_0;
E_0x5555564b43b0/1 .event posedge, v0x555555ec8f70_0;
E_0x5555564b43b0 .event/or E_0x5555564b43b0/0, E_0x5555564b43b0/1;
    .scope S_0x5555562b50c0;
T_2 ;
    %wait E_0x5555562f3c70;
    %load/vec4 v0x555556233a50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55555637f280_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55555637d180_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555637f280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55555637f280_0;
    %assign/vec4 v0x55555637f280_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55555592d590;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556389640_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55555639d4d0_0, 0, 9;
    %end;
    .thread T_3;
    .scope S_0x55555592d590;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555563aa7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556231dd0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x55555592d590;
T_5 ;
    %wait E_0x5555562f0e50;
    %load/vec4 v0x555556389640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556231dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563aa7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556389640_0, 0;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x555555df9200_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556389640_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558f2bf0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55555639d4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563aa7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556231dd0_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x55555639d4d0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.6, 5;
    %load/vec4 v0x55555639d4d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x5555563aa7a0_0;
    %inv;
    %assign/vec4 v0x5555563aa7a0_0, 0;
T_5.8 ;
T_5.6 ;
    %load/vec4 v0x55555639d4d0_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558f2bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556231dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563aa7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556389640_0, 0;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556231dd0_0, 0;
    %load/vec4 v0x55555639d4d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55555639d4d0_0, 0;
    %load/vec4 v0x555555df5c00_0;
    %assign/vec4 v0x55555637f1e0_0, 0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5555563a6280;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555907af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555559070c0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5555563a6280;
T_7 ;
    %wait E_0x555556199e90;
    %load/vec4 v0x555555a101c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5555559c29a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x555555904120_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v0x555555907af0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5555563a6280;
T_8 ;
    %wait E_0x555555db38b0;
    %load/vec4 v0x5555559c29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555559070c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555555a101c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x555555904120_0;
    %assign/vec4 v0x5555559070c0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555562b7ee0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555590ed20_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55555590ed20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555590ed20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x55555590ed20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55555590f1e0, 4, 0;
    %load/vec4 v0x55555590ed20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555590ed20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x5555562b7ee0;
T_10 ;
    %wait E_0x555556169f70;
    %load/vec4 v0x55555590ad50_0;
    %load/vec4 v0x555555906e30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 0, 4;
T_10.2 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.4 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.6 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.8 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.10 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.12 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.14 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.16 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.18 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.20 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.22 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.24 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.26 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.28, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.28 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.30 ;
    %load/vec4 v0x55555590ac10_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %load/vec4 v0x55555590f950_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5555559072c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555590f1e0, 4, 5;
T_10.32 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5555562b7ee0;
T_11 ;
    %wait E_0x55555615c970;
    %load/vec4 v0x55555590eb20_0;
    %load/vec4 v0x555555900270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x555555900aa0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55555590f1e0, 4;
    %load/vec4 v0x55555590e9e0_0;
    %inv;
    %and;
    %assign/vec4 v0x55555590f690_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55555630d5a0;
T_12 ;
    %wait E_0x555556113dd0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 34, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 82, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 174, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 222, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 222, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 174, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 82, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %pushi/vec4 34, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f25b70, 4, 0;
    %load/vec4 v0x555555f22d50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555555f25b70, 4;
    %store/vec4 v0x555555f28990_0, 0, 16;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555555d52d70;
T_13 ;
    %wait E_0x555556116bf0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 129, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555f2e5d0, 4, 0;
    %load/vec4 v0x555555f2b7b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555555f2e5d0, 4;
    %store/vec4 v0x555555f31a50_0, 0, 16;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555555d53e30;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555560a8280_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x555555d53e30;
T_15 ;
    %wait E_0x555556119a10;
    %load/vec4 v0x5555560a5460_0;
    %assign/vec4 v0x5555560a8280_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555555d51490;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555560b3b00_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x555555d51490;
T_17 ;
    %wait E_0x555556108550;
    %load/vec4 v0x5555560b0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5555560adec0_0;
    %assign/vec4 v0x5555560b3b00_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5555563a6570;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555560895a0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5555563a6570;
T_19 ;
    %wait E_0x555556163c30;
    %load/vec4 v0x55555608c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555560895a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555556086780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5555560b4270_0;
    %assign/vec4 v0x5555560895a0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555556307960;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556097c40_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x555556307960;
T_21 ;
    %wait E_0x555556164220;
    %load/vec4 v0x55555609aa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556097c40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555556094e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x555556092000_0;
    %assign/vec4 v0x555556097c40_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5555562f3680;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555560b88c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x5555562f3680;
T_23 ;
    %wait E_0x555556167150;
    %load/vec4 v0x5555560b5000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5555560bb6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555560b88c0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55555609b1d0_0;
    %assign/vec4 v0x5555560b88c0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5555562f64a0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555560c6f60_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x5555562f64a0;
T_25 ;
    %wait E_0x555556066550;
    %load/vec4 v0x5555560c4140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5555560c9d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555560c6f60_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x5555560c1320_0;
    %assign/vec4 v0x5555560c6f60_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5555562f92c0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555560cd310_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x5555562f92c0;
T_27 ;
    %wait E_0x55555607a830;
    %load/vec4 v0x5555560cd0a0_0;
    %assign/vec4 v0x5555560cd310_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5555562fc0e0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555560d7540_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x5555562fc0e0;
T_29 ;
    %wait E_0x555556055090;
    %load/vec4 v0x5555560d4720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x5555560d1900_0;
    %assign/vec4 v0x5555560d7540_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5555562fef00;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555560e2dc0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5555562fef00;
T_31 ;
    %wait E_0x555556057eb0;
    %load/vec4 v0x5555560e5be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555560e2dc0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5555560dffa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x5555560dd180_0;
    %assign/vec4 v0x5555560e2dc0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x555556301d20;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fa9da0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x555556301d20;
T_33 ;
    %wait E_0x55555605acd0;
    %load/vec4 v0x555555facbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555fa9da0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x555555fa6f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x5555560e6350_0;
    %assign/vec4 v0x555555fa9da0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x555556304b40;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fb8440_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x555556304b40;
T_35 ;
    %wait E_0x55555605daf0;
    %load/vec4 v0x555555fb5620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x555555fbb260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555fb8440_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x555555fb2800_0;
    %assign/vec4 v0x555555fb8440_0, 0;
T_35.3 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5555562f0860;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fd2d90_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x5555562f0860;
T_37 ;
    %wait E_0x555556060910;
    %load/vec4 v0x555555fbb9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x555555fd6680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555fd2d90_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x555555fbb760_0;
    %assign/vec4 v0x555555fd2d90_0, 0;
T_37.3 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5555562a4ca0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fdf0e0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x5555562a4ca0;
T_39 ;
    %wait E_0x555556063730;
    %load/vec4 v0x555555fe1f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555fdf0e0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x555555fdc2c0_0;
    %assign/vec4 v0x555555fdf0e0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5555562a7ac0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fe8330_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x5555562a7ac0;
T_41 ;
    %wait E_0x555555ffae30;
    %load/vec4 v0x555555fc0ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555fe8330_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x555555fe7b40_0;
    %assign/vec4 v0x555555fe8330_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5555562e21c0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc9520_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x5555562e21c0;
T_43 ;
    %wait E_0x555556017760;
    %load/vec4 v0x555555fcc340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555fc9520_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x555555fc6700_0;
    %assign/vec4 v0x555555fc9520_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5555562e4fe0;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fd2770_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x5555562e4fe0;
T_45 ;
    %wait E_0x555556011f30;
    %load/vec4 v0x55555601fad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555fd2770_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x555555fd1f80_0;
    %assign/vec4 v0x555555fd2770_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5555562e7e00;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556028530_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x5555562e7e00;
T_47 ;
    %wait E_0x555556014d50;
    %load/vec4 v0x55555602b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556028530_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x555556025710_0;
    %assign/vec4 v0x555556028530_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5555562eac20;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556033db0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x5555562eac20;
T_49 ;
    %wait E_0x555555fef5b0;
    %load/vec4 v0x555556036bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556033db0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x555556030f90_0;
    %assign/vec4 v0x555556033db0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5555562eda40;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555603f630_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x5555562eda40;
T_51 ;
    %wait E_0x555555ff23d0;
    %load/vec4 v0x555556042450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555603f630_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x55555603c810_0;
    %assign/vec4 v0x55555603f630_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5555562a1e80;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555604b510_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x5555562a1e80;
T_53 ;
    %wait E_0x555555ff51f0;
    %load/vec4 v0x555555fecd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555604b510_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x555556048090_0;
    %assign/vec4 v0x55555604b510_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5555562560b0;
T_54 ;
    %wait E_0x555556025170;
    %load/vec4 v0x55555605b270_0;
    %assign/vec4 v0x55555605e090_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5555562560b0;
T_55 ;
    %wait E_0x555556025170;
    %load/vec4 v0x55555605b270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x555556052810_0;
    %assign/vec4 v0x55555606c730_0, 0;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5555562560b0;
T_56 ;
    %wait E_0x555556022350;
    %load/vec4 v0x55555605e090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x555556052810_0;
    %assign/vec4 v0x55555606f550_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5555562560b0;
T_57 ;
    %wait E_0x555556044cd0;
    %load/vec4 v0x55555605b270_0;
    %assign/vec4 v0x555556060eb0_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5555562560b0;
T_58 ;
    %wait E_0x555556044cd0;
    %load/vec4 v0x55555605b270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x555556009a70_0;
    %assign/vec4 v0x555556075190_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5555562560b0;
T_59 ;
    %wait E_0x555556047af0;
    %load/vec4 v0x555556060eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x55555600c890_0;
    %assign/vec4 v0x555556077fb0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5555562560b0;
T_60 ;
    %wait E_0x555556044cd0;
    %load/vec4 v0x55555605b270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x555556018770_0;
    %assign/vec4 v0x555555fd29b0_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x555556253290;
T_61 ;
    %wait E_0x55555604a500;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x5555560124d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_61.0, 9;
    %load/vec4 v0x55555606c730_0;
    %store/vec4 v0x555556063cd0_0, 0, 1;
T_61.0 ;
    %load/vec4 v0x55555606f550_0;
    %store/vec4 v0x555556066af0_0, 0, 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x555556253290;
T_62 ;
    %wait E_0x5555560476e0;
    %load/vec4 v0x5555560152f0_0;
    %assign/vec4 v0x55555607add0_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x555556253290;
T_63 ;
    %wait E_0x55555602adb0;
    %load/vec4 v0x55555607add0_0;
    %assign/vec4 v0x55555607e250_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x555556253290;
T_64 ;
    %wait E_0x555555ff8010;
    %load/vec4 v0x55555607e250_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_64.0, 9;
    %load/vec4 v0x555556075190_0;
    %jmp/1 T_64.1, 9;
T_64.0 ; End of true expr.
    %load/vec4 v0x555556077fb0_0;
    %jmp/0 T_64.1, 9;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0x555556072370_0, 0, 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x555556258ed0;
T_65 ;
    %wait E_0x555555fd8af0;
    %load/vec4 v0x5555561214d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x55555610e730_0;
    %assign/vec4 v0x55555611a7a0_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x555556258ed0;
T_66 ;
    %wait E_0x555555fd5cd0;
    %load/vec4 v0x5555561214d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x55555610e730_0;
    %assign/vec4 v0x555556167b00_0, 0;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x555556258ed0;
T_67 ;
    %wait E_0x555555fa69e0;
    %load/vec4 v0x5555561214d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x555556129f30_0;
    %assign/vec4 v0x555556170560_0, 0;
T_67.0 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x555556258ed0;
T_68 ;
    %wait E_0x555555fd3020;
    %load/vec4 v0x5555561214d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x55555612cd50_0;
    %assign/vec4 v0x555556173380_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x555556258ed0;
T_69 ;
    %wait E_0x555555fa69e0;
    %load/vec4 v0x5555561214d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x55555610b910_0;
    %assign/vec4 v0x55555617bde0_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x55555629c240;
T_70 ;
    %wait E_0x555555fbacc0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x555556130360_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_70.0, 9;
    %load/vec4 v0x55555611a7a0_0;
    %store/vec4 v0x555556117190_0, 0, 1;
T_70.0 ;
    %load/vec4 v0x555556167b00_0;
    %store/vec4 v0x555556119fb0_0, 0, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x55555629c240;
T_71 ;
    %wait E_0x555555fb7ea0;
    %load/vec4 v0x555556108af0_0;
    %assign/vec4 v0x5555561761a0_0, 0;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x55555629c240;
T_72 ;
    %wait E_0x555555fde730;
    %load/vec4 v0x5555561761a0_0;
    %assign/vec4 v0x555556178fc0_0, 0;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x55555629c240;
T_73 ;
    %wait E_0x555556027f90;
    %load/vec4 v0x555556178fc0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_73.0, 9;
    %load/vec4 v0x555556170560_0;
    %jmp/1 T_73.1, 9;
T_73.0 ; End of true expr.
    %load/vec4 v0x555556173380_0;
    %jmp/0 T_73.1, 9;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x55555616a920_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x55555625bcf0;
T_74 ;
    %wait E_0x555555fa3110;
    %load/vec4 v0x55555617ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x555556137b80_0;
    %assign/vec4 v0x5555561405e0_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x55555625bcf0;
T_75 ;
    %wait E_0x5555560d1360;
    %load/vec4 v0x55555617ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0x555556137b80_0;
    %assign/vec4 v0x555556143400_0, 0;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x55555625bcf0;
T_76 ;
    %wait E_0x5555560e2820;
    %load/vec4 v0x55555617ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x555556187660_0;
    %assign/vec4 v0x555556149040_0, 0;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x55555625bcf0;
T_77 ;
    %wait E_0x5555560e5640;
    %load/vec4 v0x55555617ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x55555618a480_0;
    %assign/vec4 v0x55555614be60_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x55555625bcf0;
T_78 ;
    %wait E_0x5555560e2820;
    %load/vec4 v0x55555617ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x555556134d60_0;
    %assign/vec4 v0x5555561576e0_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x55555629f060;
T_79 ;
    %wait E_0x5555560dfa00;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x5555561900c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_79.0, 9;
    %load/vec4 v0x5555561405e0_0;
    %store/vec4 v0x55555613a9a0_0, 0, 1;
T_79.0 ;
    %load/vec4 v0x555556143400_0;
    %store/vec4 v0x55555613d7c0_0, 0, 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x55555629f060;
T_80 ;
    %wait E_0x5555560dcbe0;
    %load/vec4 v0x555556193540_0;
    %assign/vec4 v0x555556151aa0_0, 0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x55555629f060;
T_81 ;
    %wait E_0x555555fa65d0;
    %load/vec4 v0x555556151aa0_0;
    %assign/vec4 v0x5555561548c0_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x55555629f060;
T_82 ;
    %wait E_0x555555fdb910;
    %load/vec4 v0x5555561548c0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_82.0, 9;
    %load/vec4 v0x555556149040_0;
    %jmp/1 T_82.1, 9;
T_82.0 ; End of true expr.
    %load/vec4 v0x55555614be60_0;
    %jmp/0 T_82.1, 9;
 ; End of false expr.
    %blend;
T_82.1;
    %store/vec4 v0x555556146220_0, 0, 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x55555627f500;
T_83 ;
    %wait E_0x555556091a60;
    %load/vec4 v0x555556239eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555638b920_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555555e16500_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x555556364830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x555556367650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x555556361a10_0;
    %assign/vec4 v0x55555638b920_0, 0;
T_83.4 ;
    %load/vec4 v0x555556354250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.6, 8;
    %load/vec4 v0x555556345110_0;
    %assign/vec4 v0x555555e16500_0, 0;
T_83.6 ;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x55555627f500;
T_84 ;
    %wait E_0x55555608ec40;
    %load/vec4 v0x555556237090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555555e10770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555555e89e80_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x555556364830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x55555635d1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v0x55555635ccb0_0;
    %assign/vec4 v0x555555e10770_0, 0;
T_84.4 ;
    %load/vec4 v0x5555563761f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.6, 8;
    %load/vec4 v0x555556375cf0_0;
    %assign/vec4 v0x555555e89e80_0, 0;
T_84.6 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x55555627f500;
T_85 ;
    %wait E_0x555556091a60;
    %load/vec4 v0x555556239eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555555edbd30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555555fa2140_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x555556364830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x555556397a00_0;
    %assign/vec4 v0x555555edbd30_0, 0;
    %load/vec4 v0x5555563a81c0_0;
    %assign/vec4 v0x555555fa2140_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x55555627f500;
T_86 ;
    %wait E_0x55555608ec40;
    %load/vec4 v0x555556237090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555637a040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556222390_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x555556364830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x55555639db60_0;
    %assign/vec4 v0x55555637a040_0, 0;
    %load/vec4 v0x5555563aae90_0;
    %assign/vec4 v0x555556222390_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x55555627f500;
T_87 ;
    %wait E_0x55555608ec40;
    %load/vec4 v0x555556237090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555563700b0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x555556364830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x555556399300_0;
    %assign/vec4 v0x5555563700b0_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x55555627f500;
T_88 ;
    %wait E_0x5555560b5290;
    %load/vec4 v0x55555624bae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556379b30_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x555556364830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x555556248550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x5555563997e0_0;
    %assign/vec4 v0x555556379b30_0, 0;
T_88.4 ;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x55555627f500;
T_89 ;
    %wait E_0x555555fa2730;
    %load/vec4 v0x55555624b870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556305720_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x555556364830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x555556245730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0x55555639a1c0_0;
    %assign/vec4 v0x555556305720_0, 0;
T_89.4 ;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x5555562718b0;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556312b30_0, 0, 32;
T_90.0 ;
    %load/vec4 v0x555556312b30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_90.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555556312b30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x555556312b30_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556341270, 4, 0;
    %load/vec4 v0x555556312b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555556312b30_0, 0, 32;
    %jmp T_90.0;
T_90.1 ;
    %end;
    .thread T_90;
    .scope S_0x5555562718b0;
T_91 ;
    %wait E_0x5555560976a0;
    %load/vec4 v0x555556319b30_0;
    %load/vec4 v0x5555563253b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 0, 4;
T_91.2 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.4 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.6, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.6 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.8, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.8 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.10, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.10 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.12, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.12 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.14, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.14 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.16, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.16 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.18, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.18 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.20, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.20 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.22, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.22 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.24, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.24 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.26, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.26 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.28, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.28 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.30, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.30 ;
    %load/vec4 v0x555556316d10_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.32, 8;
    %load/vec4 v0x55555631f770_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555556348e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556341270, 4, 5;
T_91.32 ;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x5555562718b0;
T_92 ;
    %wait E_0x555556094880;
    %load/vec4 v0x5555563518b0_0;
    %load/vec4 v0x55555635a3b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0x555556361e90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555556341270, 4;
    %load/vec4 v0x55555634bc70_0;
    %inv;
    %and;
    %assign/vec4 v0x5555563546d0_0, 0;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x555556268e50;
T_93 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555616ada0_0, 0, 32;
T_93.0 ;
    %load/vec4 v0x55555616ada0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_93.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55555616ada0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x55555616ada0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555556167f80, 4, 0;
    %load/vec4 v0x55555616ada0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555616ada0_0, 0, 32;
    %jmp T_93.0;
T_93.1 ;
    %end;
    .thread T_93;
    .scope S_0x555556268e50;
T_94 ;
    %wait E_0x5555560861e0;
    %load/vec4 v0x5555561709e0_0;
    %load/vec4 v0x55555617f080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 0, 4;
T_94.2 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.4 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.6 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.8, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.8 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.10, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.10 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.12, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.12 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.14 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.16, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.16 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.18, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.18 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.20, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.20 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.22, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.22 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.24, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.24 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.26, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.26 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.28, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.28 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.30, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.30 ;
    %load/vec4 v0x55555616dbc0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.32, 8;
    %load/vec4 v0x555556173800_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x555556187ae0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556167f80, 4, 5;
T_94.32 ;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x555556268e50;
T_95 ;
    %wait E_0x55555609a4c0;
    %load/vec4 v0x55555615a980_0;
    %load/vec4 v0x5555561380a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0x55555613ae20_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555556167f80, 4;
    %load/vec4 v0x55555618a900_0;
    %inv;
    %and;
    %assign/vec4 v0x55555615d7a0_0, 0;
T_95.0 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x555556372770;
T_96 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561f9190_0, 0, 32;
T_96.0 ;
    %load/vec4 v0x5555561f9190_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_96.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555561f9190_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x5555561f9190_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555561f6370, 4, 0;
    %load/vec4 v0x5555561f9190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555561f9190_0, 0, 32;
    %jmp T_96.0;
T_96.1 ;
    %end;
    .thread T_96;
    .scope S_0x555556372770;
T_97 ;
    %wait E_0x555555eab400;
    %load/vec4 v0x5555561cec30_0;
    %load/vec4 v0x5555561da4b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 0, 4;
T_97.2 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.4 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.6, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.6 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.8, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.8 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.10, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.10 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.12, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.12 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.14, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.14 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.16, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.16 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.18, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.18 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.20, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.20 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.22, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.22 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.24, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.24 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.26, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.26 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.28, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.28 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.30, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.30 ;
    %load/vec4 v0x5555561caa50_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.32, 8;
    %load/vec4 v0x5555561d1a50_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5555561e00f0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555561f6370, 4, 5;
T_97.32 ;
T_97.0 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x555556372770;
T_98 ;
    %wait E_0x5555560b4b30;
    %load/vec4 v0x555556203b90_0;
    %load/vec4 v0x55555620f4b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x555556212230_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5555561f6370, 4;
    %load/vec4 v0x555556200d70_0;
    %inv;
    %and;
    %assign/vec4 v0x5555562097d0_0, 0;
T_98.0 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x555556261930;
T_99 ;
    %wait E_0x555555e9cc20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555560980c0_0, 0, 32;
T_99.0 ;
    %load/vec4 v0x5555560980c0_0;
    %cmpi/s 16383, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_99.1, 5;
    %pushi/vec4 65535, 65535, 16;
    %ix/getv/s 4, v0x5555560980c0_0;
    %store/vec4a v0x5555560952a0, 4, 0;
    %load/vec4 v0x5555560980c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555560980c0_0, 0, 32;
    %jmp T_99.0;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x555556261930;
T_100 ;
    %wait E_0x555555ef56b0;
    %load/vec4 v0x555556092480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555560d1d80_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x5555560c17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x5555560d1d80_0, 0;
    %jmp T_100.3;
T_100.2 ;
    %load/vec4 v0x5555560da7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %load/vec4 v0x5555560bbb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.6, 8;
    %load/vec4 v0x5555560dd600_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x5555560952a0, 4;
    %assign/vec4 v0x5555560d1d80_0, 0;
    %jmp T_100.7;
T_100.6 ;
    %load/vec4 v0x5555560ca200_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.8, 8;
    %load/vec4 v0x5555560d4c40_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5555560dd600_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555560952a0, 0, 4;
T_100.8 ;
    %load/vec4 v0x5555560ca200_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.10, 8;
    %load/vec4 v0x5555560d4c40_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x5555560dd600_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555560952a0, 4, 5;
T_100.10 ;
    %load/vec4 v0x5555560ca200_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.12, 8;
    %load/vec4 v0x5555560d4c40_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0x5555560dd600_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555560952a0, 4, 5;
T_100.12 ;
    %load/vec4 v0x5555560ca200_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.14, 8;
    %load/vec4 v0x5555560d4c40_0;
    %parti/s 4, 12, 5;
    %load/vec4 v0x5555560dd600_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555560952a0, 4, 5;
T_100.14 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x5555560d1d80_0, 0;
T_100.7 ;
T_100.4 ;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x555555eb1290;
T_101 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555560f2040_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556225300_0, 0, 1;
    %end;
    .thread T_101;
    .scope S_0x555555eb1290;
T_102 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555560ef220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555560f2040_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555562224e0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55555621f760_0, 0;
    %end;
    .thread T_102;
    .scope S_0x555555eb1290;
T_103 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x555556225300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %load/vec4 v0x5555560ef2c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555560ef2c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560ef2c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560ef2c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560ef2c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560ef2c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560ef2c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560ef2c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560ef2c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560ef2c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556228120_0, 0;
    %load/vec4 v0x55555622af40_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x55555622af40_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555622af40_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555622af40_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555622af40_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555622af40_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555622af40_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555622af40_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555622af40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555621f760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555560f2040_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555562224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555560ef220_0, 0;
    %load/vec4 v0x55555621f6c0_0;
    %assign/vec4 v0x555556225300_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x5555560f2040_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_103.2, 4;
    %load/vec4 v0x5555562224e0_0;
    %assign/vec4 v0x5555562253c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555560ef220_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x555556228120_0;
    %load/vec4 v0x5555560f2040_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0x555556216dc0_0;
    %assign/vec4 v0x5555562224e0_0, 0;
T_103.4 ;
T_103.3 ;
    %load/vec4 v0x55555621f760_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x55555621f760_0, 0;
    %load/vec4 v0x5555560f2040_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x555556225300_0, 0;
    %load/vec4 v0x5555560f2040_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5555560f2040_0, 0;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x5555560c6800;
T_104 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555562e5950_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555629f910_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x5555560c6800;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562e2a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555562e5950_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55555629caf0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556299d90_0, 0;
    %end;
    .thread T_105;
    .scope S_0x5555560c6800;
T_106 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x55555629f910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0x5555562e2b10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555562e2b10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555562e2b10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555562e2b10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555562e2b10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555562e2b10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555562e2b10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555562e2b10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555562e2b10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555562e2b10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556308210_0, 0;
    %load/vec4 v0x55555630b030_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x55555630b030_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555630b030_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555630b030_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555630b030_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555630b030_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555630b030_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555630b030_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555630b030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556299d90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555562e5950_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55555629caf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555562e2a70_0, 0;
    %load/vec4 v0x555556299cd0_0;
    %assign/vec4 v0x55555629f910_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x5555562e5950_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_106.2, 4;
    %load/vec4 v0x55555629caf0_0;
    %assign/vec4 v0x55555629f9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555562e2a70_0, 0;
    %jmp T_106.3;
T_106.2 ;
    %load/vec4 v0x555556308210_0;
    %load/vec4 v0x5555562e5950_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_106.4, 4;
    %load/vec4 v0x555556296eb0_0;
    %assign/vec4 v0x55555629caf0_0, 0;
T_106.4 ;
T_106.3 ;
    %load/vec4 v0x555556299d90_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555556299d90_0, 0;
    %load/vec4 v0x5555562e5950_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x55555629f910_0, 0;
    %load/vec4 v0x5555562e5950_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5555562e5950_0, 0;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x555555f8a5e0;
T_107 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555555eb4a00_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555ea6380_0, 0, 1;
    %end;
    .thread T_107;
    .scope S_0x555555f8a5e0;
T_108 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555eabf00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555eb4a00_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555555ea34a0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555555ea0720_0, 0;
    %end;
    .thread T_108;
    .scope S_0x555555f8a5e0;
T_109 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x555555ea6380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %load/vec4 v0x555555eabfa0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555555eabfa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555eabfa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555eabfa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555eabfa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555eabfa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555eabfa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555eabfa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555eabfa0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555eabfa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555ea62c0_0, 0;
    %load/vec4 v0x555555ea90e0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555555ea90e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555ea90e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555ea90e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555ea90e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555ea90e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555ea90e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555ea90e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555ea90e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555ea0720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555eb4a00_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555555ea34a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555eabf00_0, 0;
    %load/vec4 v0x555555ea0680_0;
    %assign/vec4 v0x555555ea6380_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x555555eb4a00_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_109.2, 4;
    %load/vec4 v0x555555ea34a0_0;
    %assign/vec4 v0x555555e9d830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555eabf00_0, 0;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x555555ea62c0_0;
    %load/vec4 v0x555555eb4a00_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_109.4, 4;
    %load/vec4 v0x555555ec8c40_0;
    %assign/vec4 v0x555555ea34a0_0, 0;
T_109.4 ;
T_109.3 ;
    %load/vec4 v0x555555ea0720_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555555ea0720_0, 0;
    %load/vec4 v0x555555eb4a00_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x555555ea6380_0, 0;
    %load/vec4 v0x555555eb4a00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555555eb4a00_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x555555d00cc0;
T_110 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x555555f967b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x555555f938f0_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555555e87270_0, 0;
    %load/vec4 v0x555555f93990_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555555e8cdf0_0, 0;
T_110.0 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x5555560ae9b0;
T_111 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555555e5c760_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555f9b7a0_0, 0, 1;
    %end;
    .thread T_111;
    .scope S_0x5555560ae9b0;
T_112 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e58450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555e5c760_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555555f82880_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555555f97150_0, 0;
    %end;
    .thread T_112;
    .scope S_0x5555560ae9b0;
T_113 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x555555f9b7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %load/vec4 v0x555555e584f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555555e584f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e584f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e584f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e584f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e584f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e584f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e584f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e584f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e584f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f9b6c0_0, 0;
    %load/vec4 v0x555555e59880_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555555e59880_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e59880_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e59880_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e59880_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e59880_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e59880_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e59880_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e59880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555f97150_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555e5c760_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555555f82880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e58450_0, 0;
    %load/vec4 v0x555555f970b0_0;
    %assign/vec4 v0x555555f9b7a0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x555555e5c760_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_113.2, 4;
    %load/vec4 v0x555555f82880_0;
    %assign/vec4 v0x555555f827a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e58450_0, 0;
    %jmp T_113.3;
T_113.2 ;
    %load/vec4 v0x555555f9b6c0_0;
    %load/vec4 v0x555555e5c760_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_113.4, 4;
    %load/vec4 v0x555555f984e0_0;
    %assign/vec4 v0x555555f82880_0, 0;
T_113.4 ;
T_113.3 ;
    %load/vec4 v0x555555f97150_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555555f97150_0, 0;
    %load/vec4 v0x555555e5c760_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x555555f9b7a0_0, 0;
    %load/vec4 v0x555555e5c760_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555555e5c760_0, 0;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x555555fea2e0;
T_114 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55555608a150_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556084530_0, 0, 1;
    %end;
    .thread T_114;
    .scope S_0x555555fea2e0;
T_115 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556087270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555608a150_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556085960_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55555609cf60_0, 0;
    %end;
    .thread T_115;
    .scope S_0x555555fea2e0;
T_116 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x555556084530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %load/vec4 v0x555556087310_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556087310_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556087310_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556087310_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556087310_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556087310_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556087310_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556087310_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556087310_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556087310_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556084450_0, 0;
    %load/vec4 v0x5555560886a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555560886a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560886a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560886a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560886a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560886a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560886a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560886a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555560886a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555609cf60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555608a150_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556085960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556087270_0, 0;
    %load/vec4 v0x55555609cec0_0;
    %assign/vec4 v0x555556084530_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x55555608a150_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_116.2, 4;
    %load/vec4 v0x555556085960_0;
    %assign/vec4 v0x555556085880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556087270_0, 0;
    %jmp T_116.3;
T_116.2 ;
    %load/vec4 v0x555556084450_0;
    %load/vec4 v0x55555608a150_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_116.4, 4;
    %load/vec4 v0x5555560b17d0_0;
    %assign/vec4 v0x555556085960_0, 0;
T_116.4 ;
T_116.3 ;
    %load/vec4 v0x55555609cf60_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x55555609cf60_0, 0;
    %load/vec4 v0x55555608a150_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x555556084530_0, 0;
    %load/vec4 v0x55555608a150_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55555608a150_0, 0;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x555555f956c0;
T_117 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555555ee4cd0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6b80_0, 0, 1;
    %end;
    .thread T_117;
    .scope S_0x555555f956c0;
T_118 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556256c90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555ee4cd0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555555e7a380_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555555e10980_0, 0;
    %end;
    .thread T_118;
    .scope S_0x555555f956c0;
T_119 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x555555fc6b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v0x555556256d30_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556256d30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556256d30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556256d30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556256d30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556256d30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556256d30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556256d30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556256d30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556256d30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555610ecc0_0, 0;
    %load/vec4 v0x55555610ebb0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x55555610ebb0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555610ebb0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555610ebb0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555610ebb0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555610ebb0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555610ebb0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555610ebb0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555610ebb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e10980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555ee4cd0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555555e7a380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556256c90_0, 0;
    %load/vec4 v0x555555e108e0_0;
    %assign/vec4 v0x555555fc6b80_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x555555ee4cd0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_119.2, 4;
    %load/vec4 v0x555555e7a380_0;
    %assign/vec4 v0x555555fc6c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556256c90_0, 0;
    %jmp T_119.3;
T_119.2 ;
    %load/vec4 v0x55555610ecc0_0;
    %load/vec4 v0x555555ee4cd0_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_119.4, 4;
    %load/vec4 v0x5555560e9ac0_0;
    %assign/vec4 v0x555555e7a380_0, 0;
T_119.4 ;
T_119.3 ;
    %load/vec4 v0x555555e10980_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555555e10980_0, 0;
    %load/vec4 v0x555555ee4cd0_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x555555fc6b80_0, 0;
    %load/vec4 v0x555555ee4cd0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555555ee4cd0_0, 0;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x55555632acc0;
T_120 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x555556018b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %load/vec4 v0x555556018c20_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555555eff080_0, 0;
    %load/vec4 v0x555556018ce0_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x555555eff160_0, 0;
T_120.0 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x5555563e4d80;
T_121 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555563f72f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563f7760_0, 0, 1;
    %end;
    .thread T_121;
    .scope S_0x5555563e4d80;
T_122 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563f73d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555563f72f0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555563f7900_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555563f7b10_0, 0;
    %end;
    .thread T_122;
    .scope S_0x5555563e4d80;
T_123 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x5555563f7760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %load/vec4 v0x5555563f7470_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555563f7470_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7470_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7470_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7470_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7470_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7470_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7470_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7470_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555563f7680_0, 0;
    %load/vec4 v0x5555563f7550_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555563f7550_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7550_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7550_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7550_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7550_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7550_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7550_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563f7550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555563f7b10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555563f72f0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555563f7900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563f73d0_0, 0;
    %load/vec4 v0x5555563f7a70_0;
    %assign/vec4 v0x5555563f7760_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x5555563f72f0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_123.2, 4;
    %load/vec4 v0x5555563f7900_0;
    %assign/vec4 v0x5555563f7820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555563f73d0_0, 0;
    %jmp T_123.3;
T_123.2 ;
    %load/vec4 v0x5555563f7680_0;
    %load/vec4 v0x5555563f72f0_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_123.4, 4;
    %load/vec4 v0x5555563f7bf0_0;
    %assign/vec4 v0x5555563f7900_0, 0;
T_123.4 ;
T_123.3 ;
    %load/vec4 v0x5555563f7b10_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x5555563f7b10_0, 0;
    %load/vec4 v0x5555563f72f0_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x5555563f7760_0, 0;
    %load/vec4 v0x5555563f72f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5555563f72f0_0, 0;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x5555563d1c10;
T_124 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555563e4180_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555563e45f0_0, 0, 1;
    %end;
    .thread T_124;
    .scope S_0x5555563d1c10;
T_125 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563e4260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555563e4180_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555563e4790_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555563e49a0_0, 0;
    %end;
    .thread T_125;
    .scope S_0x5555563d1c10;
T_126 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x5555563e45f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %load/vec4 v0x5555563e4300_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555563e4300_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e4300_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e4300_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e4300_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e4300_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e4300_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e4300_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e4300_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e4300_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555563e4510_0, 0;
    %load/vec4 v0x5555563e43e0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555563e43e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e43e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e43e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e43e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e43e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e43e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e43e0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555563e43e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555563e49a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555563e4180_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555563e4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555563e4260_0, 0;
    %load/vec4 v0x5555563e4900_0;
    %assign/vec4 v0x5555563e45f0_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x5555563e4180_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_126.2, 4;
    %load/vec4 v0x5555563e4790_0;
    %assign/vec4 v0x5555563e46b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555563e4260_0, 0;
    %jmp T_126.3;
T_126.2 ;
    %load/vec4 v0x5555563e4510_0;
    %load/vec4 v0x5555563e4180_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_126.4, 4;
    %load/vec4 v0x5555563e4a80_0;
    %assign/vec4 v0x5555563e4790_0, 0;
T_126.4 ;
T_126.3 ;
    %load/vec4 v0x5555563e49a0_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x5555563e49a0_0, 0;
    %load/vec4 v0x5555563e4180_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x5555563e45f0_0, 0;
    %load/vec4 v0x5555563e4180_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5555563e4180_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x5555563f7ef0;
T_127 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55555640a440_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555640a870_0, 0, 1;
    %end;
    .thread T_127;
    .scope S_0x5555563f7ef0;
T_128 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555640a520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555640a440_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55555640aa10_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55555640ac20_0, 0;
    %end;
    .thread T_128;
    .scope S_0x5555563f7ef0;
T_129 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x55555640a870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x55555640a5c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x55555640a5c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a5c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a5c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a5c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a5c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a5c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a5c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a5c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a5c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555640a7b0_0, 0;
    %load/vec4 v0x55555640a6a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x55555640a6a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a6a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a6a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a6a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a6a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a6a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a6a0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555640a6a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555640ac20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555640a440_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55555640aa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555640a520_0, 0;
    %load/vec4 v0x55555640ab80_0;
    %assign/vec4 v0x55555640a870_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x55555640a440_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_129.2, 4;
    %load/vec4 v0x55555640aa10_0;
    %assign/vec4 v0x55555640a930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555640a520_0, 0;
    %jmp T_129.3;
T_129.2 ;
    %load/vec4 v0x55555640a7b0_0;
    %load/vec4 v0x55555640a440_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_129.4, 4;
    %load/vec4 v0x55555640ad00_0;
    %assign/vec4 v0x55555640aa10_0, 0;
T_129.4 ;
T_129.3 ;
    %load/vec4 v0x55555640ac20_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x55555640ac20_0, 0;
    %load/vec4 v0x55555640a440_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x55555640a870_0, 0;
    %load/vec4 v0x55555640a440_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55555640a440_0, 0;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x555556160b10;
T_130 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x55555640db60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %load/vec4 v0x55555640dc00_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x55555640ce70_0, 0;
    %load/vec4 v0x55555640dcc0_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x55555640cf50_0, 0;
T_130.0 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x555556463e60;
T_131 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555564963d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556496840_0, 0, 1;
    %end;
    .thread T_131;
    .scope S_0x555556463e60;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564964b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555564963d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555564969e0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556496e00_0, 0;
    %end;
    .thread T_132;
    .scope S_0x555556463e60;
T_133 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x555556496840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %load/vec4 v0x555556496550_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x555556496550_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496550_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496550_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496550_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496550_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496550_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496550_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496550_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556496760_0, 0;
    %load/vec4 v0x555556496630_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556496630_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496630_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496630_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496630_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496630_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496630_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496630_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556496630_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556496e00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555564963d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555564969e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564964b0_0, 0;
    %load/vec4 v0x555556496b50_0;
    %assign/vec4 v0x555556496840_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x5555564963d0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_133.2, 4;
    %load/vec4 v0x5555564969e0_0;
    %assign/vec4 v0x555556496900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564964b0_0, 0;
    %jmp T_133.3;
T_133.2 ;
    %load/vec4 v0x555556496760_0;
    %load/vec4 v0x5555564963d0_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.4, 4;
    %load/vec4 v0x555556496ee0_0;
    %assign/vec4 v0x5555564969e0_0, 0;
T_133.4 ;
T_133.3 ;
    %load/vec4 v0x555556496e00_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555556496e00_0, 0;
    %load/vec4 v0x5555564963d0_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x555556496840_0, 0;
    %load/vec4 v0x5555564963d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5555564963d0_0, 0;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x555556450c70;
T_134 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555556463220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556463690_0, 0, 1;
    %end;
    .thread T_134;
    .scope S_0x555556450c70;
T_135 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556463300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556463220_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556463830_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556463a40_0, 0;
    %end;
    .thread T_135;
    .scope S_0x555556450c70;
T_136 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x555556463690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0x5555564633a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555564633a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564633a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564633a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564633a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564633a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564633a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564633a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564633a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564633a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555564635b0_0, 0;
    %load/vec4 v0x555556463480_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555556463480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556463480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556463480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556463480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556463480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556463480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556463480_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555556463480_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555556463a40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555556463220_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x555556463830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556463300_0, 0;
    %load/vec4 v0x5555564639a0_0;
    %assign/vec4 v0x555556463690_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x555556463220_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_136.2, 4;
    %load/vec4 v0x555556463830_0;
    %assign/vec4 v0x555556463750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556463300_0, 0;
    %jmp T_136.3;
T_136.2 ;
    %load/vec4 v0x5555564635b0_0;
    %load/vec4 v0x555556463220_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_136.4, 4;
    %load/vec4 v0x555556463b20_0;
    %assign/vec4 v0x555556463830_0, 0;
T_136.4 ;
T_136.3 ;
    %load/vec4 v0x555556463a40_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x555556463a40_0, 0;
    %load/vec4 v0x555556463220_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x555556463690_0, 0;
    %load/vec4 v0x555556463220_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555556463220_0, 0;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x555556497220;
T_137 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555564a9660_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564a9a90_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_0x555556497220;
T_138 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564a9740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555564a9660_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555564a9c30_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555564a9e40_0, 0;
    %end;
    .thread T_138;
    .scope S_0x555556497220;
T_139 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x5555564a9a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %load/vec4 v0x5555564a97e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555564a97e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a97e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a97e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a97e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a97e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a97e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a97e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a97e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a97e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555564a99d0_0, 0;
    %load/vec4 v0x5555564a98c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5555564a98c0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a98c0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a98c0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a98c0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a98c0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a98c0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a98c0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555564a98c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555564a9e40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555564a9660_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5555564a9c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564a9740_0, 0;
    %load/vec4 v0x5555564a9da0_0;
    %assign/vec4 v0x5555564a9a90_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x5555564a9660_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_139.2, 4;
    %load/vec4 v0x5555564a9c30_0;
    %assign/vec4 v0x5555564a9b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564a9740_0, 0;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v0x5555564a99d0_0;
    %load/vec4 v0x5555564a9660_0;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_139.4, 4;
    %load/vec4 v0x5555564a9f20_0;
    %assign/vec4 v0x5555564a9c30_0, 0;
T_139.4 ;
T_139.3 ;
    %load/vec4 v0x5555564a9e40_0;
    %muli 2, 0, 17;
    %assign/vec4 v0x5555564a9e40_0, 0;
    %load/vec4 v0x5555564a9660_0;
    %cmpi/u 16, 0, 5;
    %flag_get/vec4 5;
    %assign/vec4 v0x5555564a9a90_0, 0;
    %load/vec4 v0x5555564a9660_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5555564a9660_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x55555640e5d0;
T_140 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x5555564acc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %load/vec4 v0x5555564acd20_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x5555564abf90_0, 0;
    %load/vec4 v0x5555564acde0_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x5555564ac070_0, 0;
T_140.0 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x5555563640d0;
T_141 ;
    %wait E_0x555555ea85e0;
    %load/vec4 v0x555555edc1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %load/vec4 v0x555555ea37d0_0;
    %load/vec4 v0x555555ea65f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555eea850, 0, 4;
    %load/vec4 v0x555555ee7a30_0;
    %load/vec4 v0x555555ea65f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555ef0490, 0, 4;
    %load/vec4 v0x555555ec6150_0;
    %load/vec4 v0x555555ea65f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555ef32b0, 0, 4;
T_141.0 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x5555563275f0;
T_142 ;
    %wait E_0x555555f71350;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555ed3750, 4, 0;
    %pushi/vec4 117, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555ed3750, 4, 0;
    %pushi/vec4 89, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555ed3750, 4, 0;
    %pushi/vec4 48, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555ed3750, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555ed3750, 4, 0;
    %pushi/vec4 208, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555ed3750, 4, 0;
    %pushi/vec4 167, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555ed3750, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555ed3750, 4, 0;
    %load/vec4 v0x555555ed6570_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555555ed3750, 4;
    %store/vec4 v0x555555efbd10_0, 0, 16;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x555556348270;
T_143 ;
    %wait E_0x555555f7cbd0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e74740, 4, 0;
    %pushi/vec4 69, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e74740, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e74740, 4, 0;
    %pushi/vec4 443, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e74740, 4, 0;
    %pushi/vec4 385, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e74740, 4, 0;
    %pushi/vec4 347, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e74740, 4, 0;
    %pushi/vec4 334, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e74740, 4, 0;
    %pushi/vec4 347, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e74740, 4, 0;
    %load/vec4 v0x555555e77560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555555e74740, 4;
    %store/vec4 v0x555555e989a0_0, 0, 16;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x55555632a410;
T_144 ;
    %wait E_0x555555f76f90;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e82de0, 4, 0;
    %pushi/vec4 165, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e82de0, 4, 0;
    %pushi/vec4 178, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e82de0, 4, 0;
    %pushi/vec4 165, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e82de0, 4, 0;
    %pushi/vec4 127, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e82de0, 4, 0;
    %pushi/vec4 69, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e82de0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e82de0, 4, 0;
    %pushi/vec4 443, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e82de0, 4, 0;
    %load/vec4 v0x555555ef8ef0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555555e82de0, 4;
    %store/vec4 v0x555555e7d1a0_0, 0, 16;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x5555563247d0;
T_145 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e5ac00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555f93c20_0, 0, 2;
    %end;
    .thread T_145;
    .scope S_0x5555563247d0;
T_146 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x555555f93c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_146.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_146.1, 6;
    %jmp T_146.2;
T_146.0 ;
    %load/vec4 v0x555555f96a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555555e692a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555555e5ac00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555f90e00_0, 0;
    %load/vec4 v0x555555e5da20_0;
    %pad/u 32;
    %store/vec4 v0x555555e63700_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555555f93c20_0, 0, 2;
    %jmp T_146.4;
T_146.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e63660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555f90e00_0, 0;
T_146.4 ;
    %jmp T_146.2;
T_146.1 ;
    %load/vec4 v0x555555e692a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_146.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e63660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555f93c20_0, 0;
    %jmp T_146.6;
T_146.5 ;
    %load/vec4 v0x555555e692a0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x555555e692a0_0, 0, 2;
    %load/vec4 v0x555555e692a0_0;
    %ix/getv 4, v0x555555e5da20_0;
    %shiftl 4;
    %store/vec4 v0x555555e5ac00_0, 0, 2;
T_146.6 ;
    %jmp T_146.2;
T_146.2 ;
    %pop/vec4 1;
    %jmp T_146;
    .thread T_146;
    .scope S_0x55555634deb0;
T_147 ;
    %wait E_0x555555ea85e0;
    %load/vec4 v0x555555f64960_0;
    %load/vec4 v0x555555f3a400_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555f61b40, 0, 4;
    %jmp T_147;
    .thread T_147;
    .scope S_0x55555634b090;
T_148 ;
    %wait E_0x555555f7f9f0;
    %load/vec4 v0x555555f7da00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555555f7abe0_0, 0;
    %load/vec4 v0x555555f7da00_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_148.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f8dfe0_0, 0, 32;
T_148.2 ;
    %load/vec4 v0x555555f8dfe0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_148.3, 5;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x555555f7abe0_0;
    %pad/u 32;
    %sub;
    %load/vec4 v0x555555f8dfe0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_148.4, 5;
    %load/vec4 v0x555555f883a0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x555555f7abe0_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x555555f8dfe0_0;
    %sub;
    %add;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555f8dfe0_0;
    %assign/vec4/off/d v0x555555f77dc0_0, 4, 5;
    %jmp T_148.5;
T_148.4 ;
    %load/vec4 v0x555555f8dfe0_0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x555555f7abe0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_148.6, 5;
    %load/vec4 v0x555555f883a0_0;
    %load/vec4 v0x555555f8dfe0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555f8dfe0_0;
    %assign/vec4/off/d v0x555555f77dc0_0, 4, 5;
T_148.6 ;
T_148.5 ;
    %load/vec4 v0x555555f8dfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f8dfe0_0, 0, 32;
    %jmp T_148.2;
T_148.3 ;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x555555f883a0_0;
    %parti/s 2, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f77dc0_0, 4, 5;
    %load/vec4 v0x555555f883a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f77dc0_0, 4, 5;
    %load/vec4 v0x555555f883a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555f77dc0_0, 4, 5;
T_148.1 ;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x55555635c550;
T_149 ;
    %wait E_0x555555ea57c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555f1d590_0, 0, 32;
T_149.0 ;
    %load/vec4 v0x555555f1d590_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_149.1, 5;
    %load/vec4 v0x555555f25ff0_0;
    %load/vec4 v0x555555f1d590_0;
    %load/vec4 v0x555555f1a770_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555555f1d590_0;
    %store/vec4 v0x555555f231d0_0, 4, 1;
    %load/vec4 v0x555555f1d590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555f1d590_0, 0, 32;
    %jmp T_149.0;
T_149.1 ;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x555556359730;
T_150 ;
    %wait E_0x555555ea29a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fa0760_0, 0, 32;
T_150.0 ;
    %load/vec4 v0x555555fa0760_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_150.1, 5;
    %load/vec4 v0x5555560a2ac0_0;
    %load/vec4 v0x555555fa0760_0;
    %load/vec4 v0x555555f28e10_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x555555fa0760_0;
    %store/vec4 v0x55555609fca0_0, 4, 1;
    %load/vec4 v0x555555fa0760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555fa0760_0, 0, 32;
    %jmp T_150.0;
T_150.1 ;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x555556356910;
T_151 ;
    %wait E_0x555555e9fb80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555560ab520_0, 0, 32;
T_151.0 ;
    %load/vec4 v0x5555560ab520_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_151.1, 5;
    %load/vec4 v0x5555560b1160_0;
    %load/vec4 v0x5555560ab520_0;
    %load/vec4 v0x5555560a8700_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x5555560ab520_0;
    %store/vec4 v0x5555560ae340_0, 4, 1;
    %load/vec4 v0x5555560ab520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555560ab520_0, 0, 32;
    %jmp T_151.0;
T_151.1 ;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x5555562c0940;
T_152 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564af560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564af830_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555564af790_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555564af230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564af6f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555564af8d0_0, 0, 2;
    %end;
    .thread T_152;
    .scope S_0x5555562c0940;
T_153 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x5555564af8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_153.2, 6;
    %jmp T_153.3;
T_153.0 ;
    %load/vec4 v0x5555564af650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564af560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555564af230_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555564af8d0_0, 0;
    %jmp T_153.5;
T_153.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564af4a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555564af790_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555564af230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564af6f0_0, 0;
T_153.5 ;
    %jmp T_153.3;
T_153.1 ;
    %load/vec4 v0x5555564af070_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555564af230_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564af830_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555564af8d0_0, 0;
    %jmp T_153.7;
T_153.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564af560_0, 0;
    %load/vec4 v0x5555564af650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.8, 8;
    %load/vec4 v0x5555564af230_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555564af230_0, 0;
T_153.8 ;
T_153.7 ;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v0x5555564afa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.10, 8;
    %load/vec4 v0x5555564af790_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_153.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564af4a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555564af8d0_0, 0;
    %jmp T_153.13;
T_153.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564af6f0_0, 0;
    %load/vec4 v0x5555564af790_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555564af790_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555564af230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564af560_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555564af8d0_0, 0;
T_153.13 ;
    %jmp T_153.11;
T_153.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564af830_0, 0;
T_153.11 ;
    %jmp T_153.3;
T_153.3 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153;
    .scope S_0x5555564afee0;
T_154 ;
    %wait E_0x555556451040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555564b0230, 4, 0;
    %pushi/vec4 107, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555564b0230, 4, 0;
    %pushi/vec4 116, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555564b0230, 4, 0;
    %pushi/vec4 18, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555564b0230, 4, 0;
    %pushi/vec4 160, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555564b0230, 4, 0;
    %pushi/vec4 134, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555564b0230, 4, 0;
    %pushi/vec4 221, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555564b0230, 4, 0;
    %pushi/vec4 84, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555564b0230, 4, 0;
    %load/vec4 v0x5555564b0150_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5555564b0230, 4;
    %store/vec4 v0x5555564b0420_0, 0, 16;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x5555564b3f40;
T_155 ;
    %wait E_0x5555564b43b0;
    %load/vec4 v0x5555564b44f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b4b90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555564b4f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b4c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b5400_0, 0;
    %load/vec4 v0x5555564b5580_0;
    %assign/vec4 v0x5555564b4df0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555564b4eb0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b4c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b5400_0, 0;
    %load/vec4 v0x5555564b4760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b4b90_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x5555564b4f90_0, 0;
    %jmp T_155.3;
T_155.2 ;
    %load/vec4 v0x5555564b4f90_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_155.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b4b90_0, 0;
    %load/vec4 v0x5555564b4eb0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_155.6, 4;
    %load/vec4 v0x5555564b4f90_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5555564b4f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564b5400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555564b4eb0_0, 0;
    %load/vec4 v0x5555564b4df0_0;
    %inv;
    %assign/vec4 v0x5555564b4df0_0, 0;
    %jmp T_155.7;
T_155.6 ;
    %load/vec4 v0x5555564b4eb0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_155.8, 4;
    %load/vec4 v0x5555564b4f90_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5555564b4f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564b4c50_0, 0;
    %load/vec4 v0x5555564b4eb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555564b4eb0_0, 0;
    %load/vec4 v0x5555564b4df0_0;
    %inv;
    %assign/vec4 v0x5555564b4df0_0, 0;
    %jmp T_155.9;
T_155.8 ;
    %load/vec4 v0x5555564b4eb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555564b4eb0_0, 0;
T_155.9 ;
T_155.7 ;
    %jmp T_155.5;
T_155.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564b4b90_0, 0;
T_155.5 ;
T_155.3 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x5555564b3f40;
T_156 ;
    %wait E_0x5555564b43b0;
    %load/vec4 v0x5555564b44f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555564b5150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b5340_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0x5555564b4760_0;
    %assign/vec4 v0x5555564b5340_0, 0;
    %load/vec4 v0x5555564b4760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.2, 8;
    %load/vec4 v0x5555564b4680_0;
    %assign/vec4 v0x5555564b5150_0, 0;
T_156.2 ;
T_156.1 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x5555564b3f40;
T_157 ;
    %wait E_0x5555564b43b0;
    %load/vec4 v0x5555564b44f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b4ad0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5555564b5070_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x5555564b4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5555564b5070_0, 0;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0x5555564b5340_0;
    %load/vec4 v0x5555564b54c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.4, 8;
    %load/vec4 v0x5555564b5150_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5555564b4ad0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5555564b5070_0, 0;
    %jmp T_157.5;
T_157.4 ;
    %load/vec4 v0x5555564b4c50_0;
    %load/vec4 v0x5555564b54c0_0;
    %and;
    %load/vec4 v0x5555564b5400_0;
    %load/vec4 v0x5555564b54c0_0;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.6, 8;
    %load/vec4 v0x5555564b5070_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5555564b5070_0, 0;
    %load/vec4 v0x5555564b5150_0;
    %load/vec4 v0x5555564b5070_0;
    %part/u 1;
    %assign/vec4 v0x5555564b4ad0_0, 0;
T_157.6 ;
T_157.5 ;
T_157.3 ;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x5555564b3f40;
T_158 ;
    %wait E_0x5555564b43b0;
    %load/vec4 v0x5555564b44f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555564b4870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b4950_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5555564b4d10_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b4950_0, 0;
    %load/vec4 v0x5555564b4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5555564b4d10_0, 0;
    %jmp T_158.3;
T_158.2 ;
    %load/vec4 v0x5555564b4c50_0;
    %load/vec4 v0x5555564b54c0_0;
    %inv;
    %and;
    %load/vec4 v0x5555564b5400_0;
    %load/vec4 v0x5555564b54c0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.4, 8;
    %load/vec4 v0x5555564b45b0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5555564b4d10_0;
    %assign/vec4/off/d v0x5555564b4870_0, 4, 5;
    %load/vec4 v0x5555564b4d10_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5555564b4d10_0, 0;
    %load/vec4 v0x5555564b4d10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_158.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564b4950_0, 0;
T_158.6 ;
T_158.4 ;
T_158.3 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x5555564b3f40;
T_159 ;
    %wait E_0x5555564b43b0;
    %load/vec4 v0x5555564b44f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %load/vec4 v0x5555564b5580_0;
    %assign/vec4 v0x5555564b4a10_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x5555564b4df0_0;
    %assign/vec4 v0x5555564b4a10_0, 0;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x5555564b3640;
T_160 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555564b5ee0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555564b6c80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555564b6be0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5555564b6e30_0, 0, 4;
    %end;
    .thread T_160;
    .scope S_0x5555564b3640;
T_161 ;
    %wait E_0x555555ea85e0;
    %load/vec4 v0x5555564b6c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_161.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_161.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_161.2, 6;
    %jmp T_161.3;
T_161.0 ;
    %load/vec4 v0x5555564b6be0_0;
    %load/vec4 v0x5555564b6370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b6be0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555564b6c80_0, 0;
    %jmp T_161.5;
T_161.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564b6be0_0, 0;
T_161.5 ;
    %jmp T_161.3;
T_161.1 ;
    %load/vec4 v0x5555564b6d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.6, 8;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x5555564b6b40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555564b6c80_0, 0;
T_161.6 ;
    %jmp T_161.3;
T_161.2 ;
    %load/vec4 v0x5555564b6b40_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_161.8, 5;
    %load/vec4 v0x5555564b6b40_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x5555564b6b40_0, 0;
    %jmp T_161.9;
T_161.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555564b6c80_0, 0;
T_161.9 ;
    %jmp T_161.3;
T_161.3 ;
    %pop/vec4 1;
    %jmp T_161;
    .thread T_161;
    .scope S_0x5555564b0500;
T_162 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555564b7c10_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555564b7980_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564b7b70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5555564b7100_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5555564b72c0_0, 0, 6;
    %end;
    .thread T_162;
    .scope S_0x5555564b0500;
T_163 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x5555564b7c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_163.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_163.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_163.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_163.3, 6;
    %jmp T_163.4;
T_163.0 ;
    %load/vec4 v0x5555564b7ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.5, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5555564b7100_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555564b7c10_0, 0;
    %jmp T_163.6;
T_163.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b7b70_0, 0;
T_163.6 ;
    %jmp T_163.4;
T_163.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564b7b70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555564b7c10_0, 0;
    %jmp T_163.4;
T_163.2 ;
    %load/vec4 v0x5555564b7cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.7, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5555564b72c0_0, 0, 6;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555564b7c10_0, 0;
    %jmp T_163.8;
T_163.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b7b70_0, 0;
T_163.8 ;
    %jmp T_163.4;
T_163.3 ;
    %load/vec4 v0x5555564b72c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_163.9, 4;
    %load/vec4 v0x5555564b7100_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_163.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555564b7c10_0, 0;
    %jmp T_163.12;
T_163.11 ;
    %load/vec4 v0x5555564b7100_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5555564b7100_0, 0, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555564b7c10_0, 0;
T_163.12 ;
    %jmp T_163.10;
T_163.9 ;
    %load/vec4 v0x5555564b72c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5555564b72c0_0, 0;
T_163.10 ;
    %jmp T_163.4;
T_163.4 ;
    %pop/vec4 1;
    %jmp T_163;
    .thread T_163;
    .scope S_0x5555564b0500;
T_164 ;
    %wait E_0x555555ea85e0;
    %load/vec4 v0x5555564b7100_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5555564b7500, 4;
    %assign/vec4 v0x5555564b7980_0, 0;
    %jmp T_164;
    .thread T_164;
    .scope S_0x5555562b22a0;
T_165 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x5555564b8710_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555564b87f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555564b8630_0, 0, 3;
    %end;
    .thread T_165;
    .scope S_0x5555562b22a0;
T_166 ;
    %wait E_0x555555f6e940;
    %load/vec4 v0x5555564b8710_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x5555564b8710_0, 0;
    %load/vec4 v0x5555564b8710_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_166.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555564b87f0_0, 0;
T_166.0 ;
    %load/vec4 v0x5555564b87f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.2, 8;
    %load/vec4 v0x5555564b8630_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_166.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555564b8630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555564b87f0_0, 0;
    %jmp T_166.5;
T_166.4 ;
    %load/vec4 v0x5555564b8630_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555564b8630_0, 0;
T_166.5 ;
T_166.2 ;
    %jmp T_166;
    .thread T_166;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "adc-spi.v";
    "shift_reg.v";
    "/home/misterdulister/.apio/packages/tools-oss-cad-suite/share/yosys/ice40/cells_sim.v";
    "sim_rom.v";
    "top.v";
    "fft.v";
    "mux.v";
    "fft_reg_stage.v";
    "c_regs_bank.v";
    "c_mapper.v";
    "index_mapper.v";
    "reg_array.v";
    "fft_stage.v";
    "bfprocessor.v";
    "adder.v";
    "twiddle_multiplier.v";
    "mult.v";
    "fft_spi_out.v";
    "SPI_Master_With_Single_CS.v";
    "SPI_Master.v";
