--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.688ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_114/XLXI_23 (SLICE_X10Y10.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     46.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_114/XLXI_75/q_tmp (FF)
  Destination:          XLXI_114/XLXI_23 (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.707ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.770 - 0.716)
  Source Clock:         OSC_BUFGP rising at 0.000ns
  Destination Clock:    OSC_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_114/XLXI_75/q_tmp to XLXI_114/XLXI_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.DQ      Tcko                  0.430   XLXI_114/TXE
                                                       XLXI_114/XLXI_75/q_tmp
    SLICE_X10Y10.D1      net (fanout=11)       2.928   XLXI_114/TXE
    SLICE_X10Y10.CLK     Tas                   0.349   XLXI_114/XLXN_29
                                                       XLXI_114/XLXI_22/Mmux_O11
                                                       XLXI_114/XLXI_23
    -------------------------------------------------  ---------------------------
    Total                                      3.707ns (0.779ns logic, 2.928ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_114/XLXI_21 (SLICE_X10Y10.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     46.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_114/XLXI_75/q_tmp (FF)
  Destination:          XLXI_114/XLXI_21 (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.770 - 0.716)
  Source Clock:         OSC_BUFGP rising at 0.000ns
  Destination Clock:    OSC_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_114/XLXI_75/q_tmp to XLXI_114/XLXI_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.DQ      Tcko                  0.430   XLXI_114/TXE
                                                       XLXI_114/XLXI_75/q_tmp
    SLICE_X10Y10.C2      net (fanout=11)       2.671   XLXI_114/TXE
    SLICE_X10Y10.CLK     Tas                   0.349   XLXI_114/XLXN_29
                                                       XLXI_114/XLXI_20/Mmux_O11
                                                       XLXI_114/XLXI_21
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (0.779ns logic, 2.671ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_114/XLXI_19 (SLICE_X10Y10.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     46.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_114/XLXI_75/q_tmp (FF)
  Destination:          XLXI_114/XLXI_19 (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.770 - 0.716)
  Source Clock:         OSC_BUFGP rising at 0.000ns
  Destination Clock:    OSC_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_114/XLXI_75/q_tmp to XLXI_114/XLXI_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.DQ      Tcko                  0.430   XLXI_114/TXE
                                                       XLXI_114/XLXI_75/q_tmp
    SLICE_X10Y10.B3      net (fanout=11)       2.577   XLXI_114/TXE
    SLICE_X10Y10.CLK     Tas                   0.349   XLXI_114/XLXN_29
                                                       XLXI_114/XLXI_18/Mmux_O11
                                                       XLXI_114/XLXI_19
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (0.779ns logic, 2.577ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_OSC = PERIOD TIMEGRP "OSC" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_114/XLXI_121 (SLICE_X14Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_114/XLXI_121 (FF)
  Destination:          XLXI_114/XLXI_121 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_BUFGP rising at 50.000ns
  Destination Clock:    OSC_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_114/XLXI_121 to XLXI_114/XLXI_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.AQ      Tcko                  0.200   XLXI_114/XLXN_292
                                                       XLXI_114/XLXI_121
    SLICE_X14Y33.A6      net (fanout=2)        0.025   XLXI_114/XLXN_292
    SLICE_X14Y33.CLK     Tah         (-Th)    -0.190   XLXI_114/XLXN_292
                                                       XLXI_114/XLXI_130
                                                       XLXI_114/XLXI_121
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_114/XLXI_176 (SLICE_X4Y31.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_114/XLXI_114 (FF)
  Destination:          XLXI_114/XLXI_176 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         OSC_BUFGP rising at 50.000ns
  Destination Clock:    OSC_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_114/XLXI_114 to XLXI_114/XLXI_176
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.DQ       Tcko                  0.198   XLXI_114/TXC
                                                       XLXI_114/XLXI_114
    SLICE_X4Y31.C6       net (fanout=2)        0.025   XLXI_114/TXC
    SLICE_X4Y31.CLK      Tah         (-Th)    -0.197   K1_3_OBUF
                                                       XLXI_114/XLXI_67
                                                       XLXI_114/XLXI_176
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.395ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_114/XLXI_114 (SLICE_X5Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_114/XLXI_114 (FF)
  Destination:          XLXI_114/XLXI_114 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_BUFGP rising at 50.000ns
  Destination Clock:    OSC_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_114/XLXI_114 to XLXI_114/XLXI_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.DQ       Tcko                  0.198   XLXI_114/TXC
                                                       XLXI_114/XLXI_114
    SLICE_X5Y31.D6       net (fanout=2)        0.025   XLXI_114/TXC
    SLICE_X5Y31.CLK      Tah         (-Th)    -0.215   XLXI_114/TXC
                                                       XLXI_114/XLXI_115
                                                       XLXI_114/XLXI_114
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: OSC_BUFGP/BUFG/I0
  Logical resource: OSC_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: OSC_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: K1_1_OBUF/CLK
  Logical resource: XLXI_114/XLXI_175/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: OSC_BUFGP
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: K1_3_OBUF/CLK
  Logical resource: XLXI_114/XLXI_176/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: OSC_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "K1_1" OFFSET = OUT 12 ns AFTER COMP "OSC" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.402ns.
--------------------------------------------------------------------------------

Paths for end point K1_1 (P23.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.598ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_114/XLXI_175 (FF)
  Destination:          K1_1 (PAD)
  Source Clock:         OSC_BUFGP rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      6.287ns (Levels of Logic = 1)
  Clock Path Delay:     4.090ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: OSC to XLXI_114/XLXI_175
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P123.I               Tiopi                 1.557   OSC
                                                       OSC
                                                       OSC_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.2
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.884   OSC_BUFGP/IBUFG
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   OSC_BUFGP/BUFG
                                                       OSC_BUFGP/BUFG
    SLICE_X4Y30.CLK      net (fanout=10)       1.440   OSC_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (1.766ns logic, 2.324ns route)
                                                       (43.2% logic, 56.8% route)

  Maximum Data Path at Slow Process Corner: XLXI_114/XLXI_175 to K1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AQ       Tcko                  0.525   K1_1_OBUF
                                                       XLXI_114/XLXI_175
    P23.O                net (fanout=1)        2.570   K1_1_OBUF
    P23.PAD              Tioop                 3.192   K1_1
                                                       K1_1_OBUF
                                                       K1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.287ns (3.717ns logic, 2.570ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "K1_1" OFFSET = OUT 12 ns AFTER COMP "OSC" "RISING";
--------------------------------------------------------------------------------

Paths for end point K1_1 (P23.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.948ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_114/XLXI_175 (FF)
  Destination:          K1_1 (PAD)
  Source Clock:         OSC_BUFGP rising at 0.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 1)
  Clock Path Delay:     1.576ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: OSC to XLXI_114/XLXI_175
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P123.I               Tiopi                 0.763   OSC
                                                       OSC
                                                       OSC_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.2
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.257   OSC_BUFGP/IBUFG
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   OSC_BUFGP/BUFG
                                                       OSC_BUFGP/BUFG
    SLICE_X4Y30.CLK      net (fanout=10)       0.497   OSC_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (0.822ns logic, 0.754ns route)
                                                       (52.2% logic, 47.8% route)

  Minimum Data Path at Fast Process Corner: XLXI_114/XLXI_175 to K1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AQ       Tcko                  0.234   K1_1_OBUF
                                                       XLXI_114/XLXI_175
    P23.O                net (fanout=1)        1.227   K1_1_OBUF
    P23.PAD              Tioop                 0.936   K1_1
                                                       K1_1_OBUF
                                                       K1_1
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (1.170ns logic, 1.227ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "K1_3" OFFSET = OUT 12 ns AFTER COMP "OSC" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.549ns.
--------------------------------------------------------------------------------

Paths for end point K1_3 (P21.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.451ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               XLXI_114/XLXI_176 (FF)
  Destination:          K1_3 (PAD)
  Source Clock:         OSC_BUFGP rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      6.434ns (Levels of Logic = 1)
  Clock Path Delay:     4.090ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: OSC to XLXI_114/XLXI_176
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P123.I               Tiopi                 1.557   OSC
                                                       OSC
                                                       OSC_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.2
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.884   OSC_BUFGP/IBUFG
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   OSC_BUFGP/BUFG
                                                       OSC_BUFGP/BUFG
    SLICE_X4Y31.CLK      net (fanout=10)       1.440   OSC_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (1.766ns logic, 2.324ns route)
                                                       (43.2% logic, 56.8% route)

  Maximum Data Path at Slow Process Corner: XLXI_114/XLXI_176 to K1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.525   K1_3_OBUF
                                                       XLXI_114/XLXI_176
    P21.O                net (fanout=1)        2.717   K1_3_OBUF
    P21.PAD              Tioop                 3.192   K1_3
                                                       K1_3_OBUF
                                                       K1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.434ns (3.717ns logic, 2.717ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "K1_3" OFFSET = OUT 12 ns AFTER COMP "OSC" "RISING";
--------------------------------------------------------------------------------

Paths for end point K1_3 (P21.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.039ns (clock arrival + clock path + data path - uncertainty)
  Source:               XLXI_114/XLXI_176 (FF)
  Destination:          K1_3 (PAD)
  Source Clock:         OSC_BUFGP rising at 0.000ns
  Data Path Delay:      2.488ns (Levels of Logic = 1)
  Clock Path Delay:     1.576ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: OSC to XLXI_114/XLXI_176
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P123.I               Tiopi                 0.763   OSC
                                                       OSC
                                                       OSC_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.2
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.257   OSC_BUFGP/IBUFG
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   OSC_BUFGP/BUFG
                                                       OSC_BUFGP/BUFG
    SLICE_X4Y31.CLK      net (fanout=10)       0.497   OSC_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (0.822ns logic, 0.754ns route)
                                                       (52.2% logic, 47.8% route)

  Minimum Data Path at Fast Process Corner: XLXI_114/XLXI_176 to K1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.CQ       Tcko                  0.234   K1_3_OBUF
                                                       XLXI_114/XLXI_176
    P21.O                net (fanout=1)        1.318   K1_3_OBUF
    P21.PAD              Tioop                 0.936   K1_3
                                                       K1_3_OBUF
                                                       K1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.488ns (1.170ns logic, 1.318ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock OSC to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
K1_1        |        10.402(R)|      SLOW  |         3.948(R)|      FAST  |OSC_BUFGP         |   0.000|
K1_3        |        10.549(R)|      SLOW  |         4.039(R)|      FAST  |OSC_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    3.688|         |         |         |
---------------+---------+---------+---------+---------+

COMP "K1_1" OFFSET = OUT 12 ns AFTER COMP "OSC" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
K1_1                                           |       10.402|      SLOW  |        3.948|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "K1_3" OFFSET = OUT 12 ns AFTER COMP "OSC" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
K1_3                                           |       10.549|      SLOW  |        4.039|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33 paths, 0 nets, and 45 connections

Design statistics:
   Minimum period:   3.688ns{1}   (Maximum frequency: 271.150MHz)
   Minimum output required time after clock:  10.549ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 11 02:17:48 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4589 MB



