
---------- Begin Simulation Statistics ----------
final_tick                                 6363728000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78004                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   124935                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   128.20                       # Real time elapsed on the host
host_tick_rate                               49639149                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006364                       # Number of seconds simulated
sim_ticks                                  6363728000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9211496                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8582992                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.272745                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.272745                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    977556                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   517521                       # number of floating regfile writes
system.cpu.idleCycles                          133370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                82324                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1366045                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.442568                       # Inst execution rate
system.cpu.iew.exec_refs                      4556880                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1557342                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1164098                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3331603                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                919                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2410                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1601561                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20125947                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2999538                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            163570                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18360224                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9967                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2353229                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  72769                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2367018                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            313                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41995                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          40329                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24191131                       # num instructions consuming a value
system.cpu.iew.wb_count                      18226047                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563002                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13619650                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.432026                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18289587                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 29842172                       # number of integer regfile reads
system.cpu.int_regfile_writes                14727765                       # number of integer regfile writes
system.cpu.ipc                               0.785703                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.785703                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            221311      1.19%      1.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13201523     71.27%     72.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   64      0.00%     72.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43782      0.24%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              132310      0.71%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1427      0.01%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9122      0.05%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                29240      0.16%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20164      0.11%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256357      1.38%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5687      0.03%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            6035      0.03%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           2970      0.02%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2988175     16.13%     91.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1209311      6.53%     97.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           39569      0.21%     98.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         356744      1.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18523797                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  926459                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1821031                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       869461                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1016462                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      263377                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014218                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  121582     46.16%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     46.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    194      0.07%     46.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     46.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1051      0.40%     46.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29579     11.23%     57.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     57.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     57.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   74      0.03%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     57.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 101001     38.35%     96.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8449      3.21%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               607      0.23%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              837      0.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17639404                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48094271                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17356586                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23218988                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20124606                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18523797                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1341                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4109209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             10247                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            138                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7225684                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12594087                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.470833                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.085097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6967647     55.32%     55.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1223287      9.71%     65.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1115102      8.85%     73.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1069969      8.50%     82.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              682320      5.42%     87.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              613799      4.87%     92.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              561195      4.46%     97.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              191190      1.52%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              169578      1.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12594087                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.455420                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            248663                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            87182                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3331603                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1601561                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7523743                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12727457                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          891                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       120248                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            891                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2080215                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1583758                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             72556                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1083397                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1078066                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.507937                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  199536                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           20396                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11085                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9311                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1728                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4103100                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             71579                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12045022                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.329734                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.208026                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7004541     58.15%     58.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1597707     13.26%     71.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1121907      9.31%     80.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          827752      6.87%     87.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          161852      1.34%     88.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          421479      3.50%     92.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          125882      1.05%     93.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           89416      0.74%     94.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          694486      5.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12045022                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        694486                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3509124                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3509124                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3509124                       # number of overall hits
system.cpu.dcache.overall_hits::total         3509124                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       103058                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103058                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103058                       # number of overall misses
system.cpu.dcache.overall_misses::total        103058                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5698164493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5698164493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5698164493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5698164493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3612182                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3612182                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3612182                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3612182                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028531                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028531                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028531                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55290.850715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55290.850715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55290.850715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55290.850715                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28728                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               802                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.820449                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.642857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41641                       # number of writebacks
system.cpu.dcache.writebacks::total             41641                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44966                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44966                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        58092                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        58092                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        58092                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        58092                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3454362493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3454362493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3454362493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3454362493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016082                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016082                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016082                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016082                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59463.652362                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59463.652362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59463.652362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59463.652362                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57580                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2090715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2090715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        66205                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66205                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3044492000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3044492000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2156920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2156920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45985.831886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45985.831886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    838013000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    838013000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39434.050162                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39434.050162                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36853                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36853                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2653672493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2653672493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72006.959895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72006.959895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36841                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36841                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2616349493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2616349493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71017.331044                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71017.331044                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.244833                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3567216                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             58092                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.406321                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.244833                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994619                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7282456                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7282456                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1216217                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8366690                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2124227                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                814184                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  72769                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1019034                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1859                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21169630                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9623                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2997932                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1557356                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3121                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16736                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1336572                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13263676                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2080215                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1288687                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11175808                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  149160                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  913                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6138                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1226836                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 15345                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12594087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.745635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.025402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8974181     71.26%     71.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   159470      1.27%     72.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   320240      2.54%     75.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   224971      1.79%     76.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   295662      2.35%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   254962      2.02%     81.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   357060      2.84%     84.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   150331      1.19%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1857210     14.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12594087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.163443                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.042131                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1223426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1223426                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1223426                       # number of overall hits
system.cpu.icache.overall_hits::total         1223426                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3409                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3409                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3409                       # number of overall misses
system.cpu.icache.overall_misses::total          3409                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    205029000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    205029000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    205029000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    205029000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1226835                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1226835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1226835                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1226835                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002779                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002779                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002779                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002779                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60143.443825                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60143.443825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60143.443825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60143.443825                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          490                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.545455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2033                       # number of writebacks
system.cpu.icache.writebacks::total              2033                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          866                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          866                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          866                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          866                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2543                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    157631000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    157631000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    157631000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    157631000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002073                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61986.236728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61986.236728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61986.236728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61986.236728                       # average overall mshr miss latency
system.cpu.icache.replacements                   2033                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1223426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1223426                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3409                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3409                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    205029000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    205029000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1226835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1226835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002779                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002779                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60143.443825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60143.443825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          866                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    157631000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    157631000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61986.236728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61986.236728                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.995735                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1225969                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2543                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            482.095556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.995735                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2456213                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2456213                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1227793                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1282                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      839273                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  636384                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 8565                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 313                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 146292                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    664                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6363728000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  72769                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1548969                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3737696                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12977                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2579283                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4642393                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20781164                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9868                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 829354                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 733206                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3043647                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              41                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            26992254                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    56150521                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34277378                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1062698                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5563376                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     756                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 718                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4039514                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31457776                       # The number of ROB reads
system.cpu.rob.writes                        40789637                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13172                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13622                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 450                       # number of overall hits
system.l2.overall_hits::.cpu.data               13172                       # number of overall hits
system.l2.overall_hits::total                   13622                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2090                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44920                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47010                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2090                       # number of overall misses
system.l2.overall_misses::.cpu.data             44920                       # number of overall misses
system.l2.overall_misses::total                 47010                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    148875000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3226853000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3375728000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    148875000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3226853000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3375728000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            58092                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60632                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           58092                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60632                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.822835                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.773256                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.775333                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.822835                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.773256                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.775333                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71232.057416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71835.552093                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71808.721549                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71232.057416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71835.552093                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71808.721549                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28255                       # number of writebacks
system.l2.writebacks::total                     28255                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47010                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47010                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127522250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2767363000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2894885250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127522250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2767363000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2894885250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.822835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.773256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.775333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.822835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.773256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.775333                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61015.430622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61606.478183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61580.201021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61015.430622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61606.478183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61580.201021                       # average overall mshr miss latency
system.l2.replacements                          39265                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41641                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41641                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41641                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41641                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2027                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2027                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2027                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2027                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1044                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1044                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35798                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2549948000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2549948000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71231.577183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71231.577183                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2183503500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2183503500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971663                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971663                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60995.125426                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60995.125426                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148875000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148875000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.822835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.822835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71232.057416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71232.057416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127522250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127522250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.822835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.822835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61015.430622                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61015.430622                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    676905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    676905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.429271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.429271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74205.766279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74205.766279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    583859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    583859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.429271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.429271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64005.645692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64005.645692                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7739.655351                       # Cycle average of tags in use
system.l2.tags.total_refs                      120220                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47457                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.533241                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.567266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       264.563185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7419.524900                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.905704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.944782                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1009225                       # Number of tag accesses
system.l2.tags.data_accesses                  1009225                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001635996500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121827                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26518                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47010                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28255                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47010                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28255                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47010                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28255                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.805476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.166405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.894101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1742     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           10      0.57%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1753                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.100399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.094123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.472007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1670     95.27%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.17%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               71      4.05%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.46%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1753                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3008640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    472.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6351323000                       # Total gap between requests
system.mem_ctrls.avgGap                      84386.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2874624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1806336                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21019125.896015670151                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 451720123.801645815372                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 283848712.578538894653                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2090                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44920                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28255                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58549750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1285040750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 134897133000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28014.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28607.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4774274.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2874880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3008640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2090                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44920                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47010                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28255                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28255                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21019126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    451760352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        472779478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21019126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21019126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    284160480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       284160480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    284160480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21019126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    451760352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       756939957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47006                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28224                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               462228000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235030000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1343590500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9833.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28583.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40073                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25625                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.25                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   505.111204                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   296.912568                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   414.248786                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2596     27.23%     27.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1474     15.46%     42.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          648      6.80%     49.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          511      5.36%     54.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          331      3.47%     58.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          357      3.75%     62.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          302      3.17%     65.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          247      2.59%     67.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3066     32.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3008384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1806336                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              472.739250                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              283.848713                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35457240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18845970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173916120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75836160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 502160880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1576902150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1115754240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3498872760                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   549.814945                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2871701750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3279606250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32601240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17327970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161706720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71493120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 502160880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1556130780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1133245920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3474666630                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.011179                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2918848250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3232459750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11212                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28255                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10120                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35798                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35798                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11212                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132395                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132395                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132395                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4816960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4816960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4816960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47010                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47010    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47010                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49601250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58762500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23793                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2033                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36842                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2543                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21250                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7116                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       173764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                180880                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       292672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6382912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6675584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39268                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99900                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009189                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095419                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98982     99.08%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    918      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99900                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6363728000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          103798000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3815498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          87138000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
