# compile vhdl design source files
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/ip/fir128_1_1/sim/fir128_1.vhd"
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/ip/fir128_0_1/sim/fir128_0.vhd"
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/imports/source/conv_0.vhd"
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/imports/source/conv_1.vhd"
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/imports/source/conv_layer_0.vhd"
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/imports/source/conv_layer_1.vhd"
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/imports/source/conv_relu_pool.vhd"
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/imports/source/downsample.vhd"
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/imports/source/maxpool.vhd"
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/imports/source/mux2_1.vhd"
vhdl xil_defaultlib  "../../../maia.srcs/sources_1/imports/source/relu.vhd"
vhdl xil_defaultlib  "../../../maia.srcs/sim_1/imports/sim/conv_relu_pool_tb.vhd"

# Do not sort compile order
nosort
