#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x152e8f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x152ea80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x15212d0 .functor NOT 1, L_0x157dd10, C4<0>, C4<0>, C4<0>;
L_0x157daf0 .functor XOR 2, L_0x157d990, L_0x157da50, C4<00>, C4<00>;
L_0x157dc00 .functor XOR 2, L_0x157daf0, L_0x157db60, C4<00>, C4<00>;
v0x15790c0_0 .net *"_ivl_10", 1 0, L_0x157db60;  1 drivers
v0x15791c0_0 .net *"_ivl_12", 1 0, L_0x157dc00;  1 drivers
v0x15792a0_0 .net *"_ivl_2", 1 0, L_0x157c480;  1 drivers
v0x1579360_0 .net *"_ivl_4", 1 0, L_0x157d990;  1 drivers
v0x1579440_0 .net *"_ivl_6", 1 0, L_0x157da50;  1 drivers
v0x1579570_0 .net *"_ivl_8", 1 0, L_0x157daf0;  1 drivers
v0x1579650_0 .net "a", 0 0, v0x1575e70_0;  1 drivers
v0x15796f0_0 .net "b", 0 0, v0x1575f10_0;  1 drivers
v0x1579790_0 .net "c", 0 0, v0x1575fb0_0;  1 drivers
v0x1579830_0 .var "clk", 0 0;
v0x15798d0_0 .net "d", 0 0, v0x15760f0_0;  1 drivers
v0x1579970_0 .net "out_pos_dut", 0 0, L_0x157d810;  1 drivers
v0x1579a10_0 .net "out_pos_ref", 0 0, L_0x157af40;  1 drivers
v0x1579ab0_0 .net "out_sop_dut", 0 0, L_0x157bea0;  1 drivers
v0x1579b50_0 .net "out_sop_ref", 0 0, L_0x1550620;  1 drivers
v0x1579bf0_0 .var/2u "stats1", 223 0;
v0x1579c90_0 .var/2u "strobe", 0 0;
v0x1579d30_0 .net "tb_match", 0 0, L_0x157dd10;  1 drivers
v0x1579e00_0 .net "tb_mismatch", 0 0, L_0x15212d0;  1 drivers
v0x1579ea0_0 .net "wavedrom_enable", 0 0, v0x15763c0_0;  1 drivers
v0x1579f70_0 .net "wavedrom_title", 511 0, v0x1576460_0;  1 drivers
L_0x157c480 .concat [ 1 1 0 0], L_0x157af40, L_0x1550620;
L_0x157d990 .concat [ 1 1 0 0], L_0x157af40, L_0x1550620;
L_0x157da50 .concat [ 1 1 0 0], L_0x157d810, L_0x157bea0;
L_0x157db60 .concat [ 1 1 0 0], L_0x157af40, L_0x1550620;
L_0x157dd10 .cmp/eeq 2, L_0x157c480, L_0x157dc00;
S_0x152ec10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x152ea80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15216b0 .functor AND 1, v0x1575fb0_0, v0x15760f0_0, C4<1>, C4<1>;
L_0x1521a90 .functor NOT 1, v0x1575e70_0, C4<0>, C4<0>, C4<0>;
L_0x1521e70 .functor NOT 1, v0x1575f10_0, C4<0>, C4<0>, C4<0>;
L_0x15220f0 .functor AND 1, L_0x1521a90, L_0x1521e70, C4<1>, C4<1>;
L_0x1539480 .functor AND 1, L_0x15220f0, v0x1575fb0_0, C4<1>, C4<1>;
L_0x1550620 .functor OR 1, L_0x15216b0, L_0x1539480, C4<0>, C4<0>;
L_0x157a3c0 .functor NOT 1, v0x1575f10_0, C4<0>, C4<0>, C4<0>;
L_0x157a430 .functor OR 1, L_0x157a3c0, v0x15760f0_0, C4<0>, C4<0>;
L_0x157a540 .functor AND 1, v0x1575fb0_0, L_0x157a430, C4<1>, C4<1>;
L_0x157a600 .functor NOT 1, v0x1575e70_0, C4<0>, C4<0>, C4<0>;
L_0x157a6d0 .functor OR 1, L_0x157a600, v0x1575f10_0, C4<0>, C4<0>;
L_0x157a740 .functor AND 1, L_0x157a540, L_0x157a6d0, C4<1>, C4<1>;
L_0x157a8c0 .functor NOT 1, v0x1575f10_0, C4<0>, C4<0>, C4<0>;
L_0x157a930 .functor OR 1, L_0x157a8c0, v0x15760f0_0, C4<0>, C4<0>;
L_0x157a850 .functor AND 1, v0x1575fb0_0, L_0x157a930, C4<1>, C4<1>;
L_0x157aac0 .functor NOT 1, v0x1575e70_0, C4<0>, C4<0>, C4<0>;
L_0x157abc0 .functor OR 1, L_0x157aac0, v0x15760f0_0, C4<0>, C4<0>;
L_0x157ac80 .functor AND 1, L_0x157a850, L_0x157abc0, C4<1>, C4<1>;
L_0x157ae30 .functor XNOR 1, L_0x157a740, L_0x157ac80, C4<0>, C4<0>;
v0x1520c00_0 .net *"_ivl_0", 0 0, L_0x15216b0;  1 drivers
v0x1521000_0 .net *"_ivl_12", 0 0, L_0x157a3c0;  1 drivers
v0x15213e0_0 .net *"_ivl_14", 0 0, L_0x157a430;  1 drivers
v0x15217c0_0 .net *"_ivl_16", 0 0, L_0x157a540;  1 drivers
v0x1521ba0_0 .net *"_ivl_18", 0 0, L_0x157a600;  1 drivers
v0x1521f80_0 .net *"_ivl_2", 0 0, L_0x1521a90;  1 drivers
v0x1522200_0 .net *"_ivl_20", 0 0, L_0x157a6d0;  1 drivers
v0x15743e0_0 .net *"_ivl_24", 0 0, L_0x157a8c0;  1 drivers
v0x15744c0_0 .net *"_ivl_26", 0 0, L_0x157a930;  1 drivers
v0x15745a0_0 .net *"_ivl_28", 0 0, L_0x157a850;  1 drivers
v0x1574680_0 .net *"_ivl_30", 0 0, L_0x157aac0;  1 drivers
v0x1574760_0 .net *"_ivl_32", 0 0, L_0x157abc0;  1 drivers
v0x1574840_0 .net *"_ivl_36", 0 0, L_0x157ae30;  1 drivers
L_0x7fbee4d64018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1574900_0 .net *"_ivl_38", 0 0, L_0x7fbee4d64018;  1 drivers
v0x15749e0_0 .net *"_ivl_4", 0 0, L_0x1521e70;  1 drivers
v0x1574ac0_0 .net *"_ivl_6", 0 0, L_0x15220f0;  1 drivers
v0x1574ba0_0 .net *"_ivl_8", 0 0, L_0x1539480;  1 drivers
v0x1574c80_0 .net "a", 0 0, v0x1575e70_0;  alias, 1 drivers
v0x1574d40_0 .net "b", 0 0, v0x1575f10_0;  alias, 1 drivers
v0x1574e00_0 .net "c", 0 0, v0x1575fb0_0;  alias, 1 drivers
v0x1574ec0_0 .net "d", 0 0, v0x15760f0_0;  alias, 1 drivers
v0x1574f80_0 .net "out_pos", 0 0, L_0x157af40;  alias, 1 drivers
v0x1575040_0 .net "out_sop", 0 0, L_0x1550620;  alias, 1 drivers
v0x1575100_0 .net "pos0", 0 0, L_0x157a740;  1 drivers
v0x15751c0_0 .net "pos1", 0 0, L_0x157ac80;  1 drivers
L_0x157af40 .functor MUXZ 1, L_0x7fbee4d64018, L_0x157a740, L_0x157ae30, C4<>;
S_0x1575340 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x152ea80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1575e70_0 .var "a", 0 0;
v0x1575f10_0 .var "b", 0 0;
v0x1575fb0_0 .var "c", 0 0;
v0x1576050_0 .net "clk", 0 0, v0x1579830_0;  1 drivers
v0x15760f0_0 .var "d", 0 0;
v0x15761e0_0 .var/2u "fail", 0 0;
v0x1576280_0 .var/2u "fail1", 0 0;
v0x1576320_0 .net "tb_match", 0 0, L_0x157dd10;  alias, 1 drivers
v0x15763c0_0 .var "wavedrom_enable", 0 0;
v0x1576460_0 .var "wavedrom_title", 511 0;
E_0x152d260/0 .event negedge, v0x1576050_0;
E_0x152d260/1 .event posedge, v0x1576050_0;
E_0x152d260 .event/or E_0x152d260/0, E_0x152d260/1;
S_0x1575670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1575340;
 .timescale -12 -12;
v0x15758b0_0 .var/2s "i", 31 0;
E_0x152d100 .event posedge, v0x1576050_0;
S_0x15759b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1575340;
 .timescale -12 -12;
v0x1575bb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1575c90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1575340;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1576640 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x152ea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x157b0f0 .functor NOT 1, v0x1575e70_0, C4<0>, C4<0>, C4<0>;
L_0x157b180 .functor NOT 1, v0x1575f10_0, C4<0>, C4<0>, C4<0>;
L_0x157b320 .functor AND 1, L_0x157b0f0, L_0x157b180, C4<1>, C4<1>;
L_0x157b430 .functor AND 1, L_0x157b320, v0x1575fb0_0, C4<1>, C4<1>;
L_0x157b630 .functor NOT 1, v0x15760f0_0, C4<0>, C4<0>, C4<0>;
L_0x157b7b0 .functor AND 1, L_0x157b430, L_0x157b630, C4<1>, C4<1>;
L_0x157b900 .functor NOT 1, v0x1575e70_0, C4<0>, C4<0>, C4<0>;
L_0x157ba80 .functor AND 1, L_0x157b900, v0x1575f10_0, C4<1>, C4<1>;
L_0x157bb90 .functor AND 1, L_0x157ba80, v0x1575fb0_0, C4<1>, C4<1>;
L_0x157bc50 .functor AND 1, L_0x157bb90, v0x15760f0_0, C4<1>, C4<1>;
L_0x157bd70 .functor OR 1, L_0x157b7b0, L_0x157bc50, C4<0>, C4<0>;
L_0x157be30 .functor AND 1, v0x1575e70_0, v0x1575f10_0, C4<1>, C4<1>;
L_0x157bf10 .functor AND 1, L_0x157be30, v0x1575fb0_0, C4<1>, C4<1>;
L_0x157bfd0 .functor AND 1, L_0x157bf10, v0x15760f0_0, C4<1>, C4<1>;
L_0x157bea0 .functor OR 1, L_0x157bd70, L_0x157bfd0, C4<0>, C4<0>;
L_0x157c200 .functor NOT 1, v0x1575e70_0, C4<0>, C4<0>, C4<0>;
L_0x157c300 .functor NOT 1, v0x1575f10_0, C4<0>, C4<0>, C4<0>;
L_0x157c370 .functor OR 1, L_0x157c200, L_0x157c300, C4<0>, C4<0>;
L_0x157c520 .functor NOT 1, v0x1575fb0_0, C4<0>, C4<0>, C4<0>;
L_0x157c590 .functor OR 1, L_0x157c370, L_0x157c520, C4<0>, C4<0>;
L_0x157c750 .functor OR 1, L_0x157c590, v0x15760f0_0, C4<0>, C4<0>;
L_0x157c810 .functor NOT 1, v0x1575e70_0, C4<0>, C4<0>, C4<0>;
L_0x157c940 .functor OR 1, L_0x157c810, v0x1575f10_0, C4<0>, C4<0>;
L_0x157ca00 .functor NOT 1, v0x1575fb0_0, C4<0>, C4<0>, C4<0>;
L_0x157cb40 .functor OR 1, L_0x157c940, L_0x157ca00, C4<0>, C4<0>;
L_0x157cc50 .functor NOT 1, v0x15760f0_0, C4<0>, C4<0>, C4<0>;
L_0x157cda0 .functor OR 1, L_0x157cb40, L_0x157cc50, C4<0>, C4<0>;
L_0x157ceb0 .functor AND 1, L_0x157c750, L_0x157cda0, C4<1>, C4<1>;
L_0x157d0b0 .functor NOT 1, v0x1575f10_0, C4<0>, C4<0>, C4<0>;
L_0x157d120 .functor OR 1, v0x1575e70_0, L_0x157d0b0, C4<0>, C4<0>;
L_0x157d2e0 .functor NOT 1, v0x1575fb0_0, C4<0>, C4<0>, C4<0>;
L_0x157d350 .functor OR 1, L_0x157d120, L_0x157d2e0, C4<0>, C4<0>;
L_0x157d570 .functor NOT 1, v0x15760f0_0, C4<0>, C4<0>, C4<0>;
L_0x157d5e0 .functor OR 1, L_0x157d350, L_0x157d570, C4<0>, C4<0>;
L_0x157d810 .functor AND 1, L_0x157ceb0, L_0x157d5e0, C4<1>, C4<1>;
v0x1576800_0 .net *"_ivl_0", 0 0, L_0x157b0f0;  1 drivers
v0x15768e0_0 .net *"_ivl_10", 0 0, L_0x157b7b0;  1 drivers
v0x15769c0_0 .net *"_ivl_12", 0 0, L_0x157b900;  1 drivers
v0x1576ab0_0 .net *"_ivl_14", 0 0, L_0x157ba80;  1 drivers
v0x1576b90_0 .net *"_ivl_16", 0 0, L_0x157bb90;  1 drivers
v0x1576cc0_0 .net *"_ivl_18", 0 0, L_0x157bc50;  1 drivers
v0x1576da0_0 .net *"_ivl_2", 0 0, L_0x157b180;  1 drivers
v0x1576e80_0 .net *"_ivl_20", 0 0, L_0x157bd70;  1 drivers
v0x1576f60_0 .net *"_ivl_22", 0 0, L_0x157be30;  1 drivers
v0x15770d0_0 .net *"_ivl_24", 0 0, L_0x157bf10;  1 drivers
v0x15771b0_0 .net *"_ivl_26", 0 0, L_0x157bfd0;  1 drivers
v0x1577290_0 .net *"_ivl_30", 0 0, L_0x157c200;  1 drivers
v0x1577370_0 .net *"_ivl_32", 0 0, L_0x157c300;  1 drivers
v0x1577450_0 .net *"_ivl_34", 0 0, L_0x157c370;  1 drivers
v0x1577530_0 .net *"_ivl_36", 0 0, L_0x157c520;  1 drivers
v0x1577610_0 .net *"_ivl_38", 0 0, L_0x157c590;  1 drivers
v0x15776f0_0 .net *"_ivl_4", 0 0, L_0x157b320;  1 drivers
v0x15778e0_0 .net *"_ivl_40", 0 0, L_0x157c750;  1 drivers
v0x15779c0_0 .net *"_ivl_42", 0 0, L_0x157c810;  1 drivers
v0x1577aa0_0 .net *"_ivl_44", 0 0, L_0x157c940;  1 drivers
v0x1577b80_0 .net *"_ivl_46", 0 0, L_0x157ca00;  1 drivers
v0x1577c60_0 .net *"_ivl_48", 0 0, L_0x157cb40;  1 drivers
v0x1577d40_0 .net *"_ivl_50", 0 0, L_0x157cc50;  1 drivers
v0x1577e20_0 .net *"_ivl_52", 0 0, L_0x157cda0;  1 drivers
v0x1577f00_0 .net *"_ivl_54", 0 0, L_0x157ceb0;  1 drivers
v0x1577fe0_0 .net *"_ivl_56", 0 0, L_0x157d0b0;  1 drivers
v0x15780c0_0 .net *"_ivl_58", 0 0, L_0x157d120;  1 drivers
v0x15781a0_0 .net *"_ivl_6", 0 0, L_0x157b430;  1 drivers
v0x1578280_0 .net *"_ivl_60", 0 0, L_0x157d2e0;  1 drivers
v0x1578360_0 .net *"_ivl_62", 0 0, L_0x157d350;  1 drivers
v0x1578440_0 .net *"_ivl_64", 0 0, L_0x157d570;  1 drivers
v0x1578520_0 .net *"_ivl_66", 0 0, L_0x157d5e0;  1 drivers
v0x1578600_0 .net *"_ivl_8", 0 0, L_0x157b630;  1 drivers
v0x15788f0_0 .net "a", 0 0, v0x1575e70_0;  alias, 1 drivers
v0x1578990_0 .net "b", 0 0, v0x1575f10_0;  alias, 1 drivers
v0x1578a80_0 .net "c", 0 0, v0x1575fb0_0;  alias, 1 drivers
v0x1578b70_0 .net "d", 0 0, v0x15760f0_0;  alias, 1 drivers
v0x1578c60_0 .net "out_pos", 0 0, L_0x157d810;  alias, 1 drivers
v0x1578d20_0 .net "out_sop", 0 0, L_0x157bea0;  alias, 1 drivers
S_0x1578ea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x152ea80;
 .timescale -12 -12;
E_0x15169f0 .event anyedge, v0x1579c90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1579c90_0;
    %nor/r;
    %assign/vec4 v0x1579c90_0, 0;
    %wait E_0x15169f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1575340;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15761e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1576280_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1575340;
T_4 ;
    %wait E_0x152d260;
    %load/vec4 v0x1576320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15761e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1575340;
T_5 ;
    %wait E_0x152d100;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %wait E_0x152d100;
    %load/vec4 v0x15761e0_0;
    %store/vec4 v0x1576280_0, 0, 1;
    %fork t_1, S_0x1575670;
    %jmp t_0;
    .scope S_0x1575670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15758b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x15758b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x152d100;
    %load/vec4 v0x15758b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15758b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15758b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1575340;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x152d260;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15760f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1575f10_0, 0;
    %assign/vec4 v0x1575e70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x15761e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1576280_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x152ea80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1579830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1579c90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x152ea80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1579830_0;
    %inv;
    %store/vec4 v0x1579830_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x152ea80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1576050_0, v0x1579e00_0, v0x1579650_0, v0x15796f0_0, v0x1579790_0, v0x15798d0_0, v0x1579b50_0, v0x1579ab0_0, v0x1579a10_0, v0x1579970_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x152ea80;
T_9 ;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x152ea80;
T_10 ;
    %wait E_0x152d260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1579bf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1579bf0_0, 4, 32;
    %load/vec4 v0x1579d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1579bf0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1579bf0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1579bf0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1579b50_0;
    %load/vec4 v0x1579b50_0;
    %load/vec4 v0x1579ab0_0;
    %xor;
    %load/vec4 v0x1579b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1579bf0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1579bf0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1579a10_0;
    %load/vec4 v0x1579a10_0;
    %load/vec4 v0x1579970_0;
    %xor;
    %load/vec4 v0x1579a10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1579bf0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1579bf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1579bf0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/ece241_2013_q2/iter0/response4/top_module.sv";
