





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Interrupts</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-1879741.html">
    <link rel="next" href="rbint-1902806.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-1879741.html">Previous</a></li>


          

<li><a href="rbint-1712194.html">Up</a></li>


          

<li><a href="rbint-1902806.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>Lists</li>
              <li>
                <ul>
                  <li><a href="index.html">Comments</a></li>
                  <li><a href="rbint-7995.html">Interrupts</a></li>
                  <li><a href="rbint-15401.html">Glossary</a></li>
                  <li><a href="rbint-64347.html">Memory</a></li>
                  <li><a href="rbint-180090.html">CMOS</a></li>
                  <li><a href="rbint-250757.html">86 Bugs</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br><span class="line"><span class="ngu">Int 1A Fn B10A  - Pci Bios V2.0c+ - Read Configuration Dword (intel Devices)  <span class="ngb">(Cont.)</span></span></span><br><span class="line"></span><br><span class="line"> 48h   BYTE    ISA Address Decoder Control (see #0865)</span><br><span class="line"> 49h   BYTE    ISA Address Decoder ROM Block Enable (see #0866)</span><br><span class="line"> 4Ah   BYTE    ISA Address Decoder Bottom of Hole (address bits 23-16)</span><br><span class="line"> 4Bh   BYTE    ISA Address Decoder Top of Hole (address bits 23-16)</span><br><span class="line"> 4Ch   BYTE    ISA Controller Recovery Time (see #0883)</span><br><span class="line"> 4Dh   BYTE    ISA Clock Divisor (see #0867)</span><br><span class="line"> 4Eh   BYTE    Utility Bus Chip Select Enable A (see #0868)</span><br><span class="line"> 4Fh   BYTE    Utility Bus Chip Select Enable B (see #0869)</span><br><span class="line"> 50h  4 BYTEs  reserved</span><br><span class="line"> 54h   BYTE    MEMCS# Attribute Register #1 (see #0870)</span><br><span class="line">       attributes for 16K blocks from C0000h-CFFFFh</span><br><span class="line"> 55h   BYTE    MEMCS# Attribute Register #2 (see #0870)</span><br><span class="line">       attributes for 16K blocks from D0000h-DFFFFh</span><br><span class="line"> 56h   BYTE    MEMCS# Attribute Register #3 (see #0870)</span><br><span class="line">       attributes for 16K blocks from E0000h-EFFFFh</span><br><span class="line"> 57h   BYTE    (82378) Scatter/Gather Relocation Base Adress (see #0871)</span><br><span class="line">       (82379AB) reserved</span><br><span class="line"> 58h  8 BYTEs  reserved</span><br><span class="line"> 60h   BYTE    (82378ZB) IRQ0# Route Control (see #0872)</span><br><span class="line"> 61h   BYTE    (82378ZB) IRQ1# Route Control (see #0872)</span><br><span class="line"> 62h   BYTE    (82378ZB) IRQ2# Route Control (see #0872)</span><br><span class="line"> 63h   BYTE    (82378ZB) IRQ3# Route Control (see #0872)</span><br><span class="line"> 64h 12 BYTEs  reserved</span><br><span class="line"> 70h   BYTE    (82378) reserved</span><br><span class="line">       (82379AB, write-only) PIC/APIC Configuration Control</span><br><span class="line">             (see #0873)</span><br><span class="line"> 71h   BYTE    (82378) reserved</span><br><span class="line">       (82379AB, write-only) APIC Base Address Relocation</span><br><span class="line">         (see #0874,MEM FEC00000h)</span><br><span class="line"> 72h 14 BYTEs  reserved</span><br><span class="line"> 80h   WORD    BIOS timer base address (see PORT 0078h)</span><br><span class="line">       bits 15-2 are bits 15-2 of BIOS timer port address</span><br><span class="line">       bit 1: reserved (0)</span><br><span class="line">       bit 0: timer enabled (if disabled, other bits ignored)</span><br><span class="line"> 82h 30 BYTEs  unused???</span><br><span class="line"> A0h   BYTE    SMI Control (see #0875)</span><br><span class="line"> A1h   BYTE    reserved</span><br><span class="line"> A2h   WORD    SMI Enable (see #0876)</span><br><span class="line"> A4h   DWORD   System Event Enable (SEE) (see #0877)</span><br><span class="line"> A8h   BYTE    Fast-Off Timer (in minutes)</span><br><span class="line"> A9h   BYTE    reserved</span><br><span class="line"> AAh   WORD    active SMI Requests (see #0878)</span><br><span class="line"> ACh   BYTE    (82378ZB) Clock Throttle STPCLK# Low Timer</span><br><span class="line">       duration of STPCLK# low period in 32 microsecond units</span><br><span class="line"> ADh   BYTE    reserved</span><br><span class="line"> AEh   BYTE    (82378ZB) Clock Throttle STPCLK# High Timer</span><br><span class="line">       duration of STPCLK# high period in 32 microsecond units</span><br><span class="line"> AFh 81 BYTEs  reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0851,#0911,PORT 040Ah&#34;82378ZB&#34;</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378/82379 PCI Control:</span><br><span class="line">Bit(s) Description (Table 0861)</span><br><span class="line"> 7 reserved (0)</span><br><span class="line"> 6 DMA Reserved Page Register Aliasing Control</span><br><span class="line">   =0 alias PORT 80h-8Fh to PORT 90h-9Fh</span><br><span class="line"> 5 Interrupt Acknowledge Enable</span><br><span class="line">   =0 ignore INTA cycles on the PCI bus, but still allow 8259 register</span><br><span class="line">     access and poll-mode functions</span><br><span class="line"> 4-3   Subtractive Decoding Sample Point</span><br><span class="line">   00 slow sample point</span><br><span class="line">   01 typical</span><br><span class="line">   10 fast sample point</span><br><span class="line">   11 reserved</span><br><span class="line"> 2 PCI Posted Write Buffer Enable</span><br><span class="line"> 1 ISA Master Line Buffer Configuration</span><br><span class="line">   =0 single-transaction mode</span><br><span class="line">   =1 eight-byte mode for ISA bus master transfers</span><br><span class="line"> 0 DMA Line Buffer Configuration</span><br><span class="line">   =0 single-transaction mode</span><br><span class="line">   =1 eight-byte mode</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0862</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378/82379 PCI Arbiter Control:</span><br><span class="line">Bit(s) Description (Table 0862)</span><br><span class="line"> 7-5   reserveed (0)</span><br><span class="line"> 4-3   Master Retry Timer</span><br><span class="line">   00 disabled (retries never masked)</span><br><span class="line">   01 retries unmasked after 16 PCICLKs</span><br><span class="line">   10 retries unmasked after 32 PCICLKs</span><br><span class="line">   11 retries unmasked after 64 PCICLKs</span><br><span class="line"> 2 Bus Park</span><br><span class="line">   =1 park CPUREQ# on PCI bus when 82378 detects PCI bus idle</span><br><span class="line"> 1 Bus Lock</span><br><span class="line">   =0 resource lock</span><br><span class="line">   =1 Bus lock</span><br><span class="line"> 0 Guaranteed Access Time</span><br><span class="line">   =1 ISA bus masters are guaranteed 2.5 microsecond CHRDY time-out</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0861</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378/82379 PCI Arbiter Priority Control:</span><br><span class="line">Bit(s) Description (Table 0863)</span><br><span class="line"> 7 bank 3 rotate control</span><br><span class="line"> 6 bank 2 rotate control</span><br><span class="line"> 5 bank 1 rotate control</span><br><span class="line"> 4 bank 0 rotate control</span><br><span class="line"> 3 bank 2 fixed priority mode select B</span><br><span class="line"> 2 bank 2 fixed priority mode select A</span><br><span class="line"> 1 bank 1 fixed priority mode select</span><br><span class="line"> 0 bank 0 fixed priority mode select</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  if both &#39;rotate&#39; and &#39;fixed&#39; bits are set for a given bank,</span><br><span class="line">     that bank will be in rotating-priority mode</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0862</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378/82379 MEMCS# Control Register:</span><br><span class="line">Bit(s) Description (Table 0864)</span><br><span class="line"> 7-5   reserved (0)</span><br><span class="line"> 4 MEMCS# Master Enable</span><br><span class="line"> 3 write enable for 0F0000h-0FFFFFh</span><br><span class="line"> 2 read enable for 0F0000h-0FFFFFh</span><br><span class="line"> 1 write enable for 080000h-09FFFFh</span><br><span class="line"> 0 read enable for 080000h-09FFFFh</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378/82379 ISA Address Decoder Control Register:</span><br><span class="line">Bit(s) Description (Table 0865)</span><br><span class="line"> 7-4   ISA memory cycle forwarding to PCI</span><br><span class="line">   0000-1111 = 1M-16M top of ISA memory; any accesses above programmed</span><br><span class="line">         limit are forwarded to PCI bus</span><br><span class="line"> 3-0   ISA/DMA memory cycle to PCI bus enables</span><br><span class="line">   bit 3: 896K-960K (E000h-EFFFh)</span><br><span class="line">   bit 2: 640K-768K (A000h-BFFFh)</span><br><span class="line">   bit 1: 512K-640K (8000h-9FFFh)</span><br><span class="line">   bit 0: 0K-512K   (0000h-7FFFh)</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0866</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378/82379 ISA Address Decoder ROM Block Enable:</span><br><span class="line">Bit(s) Description (Table 0866)</span><br><span class="line"> 7 enable 880K-896K (EC00h-EFFFh)</span><br><span class="line"> 6 enable 864K-880K (E800h-EBFFh)</span><br><span class="line"> 5 enable 848K-864K (E400h-E7FFh)</span><br><span class="line"> 4 enable 832K-848K (E000h-E3FFh)</span><br><span class="line"> 3 enable 816K-832K (DC00h-DFFFh)</span><br><span class="line"> 2 enabel 800K-816K (D800h-DBFFh)</span><br><span class="line"> 1 enable 784K-800K (D400h-D7FFh)</span><br><span class="line"> 0 enable 768K-784K (D000h-D3FFh)</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  ISA accesses within any enabled ranges are forwarded to the PCI bus</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0865</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378/82379 ISA Clock Divisor Register:</span><br><span class="line">Bit(s) Description (Table 0867)</span><br><span class="line"> 7 reserved (0)</span><br><span class="line"> 6 enable positive decode of upper 64K BIOS at 000F0000h-000FFFFFh,</span><br><span class="line">     FFEF0000h-FFEFFFFFh, and FFFF0000h-FFFFFFFFh</span><br><span class="line"> 5 coprocessor error enable</span><br><span class="line">   =1 FERR# is driven onto IRQ13</span><br><span class="line"> 4 IRQ12/Mouse Function Enable</span><br><span class="line">   =0 standard IRQ12</span><br><span class="line">   =1 mouse</span><br><span class="line"> 3 RSTDRV enable</span><br><span class="line">   =1 assert RSTDRV until this bit cleared (for use in changing ISA bus</span><br><span class="line">     speed)</span><br><span class="line"> 2-0   PCICLK-to-ISA SYSCLK divisor</span><br><span class="line">   000 4</span><br><span class="line">   001 3</span><br><span class="line">   other   reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0865</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378/82379 Utility Bus Chip Select A Register:</span><br><span class="line">Bit(s) Description (Table 0868)</span><br><span class="line"> 7 extended BIOS enable (decode accesses to FFF80000h-FFFDFFFFh)</span><br><span class="line"> 6 lower BIOS enable (decode accesses to E0000h-EFFFFh,</span><br><span class="line">     FFEE0000h-FFEEFFFFh, and FFFE0000h-FFFEFFFFh)</span><br><span class="line"> 5 (82378ZB) floppy disk primary/secondary address select</span><br><span class="line">   =1 use secondary address range</span><br><span class="line"> 4 (82378ZB) IDE Decode enable</span><br><span class="line"> 3,2   floppy disk address locations enable</span><br><span class="line"> 1 keyboard controller address location enable</span><br><span class="line">   enables I/O addresses 60h,62h,64h,66h (82378ZB) or 60h/64h (82379AB)</span><br><span class="line"> 0 RTC address location enabled</span><br><span class="line">   =1 enable decode of I/O ports 70h-77h</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0885,#0869</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378ZB/82379 Utility Bus Chip Select B Register:</span><br><span class="line">Bit(s) Description (Table 0869)</span><br><span class="line"> 7 configuration RAM decode enable</span><br><span class="line">   =1 permit write accesses to I/O port 0C00h and r/w to ports 08xxh</span><br><span class="line"> 6 enable PORT 0092h</span><br><span class="line"> 5-4   parallel port enable</span><br><span class="line">   00 LPT1 (ports 03BCh-03BFh)</span><br><span class="line">   01 LPT2 (ports 0378h-037Fh)</span><br><span class="line">   10 LPT3 (ports 0278h-027Fh)</span><br><span class="line">   11 disabled</span><br><span class="line"> 3-2   serial port B enable</span><br><span class="line">   00 COM1 (03F8h-03FFh)</span><br><span class="line">   01 COM2 (02F8h-02FFh)</span><br><span class="line">   10 reserved</span><br><span class="line">   11 port B disabled</span><br><span class="line"> 1-0   serial port A enable</span><br><span class="line">   00 COM1 (03F8h-03FFh)</span><br><span class="line">   01 COM2 (02F8h-02FFh)</span><br><span class="line">   10 reserved</span><br><span class="line">   11 port A disabled</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  if both serial ports are set to the same address, port B is disabled</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0868,PORT 0092h</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378/82379 MEMCS# Attribute Register 1/2/3:</span><br><span class="line">Bit(s) Description (Table 0870)</span><br><span class="line"> 7 write-enable xC000h-xFFFFh expansion ROM</span><br><span class="line"> 6 read-enable xC000h-xFFFFh expansion ROM</span><br><span class="line"> 5 write-enable x8000h-xBFFFh expansion ROM</span><br><span class="line"> 4 read-enable x8000h-xBFFFh expansion ROM</span><br><span class="line"> 3 write-enable x4000h-x7FFFh expansion ROM</span><br><span class="line"> 2 read-enable x4000h-x7FFFh expansion ROM</span><br><span class="line"> 1 write-enable x0000h-x3FFFh expansion ROM</span><br><span class="line"> 0 read-enable x0000h-x3FFFh expansion ROM</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  x = C/D/E depending on the attribute register</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378ZB Scatter Gather Relocation Base Address:</span><br><span class="line">Bit(s) Description (Table 0871)</span><br><span class="line"> 7-0   bits 15-8 of base address for scatter/gather I/O ports</span><br><span class="line">   (default 04h; low 8 bits of address are always 10h-3Fh)</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0870,#0872,PORT 040Ah&#34;82378ZB&#34;,#P038</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378/82379 PCI IRQ Route Control Register:</span><br><span class="line">Bit(s) Description (Table 0872)</span><br><span class="line"> 7 disable IRQ routing</span><br><span class="line"> 6-4   reserved (0)</span><br><span class="line"> 3-0   ISA IRQ number to which to route the PCI IRQ</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  IRQs 0-2, 8, and 13 are reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0911</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82379AB PIC/APIC Configuration Control Register:</span><br><span class="line">Bit(s) Description (Table 0873)</span><br><span class="line"> 7-2   reserved</span><br><span class="line"> 1 SMI Routing Control</span><br><span class="line">   =1 SMI via APIC</span><br><span class="line">   =0 SMI via SMI# signal</span><br><span class="line"> 0 INT Routing Control</span><br><span class="line">   =1 INT disabled (requires that APIC be enabled)</span><br><span class="line">   =0 INT enabled</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0874</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82379AB/82371 APIC Base Address Relocation:</span><br><span class="line">Bit(s) Description (Table 0874)</span><br><span class="line"> 7 reserved</span><br><span class="line"> 6 (82379AB) reserved</span><br><span class="line"> 6 (82371) A12 mask</span><br><span class="line">   =1 ignore address bit 12 in APIC address</span><br><span class="line"> 5-0   bits 15-10 of APIC memory address (ORed with FEC00000h to form base</span><br><span class="line">     address)</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0911,#0873,MEM FEC00000h</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82378/82379 SMI Control Register:</span><br><span class="line">Bit(s) Description (Table 0875)</span><br><span class="line"> 7 reserved</span><br><span class="line"> 6 (82378) reserved</span><br><span class="line">   (82379) require Stop Grant bus cycle before asserting STPCLK#</span><br><span class="line"> 5-4   reserved</span><br><span class="line"> 3 Fast-Off Timer freeze</span><br><span class="line"> 2 STPCLK# scaling enable</span><br><span class="line">   =1 enable Clock Throttle bytes in PCI configuration space</span><br><span class="line"> 1 STPCLK# signal enable</span><br><span class="line">   =1 assert STPCLK# on read from PORT 00B2h</span><br><span class="line"> 0 SMI# Gate</span><br><span class="line">   =1 enable SMI# on system management interrupt</span><br><span class="line"></span><br><span class="line"><span class="ngb">Notes:</span> bit 1 is cleared either with an explicit write of 0 here, or by any</span><br><span class="line">     write to PORT 00B2h</span><br><span class="line">   bit 0 does not affect the recording of SMI events, so a pending SMI</span><br><span class="line">     will cause an immediate SMI# when the bit is set</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0876,#0877,#0920,PORT 00B2h</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371/82378/82379 SMI Enable Register:</span><br><span class="line">Bit(s) Description (Table 0876)</span><br><span class="line"> 15-9  reserved</span><br><span class="line"> 8 (82371SB only) Legacy USB SMI enable</span><br><span class="line"> 7 APMC Write SMI enable</span><br><span class="line">   =1 generate SMI on write to PORT 00B2h</span><br><span class="line"> 6 EXTSMI# SMI enable</span><br><span class="line"> 5 Fast-Off Timer SMI enable</span><br><span class="line"> 4 IRQ12 (PS/2 mouse) SMI enable</span><br><span class="line"> 3 IRQ8 (RTC alarm) SMI enable</span><br><span class="line"> 2 IRQ4 (COM1/COM3) SMI enable</span><br><span class="line"> 1 IRQ3 (COM2/COM4) SMI enable</span><br><span class="line"> 0 IRQ1 (keyboard) SMI enable</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0875,#0877,#0911,PORT 00B2h</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371/82378/82379 System Event Enable Register:</span><br><span class="line">Bit(s) Description (Table 0877)</span><br><span class="line"> 31    Fast-Off SMI enable (system and break events)</span><br><span class="line"> 30    (82379 only) Fast-Off Interrupt Enable (break events only)</span><br><span class="line"> 30    (82371 only) INTR enable (break events only)</span><br><span class="line"> 29    Fast-Off NMI enable (system and break events)</span><br><span class="line"> 28    (82371SB only) Fast-Off APIC enable (break events only)</span><br><span class="line"> 27    (82379 only) Fast-Off COM enable (system events only)</span><br><span class="line"> 26    (82379 only) Fast-Off LPT enable (system events only)</span><br><span class="line"> 25    (82379 only) Fast-Off Drive enable (system events only)</span><br><span class="line"> 24    (82379 only) Fast-Off DMA enable (system events only)</span><br><span class="line"> 23-16 reserved</span><br><span class="line"> 15-3  Fast-Off IRQ (15-3) enable (system and break events)</span><br><span class="line"> 2 reserved</span><br><span class="line"> 1-0   Fast-Off IRQ (1-0) enable (system and break events)</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  any enabled system event restarts the Fast-Off Timer, thus preventing</span><br><span class="line">     a Fast-Off powerdown; any enabled break event awakens the system from</span><br><span class="line">     powerdown</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0875,#0876,#0878,#0911</span><br><span class="line"></span><br><span class="line">Bitfields for Intel 82371/82378/82379 SMI Request Register:</span><br><span class="line">Bit(s) Description (Table 0878)</span><br><span class="line"> 15-9  reserved</span><br><span class="line"> 8 (82371SB only) Legacy USB SMI status</span><br><span class="line"> 7 APM SMI Status (write to PORT 00B2h triggered SMI)</span><br><span class="line"> 6 EXTSMI# SMI Status (EXTSMI# line triggered SMI)</span><br><span class="line"> 5 Fast-Off Timer expired</span><br><span class="line"> 4 IRQ12 triggered SMI</span><br><span class="line"> 3 IRQ8 triggered SMI</span><br><span class="line"> 2 IRQ4 triggered SMI</span><br><span class="line"> 1 IRQ3 triggered SMI</span><br><span class="line"> 0 IRQ1 triggered SMI</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  software must explicitly reset the appropriate bits</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0860,#0877,#0911</span><br><span class="line"></span><br><span class="line">Format of PCI Configuration data for Intel 82425EX PSC:</span><br><span class="line">Offset Size    Description (Table 0879)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 8086h, device ID 0486h)</span><br><span class="line"> 40h   BYTE    PCI control register (see #0880)</span><br><span class="line"> 41h  3 BYTEs  ???</span><br><span class="line"> 44h   BYTE    host device control register (see #0881)</span><br><span class="line"></span><br><span class="line"><span class="ngb">.NG limit reached, continued in next section...</span></span><br></pre>
  
  
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:34:52</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

