\doxysubsubsubsection{Peripheral USART get clock source}
\hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx}{}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx}\index{Peripheral USART get clock source@{Peripheral USART get clock source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx_ga5c96124e7cbc14a822f6cb241063fdad}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE}}~RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx_ga57e5ecf906c6ade45dffef3eb0ca550a}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE}}~RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx_ga5c96124e7cbc14a822f6cb241063fdad}\index{Peripheral USART get clock source@{Peripheral USART get clock source}!LL\_RCC\_USART1\_CLKSOURCE@{LL\_RCC\_USART1\_CLKSOURCE}}
\index{LL\_RCC\_USART1\_CLKSOURCE@{LL\_RCC\_USART1\_CLKSOURCE}!Peripheral USART get clock source@{Peripheral USART get clock source}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_RCC\_USART1\_CLKSOURCE}{LL\_RCC\_USART1\_CLKSOURCE}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___u_s_a_r_tx_ga5c96124e7cbc14a822f6cb241063fdad} 
\#define LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE~RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}

USART1 Clock source selection \Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx_ga57e5ecf906c6ade45dffef3eb0ca550a}\index{Peripheral USART get clock source@{Peripheral USART get clock source}!LL\_RCC\_USART2\_CLKSOURCE@{LL\_RCC\_USART2\_CLKSOURCE}}
\index{LL\_RCC\_USART2\_CLKSOURCE@{LL\_RCC\_USART2\_CLKSOURCE}!Peripheral USART get clock source@{Peripheral USART get clock source}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_RCC\_USART2\_CLKSOURCE}{LL\_RCC\_USART2\_CLKSOURCE}}
{\footnotesize\ttfamily \label{group___r_c_c___l_l___e_c___u_s_a_r_tx_ga57e5ecf906c6ade45dffef3eb0ca550a} 
\#define LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE~RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL}

USART2 Clock source selection 