
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010738  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008c8  080108c8  080108c8  000118c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011190  08011190  0001307c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011190  08011190  00012190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011198  08011198  0001307c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011198  08011198  00012198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801119c  0801119c  0001219c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080111a0  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003364  20000080  0801121c  00013080  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200033e4  0801121c  000133e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001307c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022915  00000000  00000000  000130ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005e3b  00000000  00000000  000359c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fc0  00000000  00000000  0003b800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001815  00000000  00000000  0003d7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ae55  00000000  00000000  0003efd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ac74  00000000  00000000  00069e2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb025  00000000  00000000  00094a9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018fac3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008a7c  00000000  00000000  0018fb08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00198584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080108b0 	.word	0x080108b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	080108b0 	.word	0x080108b0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	4611      	mov	r1, r2
 8000648:	461a      	mov	r2, r3
 800064a:	460b      	mov	r3, r1
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	4613      	mov	r3, r2
 8000650:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d011      	beq.n	800067c <has_header_tail+0x40>
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d90e      	bls.n	800067c <has_header_tail+0x40>
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	79fa      	ldrb	r2, [r7, #7]
 8000664:	429a      	cmp	r2, r3
 8000666:	d109      	bne.n	800067c <has_header_tail+0x40>
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	3b01      	subs	r3, #1
 800066c:	68fa      	ldr	r2, [r7, #12]
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	79ba      	ldrb	r2, [r7, #6]
 8000674:	429a      	cmp	r2, r3
 8000676:	d101      	bne.n	800067c <has_header_tail+0x40>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <has_header_tail+0x42>
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr

0800068a <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 800068a:	b580      	push	{r7, lr}
 800068c:	b084      	sub	sp, #16
 800068e:	af00      	add	r7, sp, #0
 8000690:	60f8      	str	r0, [r7, #12]
 8000692:	60b9      	str	r1, [r7, #8]
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	4613      	mov	r3, r2
 8000698:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d003      	beq.n	80006a8 <frame_expect_req+0x1e>
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d202      	bcs.n	80006ae <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ac:	e012      	b.n	80006d4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80006ae:	2355      	movs	r3, #85	@ 0x55
 80006b0:	22aa      	movs	r2, #170	@ 0xaa
 80006b2:	68b9      	ldr	r1, [r7, #8]
 80006b4:	68f8      	ldr	r0, [r7, #12]
 80006b6:	f7ff ffc1 	bl	800063c <has_header_tail>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d005      	beq.n	80006cc <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	3301      	adds	r3, #1
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	79fa      	ldrb	r2, [r7, #7]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d002      	beq.n	80006d2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80006cc:	f06f 0301 	mvn.w	r3, #1
 80006d0:	e000      	b.n	80006d4 <frame_expect_req+0x4a>
	return PROTO_OK;
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <encoder_status_req_decoder>:
#include "Protocol/Requests/encoder_status_request.h"

int encoder_status_req_decoder(const uint8_t *raw, uint32_t len, encoder_status_req_t *out) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d002      	beq.n	80006f4 <encoder_status_req_decoder+0x18>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d102      	bne.n	80006fa <encoder_status_req_decoder+0x1e>
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	e011      	b.n	800071e <encoder_status_req_decoder+0x42>
    int st = frame_expect_req(raw, len, REQ_ENCODER_STATUS, 4);
 80006fa:	2304      	movs	r3, #4
 80006fc:	2225      	movs	r2, #37	@ 0x25
 80006fe:	68b9      	ldr	r1, [r7, #8]
 8000700:	68f8      	ldr	r0, [r7, #12]
 8000702:	f7ff ffc2 	bl	800068a <frame_expect_req>
 8000706:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <encoder_status_req_decoder+0x36>
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	e005      	b.n	800071e <encoder_status_req_decoder+0x42>
    out->frameId = raw[2];
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	3302      	adds	r3, #2
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	701a      	strb	r2, [r3, #0]
    return PROTO_OK;
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000726:	b480      	push	{r7}
 8000728:	b085      	sub	sp, #20
 800072a:	af00      	add	r7, sp, #0
 800072c:	60f8      	str	r0, [r7, #12]
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	4611      	mov	r1, r2
 8000732:	461a      	mov	r2, r3
 8000734:	460b      	mov	r3, r1
 8000736:	71fb      	strb	r3, [r7, #7]
 8000738:	4613      	mov	r3, r2
 800073a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d011      	beq.n	8000766 <has_header_tail+0x40>
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d90e      	bls.n	8000766 <has_header_tail+0x40>
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	79fa      	ldrb	r2, [r7, #7]
 800074e:	429a      	cmp	r2, r3
 8000750:	d109      	bne.n	8000766 <has_header_tail+0x40>
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	3b01      	subs	r3, #1
 8000756:	68fa      	ldr	r2, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	79ba      	ldrb	r2, [r7, #6]
 800075e:	429a      	cmp	r2, r3
 8000760:	d101      	bne.n	8000766 <has_header_tail+0x40>
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <has_header_tail+0x42>
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b21b      	sxth	r3, r3
 8000782:	021b      	lsls	r3, r3, #8
 8000784:	b21a      	sxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	3301      	adds	r3, #1
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b21b      	sxth	r3, r3
 800078e:	4313      	orrs	r3, r2
 8000790:	b21b      	sxth	r3, r3
 8000792:	b29b      	uxth	r3, r3
}
 8000794:	4618      	mov	r0, r3
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	4613      	mov	r3, r2
 80007ae:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <frame_expect_req+0x1e>
 80007b6:	68ba      	ldr	r2, [r7, #8]
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d202      	bcs.n	80007c4 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80007be:	f04f 33ff 	mov.w	r3, #4294967295
 80007c2:	e012      	b.n	80007ea <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80007c4:	2355      	movs	r3, #85	@ 0x55
 80007c6:	22aa      	movs	r2, #170	@ 0xaa
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	68f8      	ldr	r0, [r7, #12]
 80007cc:	f7ff ffab 	bl	8000726 <has_header_tail>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	3301      	adds	r3, #1
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	79fa      	ldrb	r2, [r7, #7]
 80007de:	429a      	cmp	r2, r3
 80007e0:	d002      	beq.n	80007e8 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80007e2:	f06f 0301 	mvn.w	r3, #1
 80007e6:	e000      	b.n	80007ea <frame_expect_req+0x4a>
	return PROTO_OK;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d002      	beq.n	800080a <led_ctrl_req_decoder+0x18>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d102      	bne.n	8000810 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
 800080e:	e02a      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	2b2a      	cmp	r3, #42	@ 0x2a
 8000814:	d902      	bls.n	800081c <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 8000816:	f06f 0303 	mvn.w	r3, #3
 800081a:	e024      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 800081c:	2309      	movs	r3, #9
 800081e:	2207      	movs	r2, #7
 8000820:	68b9      	ldr	r1, [r7, #8]
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f7ff ffbc 	bl	80007a0 <frame_expect_req>
 8000828:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <led_ctrl_req_decoder+0x42>
        return st;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	e018      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3302      	adds	r3, #2
 8000838:	781a      	ldrb	r2, [r3, #0]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	3303      	adds	r3, #3
 8000842:	781a      	ldrb	r2, [r3, #0]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3304      	adds	r3, #4
 800084c:	781a      	ldrb	r2, [r3, #0]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	3305      	adds	r3, #5
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ff8c 	bl	8000774 <be16_read>
 800085c:	4603      	mov	r3, r0
 800085e:	461a      	mov	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800086e:	b480      	push	{r7}
 8000870:	b085      	sub	sp, #20
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
 8000876:	60b9      	str	r1, [r7, #8]
 8000878:	4611      	mov	r1, r2
 800087a:	461a      	mov	r2, r3
 800087c:	460b      	mov	r3, r1
 800087e:	71fb      	strb	r3, [r7, #7]
 8000880:	4613      	mov	r3, r2
 8000882:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d011      	beq.n	80008ae <has_header_tail+0x40>
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d90e      	bls.n	80008ae <has_header_tail+0x40>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	79fa      	ldrb	r2, [r7, #7]
 8000896:	429a      	cmp	r2, r3
 8000898:	d109      	bne.n	80008ae <has_header_tail+0x40>
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	3b01      	subs	r3, #1
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	4413      	add	r3, r2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d101      	bne.n	80008ae <has_header_tail+0x40>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e000      	b.n	80008b0 <has_header_tail+0x42>
 80008ae:	2300      	movs	r3, #0
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	4613      	mov	r3, r2
 80008ca:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d003      	beq.n	80008da <frame_expect_req+0x1e>
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d202      	bcs.n	80008e0 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80008da:	f04f 33ff 	mov.w	r3, #4294967295
 80008de:	e012      	b.n	8000906 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80008e0:	2355      	movs	r3, #85	@ 0x55
 80008e2:	22aa      	movs	r2, #170	@ 0xaa
 80008e4:	68b9      	ldr	r1, [r7, #8]
 80008e6:	68f8      	ldr	r0, [r7, #12]
 80008e8:	f7ff ffc1 	bl	800086e <has_header_tail>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d005      	beq.n	80008fe <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	3301      	adds	r3, #1
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	79fa      	ldrb	r2, [r7, #7]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d002      	beq.n	8000904 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80008fe:	f06f 0301 	mvn.w	r3, #1
 8000902:	e000      	b.n	8000906 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000904:	2300      	movs	r3, #0
}
 8000906:	4618      	mov	r0, r3
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <move_end_req_decoder>:
#include "Protocol/Requests/move_end_request.h"

int move_end_req_decoder(const uint8_t *raw, uint32_t len, move_end_req_t *out) {
 800090e:	b580      	push	{r7, lr}
 8000910:	b086      	sub	sp, #24
 8000912:	af00      	add	r7, sp, #0
 8000914:	60f8      	str	r0, [r7, #12]
 8000916:	60b9      	str	r1, [r7, #8]
 8000918:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d002      	beq.n	8000926 <move_end_req_decoder+0x18>
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d102      	bne.n	800092c <move_end_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000926:	f04f 33ff 	mov.w	r3, #4294967295
 800092a:	e011      	b.n	8000950 <move_end_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_END, 4);
 800092c:	2304      	movs	r3, #4
 800092e:	2206      	movs	r2, #6
 8000930:	68b9      	ldr	r1, [r7, #8]
 8000932:	68f8      	ldr	r0, [r7, #12]
 8000934:	f7ff ffc2 	bl	80008bc <frame_expect_req>
 8000938:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <move_end_req_decoder+0x36>
		return st;
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	e005      	b.n	8000950 <move_end_req_decoder+0x42>
	out->frameId = raw[2];
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	3302      	adds	r3, #2
 8000948:	781a      	ldrb	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 800094e:	2300      	movs	r3, #0
}
 8000950:	4618      	mov	r0, r3
 8000952:	3718      	adds	r7, #24
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	4611      	mov	r1, r2
 8000964:	461a      	mov	r2, r3
 8000966:	460b      	mov	r3, r1
 8000968:	71fb      	strb	r3, [r7, #7]
 800096a:	4613      	mov	r3, r2
 800096c:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d011      	beq.n	8000998 <has_header_tail+0x40>
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	2b01      	cmp	r3, #1
 8000978:	d90e      	bls.n	8000998 <has_header_tail+0x40>
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	79fa      	ldrb	r2, [r7, #7]
 8000980:	429a      	cmp	r2, r3
 8000982:	d109      	bne.n	8000998 <has_header_tail+0x40>
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	3b01      	subs	r3, #1
 8000988:	68fa      	ldr	r2, [r7, #12]
 800098a:	4413      	add	r3, r2
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	79ba      	ldrb	r2, [r7, #6]
 8000990:	429a      	cmp	r2, r3
 8000992:	d101      	bne.n	8000998 <has_header_tail+0x40>
 8000994:	2301      	movs	r3, #1
 8000996:	e000      	b.n	800099a <has_header_tail+0x42>
 8000998:	2300      	movs	r3, #0
}
 800099a:	4618      	mov	r0, r3
 800099c:	3714      	adds	r7, #20
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 80009a6:	b480      	push	{r7}
 80009a8:	b083      	sub	sp, #12
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b21b      	sxth	r3, r3
 80009b4:	021b      	lsls	r3, r3, #8
 80009b6:	b21a      	sxth	r2, r3
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3301      	adds	r3, #1
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	b21b      	sxth	r3, r3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	b21b      	sxth	r3, r3
 80009c4:	b29b      	uxth	r3, r3
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr

080009d2 <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 80009d2:	b480      	push	{r7}
 80009d4:	b083      	sub	sp, #12
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	061a      	lsls	r2, r3, #24
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3301      	adds	r3, #1
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	041b      	lsls	r3, r3, #16
 80009e8:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3302      	adds	r3, #2
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	021b      	lsls	r3, r3, #8
 80009f2:	4313      	orrs	r3, r2
 80009f4:	687a      	ldr	r2, [r7, #4]
 80009f6:	3203      	adds	r2, #3
 80009f8:	7812      	ldrb	r2, [r2, #0]
 80009fa:	4313      	orrs	r3, r2
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	603b      	str	r3, [r7, #0]
 8000a14:	4613      	mov	r3, r2
 8000a16:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d003      	beq.n	8000a26 <frame_expect_req+0x1e>
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	429a      	cmp	r2, r3
 8000a24:	d202      	bcs.n	8000a2c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2a:	e012      	b.n	8000a52 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000a2c:	2355      	movs	r3, #85	@ 0x55
 8000a2e:	22aa      	movs	r2, #170	@ 0xaa
 8000a30:	68b9      	ldr	r1, [r7, #8]
 8000a32:	68f8      	ldr	r0, [r7, #12]
 8000a34:	f7ff ff90 	bl	8000958 <has_header_tail>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d005      	beq.n	8000a4a <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3301      	adds	r3, #1
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	79fa      	ldrb	r2, [r7, #7]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d002      	beq.n	8000a50 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000a4a:	f06f 0301 	mvn.w	r3, #1
 8000a4e:	e000      	b.n	8000a52 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3710      	adds	r7, #16
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <move_queue_add_req_decoder>:
#include "Protocol/Requests/move_queue_add_request.h"

int move_queue_add_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_add_req_t *out) {
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b086      	sub	sp, #24
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	60f8      	str	r0, [r7, #12]
 8000a62:	60b9      	str	r1, [r7, #8]
 8000a64:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d002      	beq.n	8000a72 <move_queue_add_req_decoder+0x18>
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d102      	bne.n	8000a78 <move_queue_add_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000a72:	f04f 33ff 	mov.w	r3, #4294967295
 8000a76:	e09a      	b.n	8000bae <move_queue_add_req_decoder+0x154>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_ADD, 42);
 8000a78:	232a      	movs	r3, #42	@ 0x2a
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	68b9      	ldr	r1, [r7, #8]
 8000a7e:	68f8      	ldr	r0, [r7, #12]
 8000a80:	f7ff ffc2 	bl	8000a08 <frame_expect_req>
 8000a84:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <move_queue_add_req_decoder+0x36>
		return st;
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	e08e      	b.n	8000bae <move_queue_add_req_decoder+0x154>
	out->frameId = raw[2];
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	3302      	adds	r3, #2
 8000a94:	781a      	ldrb	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	701a      	strb	r2, [r3, #0]
	out->dirMask = raw[3];
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3303      	adds	r3, #3
 8000a9e:	781a      	ldrb	r2, [r3, #0]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	705a      	strb	r2, [r3, #1]
	out->vx = be16_read(&raw[4]);
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	3304      	adds	r3, #4
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff7c 	bl	80009a6 <be16_read>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	805a      	strh	r2, [r3, #2]
	out->sx = be32_read(&raw[6]);
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	3306      	adds	r3, #6
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff ff89 	bl	80009d2 <be32_read>
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	605a      	str	r2, [r3, #4]
	out->vy = be16_read(&raw[10]);
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	330a      	adds	r3, #10
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff ff6b 	bl	80009a6 <be16_read>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	811a      	strh	r2, [r3, #8]
	out->sy = be32_read(&raw[12]);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	330c      	adds	r3, #12
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff ff78 	bl	80009d2 <be32_read>
 8000ae2:	4602      	mov	r2, r0
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	60da      	str	r2, [r3, #12]
	out->vz = be16_read(&raw[16]);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	3310      	adds	r3, #16
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff ff5a 	bl	80009a6 <be16_read>
 8000af2:	4603      	mov	r3, r0
 8000af4:	461a      	mov	r2, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	821a      	strh	r2, [r3, #16]
	out->sz = be32_read(&raw[18]);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	3312      	adds	r3, #18
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff ff67 	bl	80009d2 <be32_read>
 8000b04:	4602      	mov	r2, r0
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	615a      	str	r2, [r3, #20]
	out->kp_x = be16_read(&raw[22]);
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	3316      	adds	r3, #22
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff ff49 	bl	80009a6 <be16_read>
 8000b14:	4603      	mov	r3, r0
 8000b16:	461a      	mov	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	831a      	strh	r2, [r3, #24]
	out->ki_x = be16_read(&raw[24]);
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	3318      	adds	r3, #24
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff ff40 	bl	80009a6 <be16_read>
 8000b26:	4603      	mov	r3, r0
 8000b28:	461a      	mov	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	835a      	strh	r2, [r3, #26]
	out->kd_x = be16_read(&raw[26]);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	331a      	adds	r3, #26
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff ff37 	bl	80009a6 <be16_read>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	839a      	strh	r2, [r3, #28]
	out->kp_y = be16_read(&raw[28]);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	331c      	adds	r3, #28
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff ff2e 	bl	80009a6 <be16_read>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	83da      	strh	r2, [r3, #30]
	out->ki_y = be16_read(&raw[30]);
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	331e      	adds	r3, #30
 8000b56:	4618      	mov	r0, r3
 8000b58:	f7ff ff25 	bl	80009a6 <be16_read>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	461a      	mov	r2, r3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	841a      	strh	r2, [r3, #32]
	out->kd_y = be16_read(&raw[32]);
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	3320      	adds	r3, #32
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff1c 	bl	80009a6 <be16_read>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	461a      	mov	r2, r3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	845a      	strh	r2, [r3, #34]	@ 0x22
	out->kp_z = be16_read(&raw[34]);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	3322      	adds	r3, #34	@ 0x22
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff ff13 	bl	80009a6 <be16_read>
 8000b80:	4603      	mov	r3, r0
 8000b82:	461a      	mov	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	849a      	strh	r2, [r3, #36]	@ 0x24
	out->ki_z = be16_read(&raw[36]);
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	3324      	adds	r3, #36	@ 0x24
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff ff0a 	bl	80009a6 <be16_read>
 8000b92:	4603      	mov	r3, r0
 8000b94:	461a      	mov	r2, r3
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	84da      	strh	r2, [r3, #38]	@ 0x26
	out->kd_z = be16_read(&raw[38]);
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	3326      	adds	r3, #38	@ 0x26
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ff01 	bl	80009a6 <be16_read>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	851a      	strh	r2, [r3, #40]	@ 0x28
	return PROTO_OK;
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3718      	adds	r7, #24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000bb6:	b480      	push	{r7}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	4611      	mov	r1, r2
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	71fb      	strb	r3, [r7, #7]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d011      	beq.n	8000bf6 <has_header_tail+0x40>
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d90e      	bls.n	8000bf6 <has_header_tail+0x40>
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	79fa      	ldrb	r2, [r7, #7]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d109      	bne.n	8000bf6 <has_header_tail+0x40>
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	3b01      	subs	r3, #1
 8000be6:	68fa      	ldr	r2, [r7, #12]
 8000be8:	4413      	add	r3, r2
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	79ba      	ldrb	r2, [r7, #6]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d101      	bne.n	8000bf6 <has_header_tail+0x40>
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	e000      	b.n	8000bf8 <has_header_tail+0x42>
 8000bf6:	2300      	movs	r3, #0
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr

08000c04 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	4613      	mov	r3, r2
 8000c12:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d003      	beq.n	8000c22 <frame_expect_req+0x1e>
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d202      	bcs.n	8000c28 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
 8000c26:	e012      	b.n	8000c4e <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000c28:	2355      	movs	r3, #85	@ 0x55
 8000c2a:	22aa      	movs	r2, #170	@ 0xaa
 8000c2c:	68b9      	ldr	r1, [r7, #8]
 8000c2e:	68f8      	ldr	r0, [r7, #12]
 8000c30:	f7ff ffc1 	bl	8000bb6 <has_header_tail>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d005      	beq.n	8000c46 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	79fa      	ldrb	r2, [r7, #7]
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d002      	beq.n	8000c4c <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000c46:	f06f 0301 	mvn.w	r3, #1
 8000c4a:	e000      	b.n	8000c4e <frame_expect_req+0x4a>
	return PROTO_OK;
 8000c4c:	2300      	movs	r3, #0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <move_queue_status_req_decoder>:
#include "Protocol/Requests/move_queue_status_request.h"

int move_queue_status_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_status_req_t *out) {
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b086      	sub	sp, #24
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	60f8      	str	r0, [r7, #12]
 8000c5e:	60b9      	str	r1, [r7, #8]
 8000c60:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d002      	beq.n	8000c6e <move_queue_status_req_decoder+0x18>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d102      	bne.n	8000c74 <move_queue_status_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c72:	e011      	b.n	8000c98 <move_queue_status_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_STATUS, 4);
 8000c74:	2304      	movs	r3, #4
 8000c76:	2202      	movs	r2, #2
 8000c78:	68b9      	ldr	r1, [r7, #8]
 8000c7a:	68f8      	ldr	r0, [r7, #12]
 8000c7c:	f7ff ffc2 	bl	8000c04 <frame_expect_req>
 8000c80:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <move_queue_status_req_decoder+0x36>
		return st;
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	e005      	b.n	8000c98 <move_queue_status_req_decoder+0x42>
	out->frameId = raw[2];
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	3302      	adds	r3, #2
 8000c90:	781a      	ldrb	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	4611      	mov	r1, r2
 8000cac:	461a      	mov	r2, r3
 8000cae:	460b      	mov	r3, r1
 8000cb0:	71fb      	strb	r3, [r7, #7]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d011      	beq.n	8000ce0 <has_header_tail+0x40>
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d90e      	bls.n	8000ce0 <has_header_tail+0x40>
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	79fa      	ldrb	r2, [r7, #7]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d109      	bne.n	8000ce0 <has_header_tail+0x40>
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	68fa      	ldr	r2, [r7, #12]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	79ba      	ldrb	r2, [r7, #6]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d101      	bne.n	8000ce0 <has_header_tail+0x40>
 8000cdc:	2301      	movs	r3, #1
 8000cde:	e000      	b.n	8000ce2 <has_header_tail+0x42>
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b084      	sub	sp, #16
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	60f8      	str	r0, [r7, #12]
 8000cf6:	60b9      	str	r1, [r7, #8]
 8000cf8:	603b      	str	r3, [r7, #0]
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d003      	beq.n	8000d0c <frame_expect_req+0x1e>
 8000d04:	68ba      	ldr	r2, [r7, #8]
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d202      	bcs.n	8000d12 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d10:	e012      	b.n	8000d38 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000d12:	2355      	movs	r3, #85	@ 0x55
 8000d14:	22aa      	movs	r2, #170	@ 0xaa
 8000d16:	68b9      	ldr	r1, [r7, #8]
 8000d18:	68f8      	ldr	r0, [r7, #12]
 8000d1a:	f7ff ffc1 	bl	8000ca0 <has_header_tail>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d005      	beq.n	8000d30 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	3301      	adds	r3, #1
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	79fa      	ldrb	r2, [r7, #7]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d002      	beq.n	8000d36 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000d30:	f06f 0301 	mvn.w	r3, #1
 8000d34:	e000      	b.n	8000d38 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000d36:	2300      	movs	r3, #0
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <set_microsteps_req_decoder>:
#include "Protocol/Requests/set_microsteps_request.h"

int set_microsteps_req_decoder(const uint8_t *raw, uint32_t len, set_microsteps_req_t *out) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d002      	beq.n	8000d58 <set_microsteps_req_decoder+0x18>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d102      	bne.n	8000d5e <set_microsteps_req_decoder+0x1e>
 8000d58:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5c:	e017      	b.n	8000d8e <set_microsteps_req_decoder+0x4e>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS, 5);
 8000d5e:	2305      	movs	r3, #5
 8000d60:	2226      	movs	r2, #38	@ 0x26
 8000d62:	68b9      	ldr	r1, [r7, #8]
 8000d64:	68f8      	ldr	r0, [r7, #12]
 8000d66:	f7ff ffc2 	bl	8000cee <frame_expect_req>
 8000d6a:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <set_microsteps_req_decoder+0x36>
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	e00b      	b.n	8000d8e <set_microsteps_req_decoder+0x4e>
    out->frameId = raw[2];
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	3302      	adds	r3, #2
 8000d7a:	781a      	ldrb	r2, [r3, #0]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	701a      	strb	r2, [r3, #0]
    out->microsteps = (uint16_t)raw[3];
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	3303      	adds	r3, #3
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	461a      	mov	r2, r3
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	805a      	strh	r2, [r3, #2]
    return PROTO_OK;
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3718      	adds	r7, #24
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000d96:	b480      	push	{r7}
 8000d98:	b085      	sub	sp, #20
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	60f8      	str	r0, [r7, #12]
 8000d9e:	60b9      	str	r1, [r7, #8]
 8000da0:	4611      	mov	r1, r2
 8000da2:	461a      	mov	r2, r3
 8000da4:	460b      	mov	r3, r1
 8000da6:	71fb      	strb	r3, [r7, #7]
 8000da8:	4613      	mov	r3, r2
 8000daa:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d011      	beq.n	8000dd6 <has_header_tail+0x40>
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d90e      	bls.n	8000dd6 <has_header_tail+0x40>
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	79fa      	ldrb	r2, [r7, #7]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d109      	bne.n	8000dd6 <has_header_tail+0x40>
 8000dc2:	68bb      	ldr	r3, [r7, #8]
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	68fa      	ldr	r2, [r7, #12]
 8000dc8:	4413      	add	r3, r2
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	79ba      	ldrb	r2, [r7, #6]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d101      	bne.n	8000dd6 <has_header_tail+0x40>
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e000      	b.n	8000dd8 <has_header_tail+0x42>
 8000dd6:	2300      	movs	r3, #0
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	60f8      	str	r0, [r7, #12]
 8000dec:	60b9      	str	r1, [r7, #8]
 8000dee:	603b      	str	r3, [r7, #0]
 8000df0:	4613      	mov	r3, r2
 8000df2:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d003      	beq.n	8000e02 <frame_expect_req+0x1e>
 8000dfa:	68ba      	ldr	r2, [r7, #8]
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d202      	bcs.n	8000e08 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295
 8000e06:	e012      	b.n	8000e2e <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000e08:	2355      	movs	r3, #85	@ 0x55
 8000e0a:	22aa      	movs	r2, #170	@ 0xaa
 8000e0c:	68b9      	ldr	r1, [r7, #8]
 8000e0e:	68f8      	ldr	r0, [r7, #12]
 8000e10:	f7ff ffc1 	bl	8000d96 <has_header_tail>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d005      	beq.n	8000e26 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	79fa      	ldrb	r2, [r7, #7]
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d002      	beq.n	8000e2c <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000e26:	f06f 0301 	mvn.w	r3, #1
 8000e2a:	e000      	b.n	8000e2e <frame_expect_req+0x4a>
	return PROTO_OK;
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}

08000e36 <set_origin_req_decoder>:
#include "Protocol/Requests/set_origin_request.h"

int set_origin_req_decoder(const uint8_t *raw, uint32_t len, set_origin_req_t *out) {
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b086      	sub	sp, #24
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	60f8      	str	r0, [r7, #12]
 8000e3e:	60b9      	str	r1, [r7, #8]
 8000e40:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d002      	beq.n	8000e4e <set_origin_req_decoder+0x18>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d102      	bne.n	8000e54 <set_origin_req_decoder+0x1e>
 8000e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e52:	e01e      	b.n	8000e92 <set_origin_req_decoder+0x5c>
    int st = frame_expect_req(raw, len, REQ_SET_ORIGIN, 6);
 8000e54:	2306      	movs	r3, #6
 8000e56:	2224      	movs	r2, #36	@ 0x24
 8000e58:	68b9      	ldr	r1, [r7, #8]
 8000e5a:	68f8      	ldr	r0, [r7, #12]
 8000e5c:	f7ff ffc2 	bl	8000de4 <frame_expect_req>
 8000e60:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <set_origin_req_decoder+0x36>
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	e012      	b.n	8000e92 <set_origin_req_decoder+0x5c>
    out->frameId = raw[2];
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	3302      	adds	r3, #2
 8000e70:	781a      	ldrb	r2, [r3, #0]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	701a      	strb	r2, [r3, #0]
    out->mask = raw[3] & 0x07u;
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	3303      	adds	r3, #3
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	f003 0307 	and.w	r3, r3, #7
 8000e80:	b2da      	uxtb	r2, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	705a      	strb	r2, [r3, #1]
    out->mode = raw[4];
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	3304      	adds	r3, #4
 8000e8a:	781a      	ldrb	r2, [r3, #0]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	709a      	strb	r2, [r3, #2]
    return PROTO_OK;
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3718      	adds	r7, #24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000e9a:	b480      	push	{r7}
 8000e9c:	b085      	sub	sp, #20
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	60f8      	str	r0, [r7, #12]
 8000ea2:	60b9      	str	r1, [r7, #8]
 8000ea4:	4611      	mov	r1, r2
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	71fb      	strb	r3, [r7, #7]
 8000eac:	4613      	mov	r3, r2
 8000eae:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d011      	beq.n	8000eda <has_header_tail+0x40>
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d90e      	bls.n	8000eda <has_header_tail+0x40>
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	79fa      	ldrb	r2, [r7, #7]
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d109      	bne.n	8000eda <has_header_tail+0x40>
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	68fa      	ldr	r2, [r7, #12]
 8000ecc:	4413      	add	r3, r2
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	79ba      	ldrb	r2, [r7, #6]
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d101      	bne.n	8000eda <has_header_tail+0x40>
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e000      	b.n	8000edc <has_header_tail+0x42>
 8000eda:	2300      	movs	r3, #0
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3714      	adds	r7, #20
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	603b      	str	r3, [r7, #0]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d003      	beq.n	8000f06 <frame_expect_req+0x1e>
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d202      	bcs.n	8000f0c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000f06:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0a:	e012      	b.n	8000f32 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000f0c:	2355      	movs	r3, #85	@ 0x55
 8000f0e:	22aa      	movs	r2, #170	@ 0xaa
 8000f10:	68b9      	ldr	r1, [r7, #8]
 8000f12:	68f8      	ldr	r0, [r7, #12]
 8000f14:	f7ff ffc1 	bl	8000e9a <has_header_tail>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d005      	beq.n	8000f2a <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	3301      	adds	r3, #1
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	79fa      	ldrb	r2, [r7, #7]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d002      	beq.n	8000f30 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000f2a:	f06f 0301 	mvn.w	r3, #1
 8000f2e:	e000      	b.n	8000f32 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <start_move_req_decoder>:
#include "Protocol/Requests/start_move_request.h"

int start_move_req_decoder(const uint8_t *raw, uint32_t len,
		start_move_req_t *out) {
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b086      	sub	sp, #24
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	60f8      	str	r0, [r7, #12]
 8000f42:	60b9      	str	r1, [r7, #8]
 8000f44:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d002      	beq.n	8000f52 <start_move_req_decoder+0x18>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d102      	bne.n	8000f58 <start_move_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	e011      	b.n	8000f7c <start_move_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_START_MOVE, 4);
 8000f58:	2304      	movs	r3, #4
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	68b9      	ldr	r1, [r7, #8]
 8000f5e:	68f8      	ldr	r0, [r7, #12]
 8000f60:	f7ff ffc2 	bl	8000ee8 <frame_expect_req>
 8000f64:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <start_move_req_decoder+0x36>
		return st;
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	e005      	b.n	8000f7c <start_move_req_decoder+0x42>
	out->frameId = raw[2];
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	3302      	adds	r3, #2
 8000f74:	781a      	ldrb	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <be32_write>:
}
static inline void be16_write(uint8_t *p, uint16_t v) {
	p[0] = (uint8_t) (v >> 8);
	p[1] = (uint8_t) v;
}
static inline void be32_write(uint8_t *p, uint32_t v) {
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	0e1b      	lsrs	r3, r3, #24
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	0c1a      	lsrs	r2, r3, #16
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	b2d2      	uxtb	r2, r2
 8000fa2:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	0a1a      	lsrs	r2, r3, #8
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3302      	adds	r3, #2
 8000fac:	b2d2      	uxtb	r2, r2
 8000fae:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3303      	adds	r3, #3
 8000fb4:	683a      	ldr	r2, [r7, #0]
 8000fb6:	b2d2      	uxtb	r2, r2
 8000fb8:	701a      	strb	r2, [r3, #0]
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	460b      	mov	r3, r1
 8000fd0:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	22ab      	movs	r2, #171	@ 0xab
 8000fd6:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	78fa      	ldrb	r2, [r7, #3]
 8000fde:	701a      	strb	r2, [r3, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	2254      	movs	r2, #84	@ 0x54
 8000ffe:	701a      	strb	r2, [r3, #0]
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <encoder_status_resp_encoder>:
#include "Protocol/Responses/encoder_status_response.h"

int encoder_status_resp_encoder(const encoder_status_resp_t *in, uint8_t *raw, uint32_t len) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 20) return PROTO_ERR_ARG;
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d005      	beq.n	800102a <encoder_status_resp_encoder+0x1e>
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d002      	beq.n	800102a <encoder_status_resp_encoder+0x1e>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b13      	cmp	r3, #19
 8001028:	d802      	bhi.n	8001030 <encoder_status_resp_encoder+0x24>
 800102a:	f04f 33ff 	mov.w	r3, #4294967295
 800102e:	e03b      	b.n	80010a8 <encoder_status_resp_encoder+0x9c>
    resp_init(raw, RESP_ENCODER_STATUS);
 8001030:	2125      	movs	r1, #37	@ 0x25
 8001032:	68b8      	ldr	r0, [r7, #8]
 8001034:	f7ff ffc7 	bl	8000fc6 <resp_init>
    raw[2] = in->frameId;
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	3302      	adds	r3, #2
 800103c:	68fa      	ldr	r2, [r7, #12]
 800103e:	7812      	ldrb	r2, [r2, #0]
 8001040:	701a      	strb	r2, [r3, #0]
    raw[3] = in->pidErrX;
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	3303      	adds	r3, #3
 8001046:	68fa      	ldr	r2, [r7, #12]
 8001048:	7852      	ldrb	r2, [r2, #1]
 800104a:	701a      	strb	r2, [r3, #0]
    raw[4] = in->pidErrY;
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	3304      	adds	r3, #4
 8001050:	68fa      	ldr	r2, [r7, #12]
 8001052:	7892      	ldrb	r2, [r2, #2]
 8001054:	701a      	strb	r2, [r3, #0]
    raw[5] = in->pidErrZ;
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	3305      	adds	r3, #5
 800105a:	68fa      	ldr	r2, [r7, #12]
 800105c:	78d2      	ldrb	r2, [r2, #3]
 800105e:	701a      	strb	r2, [r3, #0]
    raw[6] = in->delta;
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	3306      	adds	r3, #6
 8001064:	68fa      	ldr	r2, [r7, #12]
 8001066:	7912      	ldrb	r2, [r2, #4]
 8001068:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[7],  (uint32_t)in->absX);
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	1dda      	adds	r2, r3, #7
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	4619      	mov	r1, r3
 8001074:	4610      	mov	r0, r2
 8001076:	f7ff ff85 	bl	8000f84 <be32_write>
    be32_write(&raw[11], (uint32_t)in->absY);
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	f103 020b 	add.w	r2, r3, #11
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	4619      	mov	r1, r3
 8001086:	4610      	mov	r0, r2
 8001088:	f7ff ff7c 	bl	8000f84 <be32_write>
    be32_write(&raw[15], (uint32_t)in->absZ);
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	f103 020f 	add.w	r2, r3, #15
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	691b      	ldr	r3, [r3, #16]
 8001096:	4619      	mov	r1, r3
 8001098:	4610      	mov	r0, r2
 800109a:	f7ff ff73 	bl	8000f84 <be32_write>
    resp_set_tail(raw, 19);
 800109e:	2113      	movs	r1, #19
 80010a0:	68b8      	ldr	r0, [r7, #8]
 80010a2:	f7ff ffa3 	bl	8000fec <resp_set_tail>
    return PROTO_OK;
 80010a6:	2300      	movs	r3, #0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <xor_reduce_bytes>:
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80010be:	2300      	movs	r3, #0
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	e009      	b.n	80010d8 <xor_reduce_bytes+0x28>
		x ^= p[i];
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	4413      	add	r3, r2
 80010ca:	781a      	ldrb	r2, [r3, #0]
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	4053      	eors	r3, r2
 80010d0:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	3301      	adds	r3, #1
 80010d6:	60bb      	str	r3, [r7, #8]
 80010d8:	68ba      	ldr	r2, [r7, #8]
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d3f1      	bcc.n	80010c4 <xor_reduce_bytes+0x14>
	return x;
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3714      	adds	r7, #20
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <set_parity_byte>:
		uint32_t parity_index) {
 80010ee:	b590      	push	{r4, r7, lr}
 80010f0:	b085      	sub	sp, #20
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	60f8      	str	r0, [r7, #12]
 80010f6:	60b9      	str	r1, [r7, #8]
 80010f8:	607a      	str	r2, [r7, #4]
 80010fa:	603b      	str	r3, [r7, #0]
	if (!raw)
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d102      	bne.n	8001108 <set_parity_byte+0x1a>
		return -1;
 8001102:	f04f 33ff 	mov.w	r3, #4294967295
 8001106:	e00b      	b.n	8001120 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 8001108:	68fa      	ldr	r2, [r7, #12]
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	18d0      	adds	r0, r2, r3
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	18d4      	adds	r4, r2, r3
 8001114:	6879      	ldr	r1, [r7, #4]
 8001116:	f7ff ffcb 	bl	80010b0 <xor_reduce_bytes>
 800111a:	4603      	mov	r3, r0
 800111c:	7023      	strb	r3, [r4, #0]
	return 0;
 800111e:	2300      	movs	r3, #0
}
 8001120:	4618      	mov	r0, r3
 8001122:	3714      	adds	r7, #20
 8001124:	46bd      	mov	sp, r7
 8001126:	bd90      	pop	{r4, r7, pc}

08001128 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	460b      	mov	r3, r1
 8001132:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	22ab      	movs	r2, #171	@ 0xab
 8001138:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	3301      	adds	r3, #1
 800113e:	78fa      	ldrb	r2, [r7, #3]
 8001140:	701a      	strb	r2, [r3, #0]
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800114e:	b480      	push	{r7}
 8001150:	b083      	sub	sp, #12
 8001152:	af00      	add	r7, sp, #0
 8001154:	6078      	str	r0, [r7, #4]
 8001156:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	4413      	add	r3, r2
 800115e:	2254      	movs	r2, #84	@ 0x54
 8001160:	701a      	strb	r2, [r3, #0]
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr

0800116e <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 800116e:	b580      	push	{r7, lr}
 8001170:	b084      	sub	sp, #16
 8001172:	af00      	add	r7, sp, #0
 8001174:	60f8      	str	r0, [r7, #12]
 8001176:	60b9      	str	r1, [r7, #8]
 8001178:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	68ba      	ldr	r2, [r7, #8]
 800117e:	2101      	movs	r1, #1
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f7ff ffb4 	bl	80010ee <set_parity_byte>
 8001186:	4603      	mov	r3, r0
}
 8001188:	4618      	mov	r0, r3
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d005      	beq.n	80011ae <led_ctrl_resp_encoder+0x1e>
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d002      	beq.n	80011ae <led_ctrl_resp_encoder+0x1e>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2b06      	cmp	r3, #6
 80011ac:	d802      	bhi.n	80011b4 <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80011ae:	f04f 33ff 	mov.w	r3, #4294967295
 80011b2:	e01c      	b.n	80011ee <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 80011b4:	2107      	movs	r1, #7
 80011b6:	68b8      	ldr	r0, [r7, #8]
 80011b8:	f7ff ffb6 	bl	8001128 <resp_init>
	raw[2] = in->frameId;
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	3302      	adds	r3, #2
 80011c0:	68fa      	ldr	r2, [r7, #12]
 80011c2:	7812      	ldrb	r2, [r2, #0]
 80011c4:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	3303      	adds	r3, #3
 80011ca:	68fa      	ldr	r2, [r7, #12]
 80011cc:	7852      	ldrb	r2, [r2, #1]
 80011ce:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	3304      	adds	r3, #4
 80011d4:	68fa      	ldr	r2, [r7, #12]
 80011d6:	7892      	ldrb	r2, [r2, #2]
 80011d8:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 80011da:	2205      	movs	r2, #5
 80011dc:	2104      	movs	r1, #4
 80011de:	68b8      	ldr	r0, [r7, #8]
 80011e0:	f7ff ffc5 	bl	800116e <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 80011e4:	2106      	movs	r1, #6
 80011e6:	68b8      	ldr	r0, [r7, #8]
 80011e8:	f7ff ffb1 	bl	800114e <resp_set_tail>
	return PROTO_OK;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	460b      	mov	r3, r1
 8001200:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	22ab      	movs	r2, #171	@ 0xab
 8001206:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3301      	adds	r3, #1
 800120c:	78fa      	ldrb	r2, [r7, #3]
 800120e:	701a      	strb	r2, [r3, #0]
}
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	4413      	add	r3, r2
 800122c:	2254      	movs	r2, #84	@ 0x54
 800122e:	701a      	strb	r2, [r3, #0]
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <move_end_resp_encoder>:
		return st;
	out->frameId = raw[2];
	out->status  = raw[3];
	return PROTO_OK;
}
int move_end_resp_encoder(const move_end_resp_t *in, uint8_t *raw, uint32_t len) {
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af00      	add	r7, sp, #0
 8001242:	60f8      	str	r0, [r7, #12]
 8001244:	60b9      	str	r1, [r7, #8]
 8001246:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 5)
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d005      	beq.n	800125a <move_end_resp_encoder+0x1e>
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d002      	beq.n	800125a <move_end_resp_encoder+0x1e>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b04      	cmp	r3, #4
 8001258:	d802      	bhi.n	8001260 <move_end_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 800125a:	f04f 33ff 	mov.w	r3, #4294967295
 800125e:	e012      	b.n	8001286 <move_end_resp_encoder+0x4a>
	resp_init(raw, RESP_MOVE_END);
 8001260:	2106      	movs	r1, #6
 8001262:	68b8      	ldr	r0, [r7, #8]
 8001264:	f7ff ffc7 	bl	80011f6 <resp_init>
	raw[2] = in->frameId;
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	3302      	adds	r3, #2
 800126c:	68fa      	ldr	r2, [r7, #12]
 800126e:	7812      	ldrb	r2, [r2, #0]
 8001270:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	3303      	adds	r3, #3
 8001276:	68fa      	ldr	r2, [r7, #12]
 8001278:	7852      	ldrb	r2, [r2, #1]
 800127a:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 4);
 800127c:	2104      	movs	r1, #4
 800127e:	68b8      	ldr	r0, [r7, #8]
 8001280:	f7ff ffcc 	bl	800121c <resp_set_tail>
	return PROTO_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 800128e:	b480      	push	{r7}
 8001290:	b085      	sub	sp, #20
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
 8001296:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001298:	2300      	movs	r3, #0
 800129a:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	e009      	b.n	80012b6 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	4413      	add	r3, r2
 80012a8:	781a      	ldrb	r2, [r3, #0]
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
 80012ac:	4053      	eors	r3, r2
 80012ae:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	3301      	adds	r3, #1
 80012b4:	60bb      	str	r3, [r7, #8]
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d3f1      	bcc.n	80012a2 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 80012be:	7bfb      	ldrb	r3, [r7, #15]
 80012c0:	091b      	lsrs	r3, r3, #4
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	4053      	eors	r3, r2
 80012c8:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	089b      	lsrs	r3, r3, #2
 80012ce:	b2da      	uxtb	r2, r3
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	4053      	eors	r3, r2
 80012d4:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 80012d6:	7bfb      	ldrb	r3, [r7, #15]
 80012d8:	085b      	lsrs	r3, r3, #1
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	4053      	eors	r3, r2
 80012e0:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
 80012e4:	f003 0301 	and.w	r3, r3, #1
 80012e8:	b2db      	uxtb	r3, r3
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <set_parity_bit>:
		uint32_t parity_index) {
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b084      	sub	sp, #16
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	60f8      	str	r0, [r7, #12]
 80012fe:	60b9      	str	r1, [r7, #8]
 8001300:	607a      	str	r2, [r7, #4]
 8001302:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d102      	bne.n	8001310 <set_parity_bit+0x1a>
		return -1;
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
 800130e:	e010      	b.n	8001332 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001310:	68fa      	ldr	r2, [r7, #12]
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	4413      	add	r3, r2
 8001316:	6879      	ldr	r1, [r7, #4]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff ffb8 	bl	800128e <xor_bit_reduce_bytes>
 800131e:	4603      	mov	r3, r0
 8001320:	4619      	mov	r1, r3
 8001322:	68fa      	ldr	r2, [r7, #12]
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	4413      	add	r3, r2
 8001328:	f001 0201 	and.w	r2, r1, #1
 800132c:	b2d2      	uxtb	r2, r2
 800132e:	701a      	strb	r2, [r3, #0]
	return 0;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800133a:	b480      	push	{r7}
 800133c:	b083      	sub	sp, #12
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
 8001342:	460b      	mov	r3, r1
 8001344:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	22ab      	movs	r2, #171	@ 0xab
 800134a:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3301      	adds	r3, #1
 8001350:	78fa      	ldrb	r2, [r7, #3]
 8001352:	701a      	strb	r2, [r3, #0]
}
 8001354:	bf00      	nop
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	4413      	add	r3, r2
 8001370:	2254      	movs	r2, #84	@ 0x54
 8001372:	701a      	strb	r2, [r3, #0]
}
 8001374:	bf00      	nop
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <parity_set_bit_1N>:
static inline int parity_check_byte_1N(const uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
	return check_parity_byte(raw, 1, last_index, parity_index);
}
static inline int parity_set_bit_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	68ba      	ldr	r2, [r7, #8]
 8001390:	2101      	movs	r1, #1
 8001392:	68f8      	ldr	r0, [r7, #12]
 8001394:	f7ff ffaf 	bl	80012f6 <set_parity_bit>
 8001398:	4603      	mov	r3, r0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <move_queue_add_ack_resp_encoder>:
	uint8_t b[3] = { RESP_MOVE_QUEUE_ADD_ACK, in ? in->frameId : 0,
			in ? in->status : 0 };
	return xor_bit_reduce_bytes(b, 3);
}
int move_queue_add_ack_resp_encoder(const move_queue_add_ack_resp_t *in,
		uint8_t *raw, uint32_t len) {
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b084      	sub	sp, #16
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	60f8      	str	r0, [r7, #12]
 80013aa:	60b9      	str	r1, [r7, #8]
 80013ac:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d005      	beq.n	80013c0 <move_queue_add_ack_resp_encoder+0x1e>
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d002      	beq.n	80013c0 <move_queue_add_ack_resp_encoder+0x1e>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b05      	cmp	r3, #5
 80013be:	d802      	bhi.n	80013c6 <move_queue_add_ack_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	e017      	b.n	80013f6 <move_queue_add_ack_resp_encoder+0x54>
	resp_init(raw, RESP_MOVE_QUEUE_ADD_ACK);
 80013c6:	2101      	movs	r1, #1
 80013c8:	68b8      	ldr	r0, [r7, #8]
 80013ca:	f7ff ffb6 	bl	800133a <resp_init>
	raw[2] = in->frameId;
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	3302      	adds	r3, #2
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	7812      	ldrb	r2, [r2, #0]
 80013d6:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	3303      	adds	r3, #3
 80013dc:	68fa      	ldr	r2, [r7, #12]
 80013de:	7852      	ldrb	r2, [r2, #1]
 80013e0:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 3, 4);
 80013e2:	2204      	movs	r2, #4
 80013e4:	2103      	movs	r1, #3
 80013e6:	68b8      	ldr	r0, [r7, #8]
 80013e8:	f7ff ffca 	bl	8001380 <parity_set_bit_1N>
	resp_set_tail(raw, 5);
 80013ec:	2105      	movs	r1, #5
 80013ee:	68b8      	ldr	r0, [r7, #8]
 80013f0:	f7ff ffb6 	bl	8001360 <resp_set_tail>
	return PROTO_OK;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 80013fe:	b480      	push	{r7}
 8001400:	b085      	sub	sp, #20
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
 8001406:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800140c:	2300      	movs	r3, #0
 800140e:	60bb      	str	r3, [r7, #8]
 8001410:	e009      	b.n	8001426 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	4413      	add	r3, r2
 8001418:	781a      	ldrb	r2, [r3, #0]
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	4053      	eors	r3, r2
 800141e:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	3301      	adds	r3, #1
 8001424:	60bb      	str	r3, [r7, #8]
 8001426:	68ba      	ldr	r2, [r7, #8]
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	429a      	cmp	r2, r3
 800142c:	d3f1      	bcc.n	8001412 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	091b      	lsrs	r3, r3, #4
 8001432:	b2da      	uxtb	r2, r3
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	4053      	eors	r3, r2
 8001438:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 800143a:	7bfb      	ldrb	r3, [r7, #15]
 800143c:	089b      	lsrs	r3, r3, #2
 800143e:	b2da      	uxtb	r2, r3
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	4053      	eors	r3, r2
 8001444:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 8001446:	7bfb      	ldrb	r3, [r7, #15]
 8001448:	085b      	lsrs	r3, r3, #1
 800144a:	b2da      	uxtb	r2, r3
 800144c:	7bfb      	ldrb	r3, [r7, #15]
 800144e:	4053      	eors	r3, r2
 8001450:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	f003 0301 	and.w	r3, r3, #1
 8001458:	b2db      	uxtb	r3, r3
}
 800145a:	4618      	mov	r0, r3
 800145c:	3714      	adds	r7, #20
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr

08001466 <set_parity_bit>:
		uint32_t parity_index) {
 8001466:	b580      	push	{r7, lr}
 8001468:	b084      	sub	sp, #16
 800146a:	af00      	add	r7, sp, #0
 800146c:	60f8      	str	r0, [r7, #12]
 800146e:	60b9      	str	r1, [r7, #8]
 8001470:	607a      	str	r2, [r7, #4]
 8001472:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d102      	bne.n	8001480 <set_parity_bit+0x1a>
		return -1;
 800147a:	f04f 33ff 	mov.w	r3, #4294967295
 800147e:	e010      	b.n	80014a2 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001480:	68fa      	ldr	r2, [r7, #12]
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	4413      	add	r3, r2
 8001486:	6879      	ldr	r1, [r7, #4]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ffb8 	bl	80013fe <xor_bit_reduce_bytes>
 800148e:	4603      	mov	r3, r0
 8001490:	4619      	mov	r1, r3
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	4413      	add	r3, r2
 8001498:	f001 0201 	and.w	r2, r1, #1
 800149c:	b2d2      	uxtb	r2, r2
 800149e:	701a      	strb	r2, [r3, #0]
	return 0;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
 80014b2:	460b      	mov	r3, r1
 80014b4:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	22ab      	movs	r2, #171	@ 0xab
 80014ba:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3301      	adds	r3, #1
 80014c0:	78fa      	ldrb	r2, [r7, #3]
 80014c2:	701a      	strb	r2, [r3, #0]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	4413      	add	r3, r2
 80014e0:	2254      	movs	r2, #84	@ 0x54
 80014e2:	701a      	strb	r2, [r3, #0]
}
 80014e4:	bf00      	nop
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <parity_set_bit_1N>:
		uint32_t parity_index) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	60b9      	str	r1, [r7, #8]
 80014fa:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	2101      	movs	r1, #1
 8001502:	68f8      	ldr	r0, [r7, #12]
 8001504:	f7ff ffaf 	bl	8001466 <set_parity_bit>
 8001508:	4603      	mov	r3, r0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <move_queue_status_resp_encoder>:
			in ? in->pidErrZ : 0, in ? in->pctX : 0, in ? in->pctY : 0,
			in ? in->pctZ : 0 };
	return xor_bit_reduce_bytes(b, 9);
}
int move_queue_status_resp_encoder(const move_queue_status_resp_t *in,
		uint8_t *raw, uint32_t len) {
 8001512:	b580      	push	{r7, lr}
 8001514:	b084      	sub	sp, #16
 8001516:	af00      	add	r7, sp, #0
 8001518:	60f8      	str	r0, [r7, #12]
 800151a:	60b9      	str	r1, [r7, #8]
 800151c:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 12)
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <move_queue_status_resp_encoder+0x1e>
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d002      	beq.n	8001530 <move_queue_status_resp_encoder+0x1e>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b0b      	cmp	r3, #11
 800152e:	d802      	bhi.n	8001536 <move_queue_status_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001530:	f04f 33ff 	mov.w	r3, #4294967295
 8001534:	e035      	b.n	80015a2 <move_queue_status_resp_encoder+0x90>
	resp_init(raw, RESP_MOVE_QUEUE_STATUS);
 8001536:	2102      	movs	r1, #2
 8001538:	68b8      	ldr	r0, [r7, #8]
 800153a:	f7ff ffb6 	bl	80014aa <resp_init>
	raw[2] = in->frameId;
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	3302      	adds	r3, #2
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	7812      	ldrb	r2, [r2, #0]
 8001546:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	3303      	adds	r3, #3
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	7852      	ldrb	r2, [r2, #1]
 8001550:	701a      	strb	r2, [r3, #0]
	raw[4] = in->pidErrX;
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	3304      	adds	r3, #4
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	7892      	ldrb	r2, [r2, #2]
 800155a:	701a      	strb	r2, [r3, #0]
	raw[5] = in->pidErrY;
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	3305      	adds	r3, #5
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	78d2      	ldrb	r2, [r2, #3]
 8001564:	701a      	strb	r2, [r3, #0]
	raw[6] = in->pidErrZ;
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	3306      	adds	r3, #6
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	7912      	ldrb	r2, [r2, #4]
 800156e:	701a      	strb	r2, [r3, #0]
	raw[7] = in->pctX;
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	3307      	adds	r3, #7
 8001574:	68fa      	ldr	r2, [r7, #12]
 8001576:	7952      	ldrb	r2, [r2, #5]
 8001578:	701a      	strb	r2, [r3, #0]
	raw[8] = in->pctY;
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	3308      	adds	r3, #8
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	7992      	ldrb	r2, [r2, #6]
 8001582:	701a      	strb	r2, [r3, #0]
	raw[9] = in->pctZ;
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	3309      	adds	r3, #9
 8001588:	68fa      	ldr	r2, [r7, #12]
 800158a:	79d2      	ldrb	r2, [r2, #7]
 800158c:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 9, 10);
 800158e:	220a      	movs	r2, #10
 8001590:	2109      	movs	r1, #9
 8001592:	68b8      	ldr	r0, [r7, #8]
 8001594:	f7ff ffac 	bl	80014f0 <parity_set_bit_1N>
	resp_set_tail(raw, 11);
 8001598:	210b      	movs	r1, #11
 800159a:	68b8      	ldr	r0, [r7, #8]
 800159c:	f7ff ff98 	bl	80014d0 <resp_set_tail>
	return PROTO_OK;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 80015aa:	b480      	push	{r7}
 80015ac:	b083      	sub	sp, #12
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
 80015b2:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	0e1b      	lsrs	r3, r3, #24
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	0c1a      	lsrs	r2, r3, #16
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	3301      	adds	r3, #1
 80015c6:	b2d2      	uxtb	r2, r2
 80015c8:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	0a1a      	lsrs	r2, r3, #8
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	3302      	adds	r3, #2
 80015d2:	b2d2      	uxtb	r2, r2
 80015d4:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	3303      	adds	r3, #3
 80015da:	683a      	ldr	r2, [r7, #0]
 80015dc:	b2d2      	uxtb	r2, r2
 80015de:	701a      	strb	r2, [r3, #0]
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	460b      	mov	r3, r1
 80015f6:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	22ab      	movs	r2, #171	@ 0xab
 80015fc:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	3301      	adds	r3, #1
 8001602:	78fa      	ldrb	r2, [r7, #3]
 8001604:	701a      	strb	r2, [r3, #0]
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001612:	b480      	push	{r7}
 8001614:	b083      	sub	sp, #12
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
 800161a:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	4413      	add	r3, r2
 8001622:	2254      	movs	r2, #84	@ 0x54
 8001624:	701a      	strb	r2, [r3, #0]
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <set_origin_resp_encoder>:
#include "Protocol/Responses/set_origin_response.h"

int set_origin_resp_encoder(const set_origin_resp_t *in, uint8_t *raw, uint32_t len) {
 8001632:	b580      	push	{r7, lr}
 8001634:	b084      	sub	sp, #16
 8001636:	af00      	add	r7, sp, #0
 8001638:	60f8      	str	r0, [r7, #12]
 800163a:	60b9      	str	r1, [r7, #8]
 800163c:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 16) return PROTO_ERR_ARG;
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d005      	beq.n	8001650 <set_origin_resp_encoder+0x1e>
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d002      	beq.n	8001650 <set_origin_resp_encoder+0x1e>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2b0f      	cmp	r3, #15
 800164e:	d802      	bhi.n	8001656 <set_origin_resp_encoder+0x24>
 8001650:	f04f 33ff 	mov.w	r3, #4294967295
 8001654:	e026      	b.n	80016a4 <set_origin_resp_encoder+0x72>
    resp_init(raw, RESP_SET_ORIGIN);
 8001656:	2124      	movs	r1, #36	@ 0x24
 8001658:	68b8      	ldr	r0, [r7, #8]
 800165a:	f7ff ffc7 	bl	80015ec <resp_init>
    raw[2] = in->frameId;
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	3302      	adds	r3, #2
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	7812      	ldrb	r2, [r2, #0]
 8001666:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[3], (uint32_t)in->x0);
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	1cda      	adds	r2, r3, #3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	4619      	mov	r1, r3
 8001672:	4610      	mov	r0, r2
 8001674:	f7ff ff99 	bl	80015aa <be32_write>
    be32_write(&raw[7], (uint32_t)in->y0);
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	1dda      	adds	r2, r3, #7
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	4619      	mov	r1, r3
 8001682:	4610      	mov	r0, r2
 8001684:	f7ff ff91 	bl	80015aa <be32_write>
    be32_write(&raw[11], (uint32_t)in->z0);
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	f103 020b 	add.w	r2, r3, #11
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	4619      	mov	r1, r3
 8001694:	4610      	mov	r0, r2
 8001696:	f7ff ff88 	bl	80015aa <be32_write>
    resp_set_tail(raw, 15);
 800169a:	210f      	movs	r1, #15
 800169c:	68b8      	ldr	r0, [r7, #8]
 800169e:	f7ff ffb8 	bl	8001612 <resp_set_tail>
    return PROTO_OK;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	22ab      	movs	r2, #171	@ 0xab
 80016bc:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	3301      	adds	r3, #1
 80016c2:	78fa      	ldrb	r2, [r7, #3]
 80016c4:	701a      	strb	r2, [r3, #0]
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr

080016d2 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80016d2:	b480      	push	{r7}
 80016d4:	b083      	sub	sp, #12
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
 80016da:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	4413      	add	r3, r2
 80016e2:	2254      	movs	r2, #84	@ 0x54
 80016e4:	701a      	strb	r2, [r3, #0]
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <start_move_resp_encoder>:
	out->status = raw[3];
	out->depth  = raw[4];
	return PROTO_OK;
}
int start_move_resp_encoder(const start_move_resp_t *in, uint8_t *raw,
		uint32_t len) {
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b084      	sub	sp, #16
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	60f8      	str	r0, [r7, #12]
 80016fa:	60b9      	str	r1, [r7, #8]
 80016fc:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d005      	beq.n	8001710 <start_move_resp_encoder+0x1e>
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d002      	beq.n	8001710 <start_move_resp_encoder+0x1e>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b05      	cmp	r3, #5
 800170e:	d802      	bhi.n	8001716 <start_move_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001710:	f04f 33ff 	mov.w	r3, #4294967295
 8001714:	e017      	b.n	8001746 <start_move_resp_encoder+0x54>
	resp_init(raw, RESP_START_MOVE);
 8001716:	2103      	movs	r1, #3
 8001718:	68b8      	ldr	r0, [r7, #8]
 800171a:	f7ff ffc7 	bl	80016ac <resp_init>
	raw[2] = in->frameId;
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	3302      	adds	r3, #2
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	7812      	ldrb	r2, [r2, #0]
 8001726:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	3303      	adds	r3, #3
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	7852      	ldrb	r2, [r2, #1]
 8001730:	701a      	strb	r2, [r3, #0]
	raw[4] = in->depth;
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	3304      	adds	r3, #4
 8001736:	68fa      	ldr	r2, [r7, #12]
 8001738:	7892      	ldrb	r2, [r2, #2]
 800173a:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 5);
 800173c:	2105      	movs	r1, #5
 800173e:	68b8      	ldr	r0, [r7, #8]
 8001740:	f7ff ffc7 	bl	80016d2 <resp_set_tail>
	return PROTO_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 800174e:	b580      	push	{r7, lr}
 8001750:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 8001752:	210c      	movs	r1, #12
 8001754:	2001      	movs	r0, #1
 8001756:	f00d fe4d 	bl	800f3f4 <calloc>
 800175a:	4603      	mov	r3, r0
}
 800175c:	4618      	mov	r0, r3
 800175e:	bd80      	pop	{r7, pc}

08001760 <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d005      	beq.n	800177e <resp_fifo_push+0x1e>
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d002      	beq.n	800177e <resp_fifo_push+0x1e>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d102      	bne.n	8001784 <resp_fifo_push+0x24>
 800177e:	f04f 33ff 	mov.w	r3, #4294967295
 8001782:	e03d      	b.n	8001800 <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 8001784:	200c      	movs	r0, #12
 8001786:	f00d fe51 	bl	800f42c <malloc>
 800178a:	4603      	mov	r3, r0
 800178c:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d102      	bne.n	800179a <resp_fifo_push+0x3a>
 8001794:	f06f 0302 	mvn.w	r3, #2
 8001798:	e032      	b.n	8001800 <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f00d fe46 	bl	800f42c <malloc>
 80017a0:	4603      	mov	r3, r0
 80017a2:	461a      	mov	r2, r3
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d105      	bne.n	80017bc <resp_fifo_push+0x5c>
 80017b0:	6978      	ldr	r0, [r7, #20]
 80017b2:	f00d fe43 	bl	800f43c <free>
 80017b6:	f06f 0302 	mvn.w	r3, #2
 80017ba:	e021      	b.n	8001800 <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	68b9      	ldr	r1, [r7, #8]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f00e fa74 	bl	800fcb2 <memcpy>
    n->len = len;
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	2200      	movs	r2, #0
 80017d4:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d004      	beq.n	80017e8 <resp_fifo_push+0x88>
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	e002      	b.n	80017ee <resp_fifo_push+0x8e>
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	697a      	ldr	r2, [r7, #20]
 80017ec:	601a      	str	r2, [r3, #0]
    q->tail = n;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	605a      	str	r2, [r3, #4]
    q->count++;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	1c5a      	adds	r2, r3, #1
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	3718      	adds	r7, #24
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d006      	beq.n	8001828 <resp_fifo_pop+0x20>
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d002      	beq.n	8001828 <resp_fifo_pop+0x20>
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d101      	bne.n	800182c <resp_fifo_pop+0x24>
 8001828:	2300      	movs	r3, #0
 800182a:	e02e      	b.n	800188a <resp_fifo_pop+0x82>
    node_t *n = q->head;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	429a      	cmp	r2, r3
 800183a:	d202      	bcs.n	8001842 <resp_fifo_pop+0x3a>
 800183c:	f06f 0303 	mvn.w	r3, #3
 8001840:	e023      	b.n	800188a <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	6819      	ldr	r1, [r3, #0]
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	461a      	mov	r2, r3
 800184c:	68b8      	ldr	r0, [r7, #8]
 800184e:	f00e fa30 	bl	800fcb2 <memcpy>
    int ret = (int)n->len;
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d102      	bne.n	800186e <resp_fifo_pop+0x66>
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2200      	movs	r2, #0
 800186c:	605a      	str	r2, [r3, #4]
    q->count--;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	1e5a      	subs	r2, r3, #1
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	609a      	str	r2, [r3, #8]
    free(n->buf);
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4618      	mov	r0, r3
 800187e:	f00d fddd 	bl	800f43c <free>
    free(n);
 8001882:	6978      	ldr	r0, [r7, #20]
 8001884:	f00d fdda 	bl	800f43c <free>
    return ret;
 8001888:	693b      	ldr	r3, [r7, #16]
}
 800188a:	4618      	mov	r0, r3
 800188c:	3718      	adds	r7, #24
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
	...

08001894 <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 8001894:	b5b0      	push	{r4, r5, r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
    if (!r) return;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d01c      	beq.n	80018e0 <router_init+0x4c>
    memset(r, 0, sizeof(*r));
 80018a6:	2248      	movs	r2, #72	@ 0x48
 80018a8:	2100      	movs	r1, #0
 80018aa:	68f8      	ldr	r0, [r7, #12]
 80018ac:	f00e f976 	bl	800fb9c <memset>
    r->resp = resp_fifo;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	68ba      	ldr	r2, [r7, #8]
 80018b4:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 80018b6:	2230      	movs	r2, #48	@ 0x30
 80018b8:	2100      	movs	r1, #0
 80018ba:	480b      	ldr	r0, [pc, #44]	@ (80018e8 <router_init+0x54>)
 80018bc:	f00e f96e 	bl	800fb9c <memset>
    if (h) g_handlers = *h;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d00d      	beq.n	80018e2 <router_init+0x4e>
 80018c6:	4a08      	ldr	r2, [pc, #32]	@ (80018e8 <router_init+0x54>)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4614      	mov	r4, r2
 80018cc:	461d      	mov	r5, r3
 80018ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018d6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80018da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80018de:	e000      	b.n	80018e2 <router_init+0x4e>
    if (!r) return;
 80018e0:	bf00      	nop
}
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bdb0      	pop	{r4, r5, r7, pc}
 80018e8:	2000009c 	.word	0x2000009c

080018ec <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f000 80ee 	beq.w	8001adc <dispatch+0x1f0>
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	2b00      	cmp	r3, #0
 8001904:	f000 80ea 	beq.w	8001adc <dispatch+0x1f0>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b03      	cmp	r3, #3
 800190c:	f240 80e6 	bls.w	8001adc <dispatch+0x1f0>
    uint8_t type = f[1];
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	3301      	adds	r3, #1
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 8001918:	7dfb      	ldrb	r3, [r7, #23]
 800191a:	2b26      	cmp	r3, #38	@ 0x26
 800191c:	dc56      	bgt.n	80019cc <dispatch+0xe0>
 800191e:	2b00      	cmp	r3, #0
 8001920:	f340 80de 	ble.w	8001ae0 <dispatch+0x1f4>
 8001924:	3b01      	subs	r3, #1
 8001926:	2b25      	cmp	r3, #37	@ 0x25
 8001928:	f200 80da 	bhi.w	8001ae0 <dispatch+0x1f4>
 800192c:	a201      	add	r2, pc, #4	@ (adr r2, 8001934 <dispatch+0x48>)
 800192e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001932:	bf00      	nop
 8001934:	080019d3 	.word	0x080019d3
 8001938:	080019eb 	.word	0x080019eb
 800193c:	08001a01 	.word	0x08001a01
 8001940:	08001a17 	.word	0x08001a17
 8001944:	08001a2d 	.word	0x08001a2d
 8001948:	08001a43 	.word	0x08001a43
 800194c:	08001a59 	.word	0x08001a59
 8001950:	08001ae1 	.word	0x08001ae1
 8001954:	08001ae1 	.word	0x08001ae1
 8001958:	08001ae1 	.word	0x08001ae1
 800195c:	08001ae1 	.word	0x08001ae1
 8001960:	08001ae1 	.word	0x08001ae1
 8001964:	08001ae1 	.word	0x08001ae1
 8001968:	08001ae1 	.word	0x08001ae1
 800196c:	08001ae1 	.word	0x08001ae1
 8001970:	08001ae1 	.word	0x08001ae1
 8001974:	08001ae1 	.word	0x08001ae1
 8001978:	08001ae1 	.word	0x08001ae1
 800197c:	08001ae1 	.word	0x08001ae1
 8001980:	08001ae1 	.word	0x08001ae1
 8001984:	08001ae1 	.word	0x08001ae1
 8001988:	08001ae1 	.word	0x08001ae1
 800198c:	08001ae1 	.word	0x08001ae1
 8001990:	08001ae1 	.word	0x08001ae1
 8001994:	08001ae1 	.word	0x08001ae1
 8001998:	08001ae1 	.word	0x08001ae1
 800199c:	08001ae1 	.word	0x08001ae1
 80019a0:	08001ae1 	.word	0x08001ae1
 80019a4:	08001ae1 	.word	0x08001ae1
 80019a8:	08001ae1 	.word	0x08001ae1
 80019ac:	08001ae1 	.word	0x08001ae1
 80019b0:	08001a6f 	.word	0x08001a6f
 80019b4:	08001ae1 	.word	0x08001ae1
 80019b8:	08001ae1 	.word	0x08001ae1
 80019bc:	08001ae1 	.word	0x08001ae1
 80019c0:	08001a85 	.word	0x08001a85
 80019c4:	08001a9b 	.word	0x08001a9b
 80019c8:	08001ab1 	.word	0x08001ab1
 80019cc:	2b68      	cmp	r3, #104	@ 0x68
 80019ce:	d07a      	beq.n	8001ac6 <dispatch+0x1da>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
        default: /* desconhecido */  break;
 80019d0:	e086      	b.n	8001ae0 <dispatch+0x1f4>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 80019d2:	4b51      	ldr	r3, [pc, #324]	@ (8001b18 <dispatch+0x22c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	f000 8084 	beq.w	8001ae4 <dispatch+0x1f8>
 80019dc:	4b4e      	ldr	r3, [pc, #312]	@ (8001b18 <dispatch+0x22c>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	68b9      	ldr	r1, [r7, #8]
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	4798      	blx	r3
 80019e8:	e07c      	b.n	8001ae4 <dispatch+0x1f8>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 80019ea:	4b4b      	ldr	r3, [pc, #300]	@ (8001b18 <dispatch+0x22c>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d07a      	beq.n	8001ae8 <dispatch+0x1fc>
 80019f2:	4b49      	ldr	r3, [pc, #292]	@ (8001b18 <dispatch+0x22c>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	68b9      	ldr	r1, [r7, #8]
 80019fa:	68f8      	ldr	r0, [r7, #12]
 80019fc:	4798      	blx	r3
 80019fe:	e073      	b.n	8001ae8 <dispatch+0x1fc>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001a00:	4b45      	ldr	r3, [pc, #276]	@ (8001b18 <dispatch+0x22c>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d071      	beq.n	8001aec <dispatch+0x200>
 8001a08:	4b43      	ldr	r3, [pc, #268]	@ (8001b18 <dispatch+0x22c>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	68b9      	ldr	r1, [r7, #8]
 8001a10:	68f8      	ldr	r0, [r7, #12]
 8001a12:	4798      	blx	r3
 8001a14:	e06a      	b.n	8001aec <dispatch+0x200>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001a16:	4b40      	ldr	r3, [pc, #256]	@ (8001b18 <dispatch+0x22c>)
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d068      	beq.n	8001af0 <dispatch+0x204>
 8001a1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001b18 <dispatch+0x22c>)
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	68b9      	ldr	r1, [r7, #8]
 8001a26:	68f8      	ldr	r0, [r7, #12]
 8001a28:	4798      	blx	r3
 8001a2a:	e061      	b.n	8001af0 <dispatch+0x204>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001a2c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b18 <dispatch+0x22c>)
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d05f      	beq.n	8001af4 <dispatch+0x208>
 8001a34:	4b38      	ldr	r3, [pc, #224]	@ (8001b18 <dispatch+0x22c>)
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	68b9      	ldr	r1, [r7, #8]
 8001a3c:	68f8      	ldr	r0, [r7, #12]
 8001a3e:	4798      	blx	r3
 8001a40:	e058      	b.n	8001af4 <dispatch+0x208>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001a42:	4b35      	ldr	r3, [pc, #212]	@ (8001b18 <dispatch+0x22c>)
 8001a44:	695b      	ldr	r3, [r3, #20]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d056      	beq.n	8001af8 <dispatch+0x20c>
 8001a4a:	4b33      	ldr	r3, [pc, #204]	@ (8001b18 <dispatch+0x22c>)
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	68b9      	ldr	r1, [r7, #8]
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	4798      	blx	r3
 8001a56:	e04f      	b.n	8001af8 <dispatch+0x20c>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001a58:	4b2f      	ldr	r3, [pc, #188]	@ (8001b18 <dispatch+0x22c>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d04d      	beq.n	8001afc <dispatch+0x210>
 8001a60:	4b2d      	ldr	r3, [pc, #180]	@ (8001b18 <dispatch+0x22c>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	68b9      	ldr	r1, [r7, #8]
 8001a68:	68f8      	ldr	r0, [r7, #12]
 8001a6a:	4798      	blx	r3
 8001a6c:	e046      	b.n	8001afc <dispatch+0x210>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001a6e:	4b2a      	ldr	r3, [pc, #168]	@ (8001b18 <dispatch+0x22c>)
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d044      	beq.n	8001b00 <dispatch+0x214>
 8001a76:	4b28      	ldr	r3, [pc, #160]	@ (8001b18 <dispatch+0x22c>)
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	68b9      	ldr	r1, [r7, #8]
 8001a7e:	68f8      	ldr	r0, [r7, #12]
 8001a80:	4798      	blx	r3
 8001a82:	e03d      	b.n	8001b00 <dispatch+0x214>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001a84:	4b24      	ldr	r3, [pc, #144]	@ (8001b18 <dispatch+0x22c>)
 8001a86:	6a1b      	ldr	r3, [r3, #32]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d03b      	beq.n	8001b04 <dispatch+0x218>
 8001a8c:	4b22      	ldr	r3, [pc, #136]	@ (8001b18 <dispatch+0x22c>)
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	68f8      	ldr	r0, [r7, #12]
 8001a96:	4798      	blx	r3
 8001a98:	e034      	b.n	8001b04 <dispatch+0x218>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b18 <dispatch+0x22c>)
 8001a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d032      	beq.n	8001b08 <dispatch+0x21c>
 8001aa2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b18 <dispatch+0x22c>)
 8001aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	68b9      	ldr	r1, [r7, #8]
 8001aaa:	68f8      	ldr	r0, [r7, #12]
 8001aac:	4798      	blx	r3
 8001aae:	e02b      	b.n	8001b08 <dispatch+0x21c>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001ab0:	4b19      	ldr	r3, [pc, #100]	@ (8001b18 <dispatch+0x22c>)
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d029      	beq.n	8001b0c <dispatch+0x220>
 8001ab8:	4b17      	ldr	r3, [pc, #92]	@ (8001b18 <dispatch+0x22c>)
 8001aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	68b9      	ldr	r1, [r7, #8]
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	4798      	blx	r3
 8001ac4:	e022      	b.n	8001b0c <dispatch+0x220>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001ac6:	4b14      	ldr	r3, [pc, #80]	@ (8001b18 <dispatch+0x22c>)
 8001ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d020      	beq.n	8001b10 <dispatch+0x224>
 8001ace:	4b12      	ldr	r3, [pc, #72]	@ (8001b18 <dispatch+0x22c>)
 8001ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	68b9      	ldr	r1, [r7, #8]
 8001ad6:	68f8      	ldr	r0, [r7, #12]
 8001ad8:	4798      	blx	r3
 8001ada:	e019      	b.n	8001b10 <dispatch+0x224>
    if (!r || !f || len < 4) return;
 8001adc:	bf00      	nop
 8001ade:	e018      	b.n	8001b12 <dispatch+0x226>
        default: /* desconhecido */  break;
 8001ae0:	bf00      	nop
 8001ae2:	e016      	b.n	8001b12 <dispatch+0x226>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001ae4:	bf00      	nop
 8001ae6:	e014      	b.n	8001b12 <dispatch+0x226>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001ae8:	bf00      	nop
 8001aea:	e012      	b.n	8001b12 <dispatch+0x226>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001aec:	bf00      	nop
 8001aee:	e010      	b.n	8001b12 <dispatch+0x226>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001af0:	bf00      	nop
 8001af2:	e00e      	b.n	8001b12 <dispatch+0x226>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001af4:	bf00      	nop
 8001af6:	e00c      	b.n	8001b12 <dispatch+0x226>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001af8:	bf00      	nop
 8001afa:	e00a      	b.n	8001b12 <dispatch+0x226>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001afc:	bf00      	nop
 8001afe:	e008      	b.n	8001b12 <dispatch+0x226>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001b00:	bf00      	nop
 8001b02:	e006      	b.n	8001b12 <dispatch+0x226>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001b04:	bf00      	nop
 8001b06:	e004      	b.n	8001b12 <dispatch+0x226>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001b08:	bf00      	nop
 8001b0a:	e002      	b.n	8001b12 <dispatch+0x226>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001b0c:	bf00      	nop
 8001b0e:	e000      	b.n	8001b12 <dispatch+0x226>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001b10:	bf00      	nop
    }
    #undef CALL
}
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	2000009c 	.word	0x2000009c

08001b1c <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d016      	beq.n	8001b5c <router_feed_bytes+0x40>
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d013      	beq.n	8001b5c <router_feed_bytes+0x40>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b03      	cmp	r3, #3
 8001b38:	d910      	bls.n	8001b5c <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2baa      	cmp	r3, #170	@ 0xaa
 8001b40:	d10e      	bne.n	8001b60 <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	3b01      	subs	r3, #1
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	4413      	add	r3, r2
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b55      	cmp	r3, #85	@ 0x55
 8001b4e:	d109      	bne.n	8001b64 <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	68b9      	ldr	r1, [r7, #8]
 8001b54:	68f8      	ldr	r0, [r7, #12]
 8001b56:	f7ff fec9 	bl	80018ec <dispatch>
 8001b5a:	e004      	b.n	8001b66 <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 8001b5c:	bf00      	nop
 8001b5e:	e002      	b.n	8001b66 <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8001b60:	bf00      	nop
 8001b62:	e000      	b.n	8001b66 <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 8001b64:	bf00      	nop
}
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <home_service_init>:

LOG_SVC_DEFINE(LOG_SVC_HOME, "home");

static home_status_t g_home;

void home_service_init(void) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af04      	add	r7, sp, #16
	g_home.axis_done_mask = 0;
 8001b72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <home_service_init+0x34>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	701a      	strb	r2, [r3, #0]
	g_home.error_flags = 0;
 8001b78:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <home_service_init+0x34>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	705a      	strb	r2, [r3, #1]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8001b7e:	4a09      	ldr	r2, [pc, #36]	@ (8001ba4 <home_service_init+0x38>)
 8001b80:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <home_service_init+0x3c>)
 8001b82:	9302      	str	r3, [sp, #8]
 8001b84:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <home_service_init+0x40>)
 8001b86:	9301      	str	r3, [sp, #4]
 8001b88:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <home_service_init+0x44>)
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2100      	movs	r1, #0
 8001b92:	2003      	movs	r0, #3
 8001b94:	f000 fd3a 	bl	800260c <log_event_auto>
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	200000cc 	.word	0x200000cc
 8001ba4:	080108c8 	.word	0x080108c8
 8001ba8:	080108d0 	.word	0x080108d0
 8001bac:	080108d4 	.word	0x080108d4
 8001bb0:	080108d8 	.word	0x080108d8

08001bb4 <home_on_move_home>:
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af04      	add	r7, sp, #16
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8001bbe:	4a08      	ldr	r2, [pc, #32]	@ (8001be0 <home_on_move_home+0x2c>)
 8001bc0:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <home_on_move_home+0x30>)
 8001bc2:	9302      	str	r3, [sp, #8]
 8001bc4:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <home_on_move_home+0x34>)
 8001bc6:	9301      	str	r3, [sp, #4]
 8001bc8:	4b08      	ldr	r3, [pc, #32]	@ (8001bec <home_on_move_home+0x38>)
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	2003      	movs	r0, #3
 8001bd4:	f000 fd1a 	bl	800260c <log_event_auto>
}
 8001bd8:	bf00      	nop
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	080108c8 	.word	0x080108c8
 8001be4:	080108e0 	.word	0x080108e0
 8001be8:	080108d4 	.word	0x080108d4
 8001bec:	080108f0 	.word	0x080108f0

08001bf0 <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b088      	sub	sp, #32
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
    if (!led)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d019      	beq.n	8001c32 <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 8001bfe:	f107 030c 	add.w	r3, r7, #12
 8001c02:	2200      	movs	r2, #0
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	605a      	str	r2, [r3, #4]
 8001c08:	609a      	str	r2, [r3, #8]
 8001c0a:	60da      	str	r2, [r3, #12]
 8001c0c:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	889b      	ldrh	r3, [r3, #4]
 8001c12:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 8001c14:	2301      	movs	r3, #1
 8001c16:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f107 020c 	add.w	r2, r7, #12
 8001c28:	4611      	mov	r1, r2
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f005 fd94 	bl	8007758 <HAL_GPIO_Init>
 8001c30:	e000      	b.n	8001c34 <led_gpio_config_output+0x44>
        return;
 8001c32:	bf00      	nop
}
 8001c34:	3720      	adds	r7, #32
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b088      	sub	sp, #32
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
    if (!led)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d01c      	beq.n	8001c82 <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 8001c48:	f107 030c 	add.w	r3, r7, #12
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	889b      	ldrh	r3, [r3, #4]
 8001c5c:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f107 020c 	add.w	r2, r7, #12
 8001c78:	4611      	mov	r1, r2
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f005 fd6c 	bl	8007758 <HAL_GPIO_Init>
 8001c80:	e000      	b.n	8001c84 <led_gpio_config_pwm+0x4a>
        return;
 8001c82:	bf00      	nop
}
 8001c84:	3720      	adds	r7, #32
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af02      	add	r7, sp, #8
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
 8001c96:	460b      	mov	r3, r1
 8001c98:	71bb      	strb	r3, [r7, #6]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	733b      	strb	r3, [r7, #12]
 8001ca2:	79bb      	ldrb	r3, [r7, #6]
 8001ca4:	737b      	strb	r3, [r7, #13]
 8001ca6:	797b      	ldrb	r3, [r7, #5]
 8001ca8:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8001caa:	f107 0110 	add.w	r1, r7, #16
 8001cae:	f107 030c 	add.w	r3, r7, #12
 8001cb2:	2207      	movs	r2, #7
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff fa6b 	bl	8001190 <led_ctrl_resp_encoder>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d00c      	beq.n	8001cda <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8001cc0:	4a12      	ldr	r2, [pc, #72]	@ (8001d0c <led_push_response+0x80>)
 8001cc2:	4b13      	ldr	r3, [pc, #76]	@ (8001d10 <led_push_response+0x84>)
 8001cc4:	9301      	str	r3, [sp, #4]
 8001cc6:	4b13      	ldr	r3, [pc, #76]	@ (8001d14 <led_push_response+0x88>)
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	f06f 0201 	mvn.w	r2, #1
 8001cd0:	2164      	movs	r1, #100	@ 0x64
 8001cd2:	2001      	movs	r0, #1
 8001cd4:	f000 fc9a 	bl	800260c <log_event_auto>
 8001cd8:	e014      	b.n	8001d04 <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8001cda:	f107 0310 	add.w	r3, r7, #16
 8001cde:	2107      	movs	r1, #7
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f003 fe99 	bl	8005a18 <app_resp_push>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d00b      	beq.n	8001d04 <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 8001cec:	4a07      	ldr	r2, [pc, #28]	@ (8001d0c <led_push_response+0x80>)
 8001cee:	4b0a      	ldr	r3, [pc, #40]	@ (8001d18 <led_push_response+0x8c>)
 8001cf0:	9301      	str	r3, [sp, #4]
 8001cf2:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <led_push_response+0x88>)
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	f06f 0203 	mvn.w	r2, #3
 8001cfc:	2164      	movs	r1, #100	@ 0x64
 8001cfe:	2001      	movs	r0, #1
 8001d00:	f000 fc84 	bl	800260c <log_event_auto>
    }
}
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	080108fc 	.word	0x080108fc
 8001d10:	08010900 	.word	0x08010900
 8001d14:	0801091c 	.word	0x0801091c
 8001d18:	08010924 	.word	0x08010924

08001d1c <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 8001d22:	f007 fcd1 	bl	80096c8 <HAL_RCC_GetPCLK2Freq>
 8001d26:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 8001d28:	4b09      	ldr	r3, [pc, #36]	@ (8001d50 <led_timer_get_clock+0x34>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8001d30:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d005      	beq.n	8001d44 <led_timer_get_clock+0x28>
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d002      	beq.n	8001d44 <led_timer_get_clock+0x28>
        clk *= 2u;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 8001d44:	687b      	ldr	r3, [r7, #4]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40021000 	.word	0x40021000

08001d54 <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 8001d54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d58:	b094      	sub	sp, #80	@ 0x50
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8001d60:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <led_compute_period_ticks+0x16>
        return 0u;
 8001d66:	2300      	movs	r3, #0
 8001d68:	e066      	b.n	8001e38 <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 8001d6a:	f7ff ffd7 	bl	8001d1c <led_timer_get_clock>
 8001d6e:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8001d70:	4b34      	ldr	r3, [pc, #208]	@ (8001e44 <led_compute_period_ticks+0xf0>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	3301      	adds	r3, #1
 8001d76:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 8001d78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <led_compute_period_ticks+0x2e>
        return 0u;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	e05a      	b.n	8001e38 <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 8001d82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8001d8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <led_compute_period_ticks+0x42>
        return 0u;
 8001d92:	2300      	movs	r3, #0
 8001d94:	e050      	b.n	8001e38 <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 8001d96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d98:	2200      	movs	r2, #0
 8001d9a:	4698      	mov	r8, r3
 8001d9c:	4691      	mov	r9, r2
 8001d9e:	4642      	mov	r2, r8
 8001da0:	464b      	mov	r3, r9
 8001da2:	1891      	adds	r1, r2, r2
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	415b      	adcs	r3, r3
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001dae:	eb12 0408 	adds.w	r4, r2, r8
 8001db2:	eb43 0509 	adc.w	r5, r3, r9
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	f04f 0300 	mov.w	r3, #0
 8001dbe:	016b      	lsls	r3, r5, #5
 8001dc0:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001dc4:	0162      	lsls	r2, r4, #5
 8001dc6:	eb14 0a02 	adds.w	sl, r4, r2
 8001dca:	eb45 0b03 	adc.w	fp, r5, r3
 8001dce:	eb1a 0308 	adds.w	r3, sl, r8
 8001dd2:	603b      	str	r3, [r7, #0]
 8001dd4:	eb4b 0309 	adc.w	r3, fp, r9
 8001dd8:	607b      	str	r3, [r7, #4]
 8001dda:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001dde:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 8001de2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001de4:	085b      	lsrs	r3, r3, #1
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	2200      	movs	r2, #0
 8001dec:	623b      	str	r3, [r7, #32]
 8001dee:	627a      	str	r2, [r7, #36]	@ 0x24
 8001df0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001df4:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001df8:	4621      	mov	r1, r4
 8001dfa:	1889      	adds	r1, r1, r2
 8001dfc:	61b9      	str	r1, [r7, #24]
 8001dfe:	4629      	mov	r1, r5
 8001e00:	eb43 0101 	adc.w	r1, r3, r1
 8001e04:	61f9      	str	r1, [r7, #28]
 8001e06:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001e08:	2200      	movs	r2, #0
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	617a      	str	r2, [r7, #20]
 8001e0e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e12:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e16:	f7fe fa7b 	bl	8000310 <__aeabi_uldivmod>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 8001e22:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d305      	bcc.n	8001e36 <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 8001e2a:	f04f 32ff 	mov.w	r2, #4294967295
 8001e2e:	f04f 0300 	mov.w	r3, #0
 8001e32:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 8001e36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3750      	adds	r7, #80	@ 0x50
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e42:	bf00      	nop
 8001e44:	200031c0 	.word	0x200031c0

08001e48 <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d101      	bne.n	8001e5c <led_apply_pwm+0x14>
        period_ticks = 1u;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d901      	bls.n	8001e68 <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d002      	beq.n	8001e74 <led_apply_pwm+0x2c>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3b01      	subs	r3, #1
 8001e72:	e000      	b.n	8001e76 <led_apply_pwm+0x2e>
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 8001e78:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea4 <led_apply_pwm+0x5c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001e80:	4a08      	ldr	r2, [pc, #32]	@ (8001ea4 <led_apply_pwm+0x5c>)
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 8001e86:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <led_apply_pwm+0x5c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 8001e8e:	2101      	movs	r1, #1
 8001e90:	4804      	ldr	r0, [pc, #16]	@ (8001ea4 <led_apply_pwm+0x5c>)
 8001e92:	f00a ff8b 	bl	800cdac <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 8001e96:	4a03      	ldr	r2, [pc, #12]	@ (8001ea4 <led_apply_pwm+0x5c>)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	60d3      	str	r3, [r2, #12]
}
 8001e9c:	bf00      	nop
 8001e9e:	3710      	adds	r7, #16
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	200031c0 	.word	0x200031c0

08001ea8 <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af04      	add	r7, sp, #16
 8001eae:	6078      	str	r0, [r7, #4]
    if (!led)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d029      	beq.n	8001f0a <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 8001eb6:	f000 f913 	bl	80020e0 <led_pwm_stop>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d00d      	beq.n	8001ee0 <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8001ec4:	4a13      	ldr	r2, [pc, #76]	@ (8001f14 <led_force_off+0x6c>)
 8001ec6:	7bfb      	ldrb	r3, [r7, #15]
 8001ec8:	9302      	str	r3, [sp, #8]
 8001eca:	4b13      	ldr	r3, [pc, #76]	@ (8001f18 <led_force_off+0x70>)
 8001ecc:	9301      	str	r3, [sp, #4]
 8001ece:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <led_force_off+0x74>)
 8001ed0:	9300      	str	r3, [sp, #0]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	f06f 0203 	mvn.w	r2, #3
 8001ed8:	2164      	movs	r1, #100	@ 0x64
 8001eda:	2001      	movs	r0, #1
 8001edc:	f000 fb96 	bl	800260c <log_event_auto>
    }
    led_gpio_config_output(led);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff fe85 	bl	8001bf0 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6818      	ldr	r0, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	889b      	ldrh	r3, [r3, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	f005 fedd 	bl	8007cb0 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	735a      	strb	r2, [r3, #13]
 8001f08:	e000      	b.n	8001f0c <led_force_off+0x64>
        return;
 8001f0a:	bf00      	nop
}
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	080108fc 	.word	0x080108fc
 8001f18:	0801093c 	.word	0x0801093c
 8001f1c:	08010960 	.word	0x08010960

08001f20 <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b088      	sub	sp, #32
 8001f24:	af04      	add	r7, sp, #16
 8001f26:	6078      	str	r0, [r7, #4]
    if (!led)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d029      	beq.n	8001f82 <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 8001f2e:	f000 f8d7 	bl	80020e0 <led_pwm_stop>
 8001f32:	4603      	mov	r3, r0
 8001f34:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8001f36:	7bfb      	ldrb	r3, [r7, #15]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d00d      	beq.n	8001f58 <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8001f3c:	4a13      	ldr	r2, [pc, #76]	@ (8001f8c <led_force_on+0x6c>)
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	9302      	str	r3, [sp, #8]
 8001f42:	4b13      	ldr	r3, [pc, #76]	@ (8001f90 <led_force_on+0x70>)
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	4b13      	ldr	r3, [pc, #76]	@ (8001f94 <led_force_on+0x74>)
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	f06f 0203 	mvn.w	r2, #3
 8001f50:	2164      	movs	r1, #100	@ 0x64
 8001f52:	2001      	movs	r0, #1
 8001f54:	f000 fb5a 	bl	800260c <log_event_auto>
    }
    led_gpio_config_output(led);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff fe49 	bl	8001bf0 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6818      	ldr	r0, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	889b      	ldrh	r3, [r3, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	4619      	mov	r1, r3
 8001f6a:	f005 fea1 	bl	8007cb0 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2201      	movs	r2, #1
 8001f72:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	735a      	strb	r2, [r3, #13]
 8001f80:	e000      	b.n	8001f84 <led_force_on+0x64>
        return;
 8001f82:	bf00      	nop
}
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	080108fc 	.word	0x080108fc
 8001f90:	0801093c 	.word	0x0801093c
 8001f94:	08010960 	.word	0x08010960

08001f98 <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af02      	add	r7, sp, #8
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d03c      	beq.n	8002024 <led_force_blink+0x8c>
 8001faa:	887b      	ldrh	r3, [r7, #2]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d039      	beq.n	8002024 <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 8001fb0:	887b      	ldrh	r3, [r7, #2]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff fece 	bl	8001d54 <led_compute_period_ticks>
 8001fb8:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d801      	bhi.n	8001fc4 <led_force_blink+0x2c>
        period_ticks = 2u;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fca:	d902      	bls.n	8001fd2 <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 8001fcc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fd0:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	085b      	lsrs	r3, r3, #1
 8001fd6:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f7ff fe2e 	bl	8001c3a <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 8001fde:	68b9      	ldr	r1, [r7, #8]
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f7ff ff31 	bl	8001e48 <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 8001fe6:	f000 f85d 	bl	80020a4 <led_pwm_start>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00f      	beq.n	8002010 <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 8001ff0:	4a0e      	ldr	r2, [pc, #56]	@ (800202c <led_force_blink+0x94>)
 8001ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8002030 <led_force_blink+0x98>)
 8001ff4:	9301      	str	r3, [sp, #4]
 8001ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8002034 <led_force_blink+0x9c>)
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	f06f 0203 	mvn.w	r2, #3
 8002000:	2164      	movs	r1, #100	@ 0x64
 8002002:	2001      	movs	r0, #1
 8002004:	f000 fb02 	bl	800260c <log_event_auto>
        led_force_off(led);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff ff4d 	bl	8001ea8 <led_force_off>
        return;
 800200e:	e00a      	b.n	8002026 <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2202      	movs	r2, #2
 8002014:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	887a      	ldrh	r2, [r7, #2]
 800201a:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	735a      	strb	r2, [r3, #13]
 8002022:	e000      	b.n	8002026 <led_force_blink+0x8e>
        return;
 8002024:	bf00      	nop
}
 8002026:	3710      	adds	r7, #16
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	080108fc 	.word	0x080108fc
 8002030:	08010968 	.word	0x08010968
 8002034:	08010960 	.word	0x08010960

08002038 <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	460b      	mov	r3, r1
 8002042:	70fb      	strb	r3, [r7, #3]
 8002044:	4613      	mov	r3, r2
 8002046:	803b      	strh	r3, [r7, #0]
    if (!led)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d026      	beq.n	800209c <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 800204e:	78fb      	ldrb	r3, [r7, #3]
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 8002054:	2300      	movs	r3, #0
 8002056:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002058:	f3ef 8310 	mrs	r3, PRIMASK
 800205c:	60bb      	str	r3, [r7, #8]
  return(result);
 800205e:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 8002060:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8002062:	b672      	cpsid	i
}
 8002064:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 8002066:	78fb      	ldrb	r3, [r7, #3]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d103      	bne.n	8002074 <led_apply_config+0x3c>
        led_force_on(led);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f7ff ff57 	bl	8001f20 <led_force_on>
 8002072:	e00e      	b.n	8002092 <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 8002074:	78fb      	ldrb	r3, [r7, #3]
 8002076:	2b02      	cmp	r3, #2
 8002078:	d108      	bne.n	800208c <led_apply_config+0x54>
 800207a:	883b      	ldrh	r3, [r7, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d005      	beq.n	800208c <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 8002080:	883b      	ldrh	r3, [r7, #0]
 8002082:	4619      	mov	r1, r3
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7ff ff87 	bl	8001f98 <led_force_blink>
 800208a:	e002      	b.n	8002092 <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff ff0b 	bl	8001ea8 <led_force_off>
    }

    if (primask == 0u) {
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d102      	bne.n	800209e <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 8002098:	b662      	cpsie	i
}
 800209a:	e000      	b.n	800209e <led_apply_config+0x66>
        return;
 800209c:	bf00      	nop
        __enable_irq();
    }
}
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 80020aa:	4b0b      	ldr	r3, [pc, #44]	@ (80020d8 <led_pwm_start+0x34>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <led_pwm_start+0x12>
        return HAL_OK;
 80020b2:	2300      	movs	r3, #0
 80020b4:	e00c      	b.n	80020d0 <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80020b6:	2100      	movs	r1, #0
 80020b8:	4808      	ldr	r0, [pc, #32]	@ (80020dc <led_pwm_start+0x38>)
 80020ba:	f009 fdbd 	bl	800bc38 <HAL_TIM_PWM_Start>
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d102      	bne.n	80020ce <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 80020c8:	4b03      	ldr	r3, [pc, #12]	@ (80020d8 <led_pwm_start+0x34>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	701a      	strb	r2, [r3, #0]
    }
    return st;
 80020ce:	79fb      	ldrb	r3, [r7, #7]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	200000ce 	.word	0x200000ce
 80020dc:	200031c0 	.word	0x200031c0

080020e0 <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 80020e6:	4b17      	ldr	r3, [pc, #92]	@ (8002144 <led_pwm_stop+0x64>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <led_pwm_stop+0x12>
        return HAL_OK;
 80020ee:	2300      	movs	r3, #0
 80020f0:	e024      	b.n	800213c <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 80020f2:	2100      	movs	r1, #0
 80020f4:	4814      	ldr	r0, [pc, #80]	@ (8002148 <led_pwm_stop+0x68>)
 80020f6:	f009 ff4f 	bl	800bf98 <HAL_TIM_PWM_Stop>
 80020fa:	4603      	mov	r3, r0
 80020fc:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d11a      	bne.n	800213a <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 8002104:	4b10      	ldr	r3, [pc, #64]	@ (8002148 <led_pwm_stop+0x68>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6a1a      	ldr	r2, [r3, #32]
 800210a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800210e:	4013      	ands	r3, r2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10f      	bne.n	8002134 <led_pwm_stop+0x54>
 8002114:	4b0c      	ldr	r3, [pc, #48]	@ (8002148 <led_pwm_stop+0x68>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	6a1a      	ldr	r2, [r3, #32]
 800211a:	f240 4344 	movw	r3, #1092	@ 0x444
 800211e:	4013      	ands	r3, r2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d107      	bne.n	8002134 <led_pwm_stop+0x54>
 8002124:	4b08      	ldr	r3, [pc, #32]	@ (8002148 <led_pwm_stop+0x68>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	4b07      	ldr	r3, [pc, #28]	@ (8002148 <led_pwm_stop+0x68>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f022 0201 	bic.w	r2, r2, #1
 8002132:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 8002134:	4b03      	ldr	r3, [pc, #12]	@ (8002144 <led_pwm_stop+0x64>)
 8002136:	2200      	movs	r2, #0
 8002138:	701a      	strb	r2, [r3, #0]
    }
    return st;
 800213a:	79fb      	ldrb	r3, [r7, #7]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	200000ce 	.word	0x200000ce
 8002148:	200031c0 	.word	0x200031c0

0800214c <led_service_init>:

void led_service_init(void) {
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	@ 0x28
 8002150:	af02      	add	r7, sp, #8
    g_pwm_running = 0u;
 8002152:	4b42      	ldr	r3, [pc, #264]	@ (800225c <led_service_init+0x110>)
 8002154:	2200      	movs	r2, #0
 8002156:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002158:	2300      	movs	r3, #0
 800215a:	61fb      	str	r3, [r7, #28]
 800215c:	e02d      	b.n	80021ba <led_service_init+0x6e>
        led_gpio_config_output(&g_leds[i]);
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	011b      	lsls	r3, r3, #4
 8002162:	4a3f      	ldr	r2, [pc, #252]	@ (8002260 <led_service_init+0x114>)
 8002164:	4413      	add	r3, r2
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff fd42 	bl	8001bf0 <led_gpio_config_output>
        HAL_GPIO_WritePin(g_leds[i].port, g_leds[i].pin, LED_GPIO_OFF_LEVEL);
 800216c:	4a3c      	ldr	r2, [pc, #240]	@ (8002260 <led_service_init+0x114>)
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	011b      	lsls	r3, r3, #4
 8002172:	4413      	add	r3, r2
 8002174:	6818      	ldr	r0, [r3, #0]
 8002176:	4a3a      	ldr	r2, [pc, #232]	@ (8002260 <led_service_init+0x114>)
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	011b      	lsls	r3, r3, #4
 800217c:	4413      	add	r3, r2
 800217e:	3304      	adds	r3, #4
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	2200      	movs	r2, #0
 8002184:	4619      	mov	r1, r3
 8002186:	f005 fd93 	bl	8007cb0 <HAL_GPIO_WritePin>
        g_leds[i].mode = LED_MODE_OFF;
 800218a:	4a35      	ldr	r2, [pc, #212]	@ (8002260 <led_service_init+0x114>)
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	011b      	lsls	r3, r3, #4
 8002190:	4413      	add	r3, r2
 8002192:	330c      	adds	r3, #12
 8002194:	2200      	movs	r2, #0
 8002196:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 8002198:	4a31      	ldr	r2, [pc, #196]	@ (8002260 <led_service_init+0x114>)
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	011b      	lsls	r3, r3, #4
 800219e:	4413      	add	r3, r2
 80021a0:	330e      	adds	r3, #14
 80021a2:	2200      	movs	r2, #0
 80021a4:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 80021a6:	4a2e      	ldr	r2, [pc, #184]	@ (8002260 <led_service_init+0x114>)
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	011b      	lsls	r3, r3, #4
 80021ac:	4413      	add	r3, r2
 80021ae:	330d      	adds	r3, #13
 80021b0:	2200      	movs	r2, #0
 80021b2:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	3301      	adds	r3, #1
 80021b8:	61fb      	str	r3, [r7, #28]
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0ce      	beq.n	800215e <led_service_init+0x12>
    }

    if (htim15.Instance != TIM15) {
 80021c0:	4b28      	ldr	r3, [pc, #160]	@ (8002264 <led_service_init+0x118>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a28      	ldr	r2, [pc, #160]	@ (8002268 <led_service_init+0x11c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d001      	beq.n	80021ce <led_service_init+0x82>
        MX_TIM15_Init();
 80021ca:	f004 fb51 	bl	8006870 <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 80021ce:	4825      	ldr	r0, [pc, #148]	@ (8002264 <led_service_init+0x118>)
 80021d0:	f009 fc1e 	bl	800ba10 <HAL_TIM_PWM_Init>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00c      	beq.n	80021f4 <led_service_init+0xa8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 80021da:	4a24      	ldr	r2, [pc, #144]	@ (800226c <led_service_init+0x120>)
 80021dc:	4b24      	ldr	r3, [pc, #144]	@ (8002270 <led_service_init+0x124>)
 80021de:	9301      	str	r3, [sp, #4]
 80021e0:	4b24      	ldr	r3, [pc, #144]	@ (8002274 <led_service_init+0x128>)
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	4613      	mov	r3, r2
 80021e6:	f06f 0203 	mvn.w	r2, #3
 80021ea:	2164      	movs	r1, #100	@ 0x64
 80021ec:	2001      	movs	r0, #1
 80021ee:	f000 fa0d 	bl	800260c <log_event_auto>
        return;
 80021f2:	e02f      	b.n	8002254 <led_service_init+0x108>
    }

    TIM_OC_InitTypeDef oc = {0};
 80021f4:	463b      	mov	r3, r7
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	605a      	str	r2, [r3, #4]
 80021fc:	609a      	str	r2, [r3, #8]
 80021fe:	60da      	str	r2, [r3, #12]
 8002200:	611a      	str	r2, [r3, #16]
 8002202:	615a      	str	r2, [r3, #20]
 8002204:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 8002206:	2360      	movs	r3, #96	@ 0x60
 8002208:	603b      	str	r3, [r7, #0]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 800220a:	2300      	movs	r3, #0
 800220c:	60bb      	str	r3, [r7, #8]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002216:	2300      	movs	r3, #0
 8002218:	617b      	str	r3, [r7, #20]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800221a:	2300      	movs	r3, #0
 800221c:	61bb      	str	r3, [r7, #24]
    oc.Pulse = 0u;
 800221e:	2300      	movs	r3, #0
 8002220:	607b      	str	r3, [r7, #4]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 8002222:	463b      	mov	r3, r7
 8002224:	2200      	movs	r2, #0
 8002226:	4619      	mov	r1, r3
 8002228:	480e      	ldr	r0, [pc, #56]	@ (8002264 <led_service_init+0x118>)
 800222a:	f00a fb71 	bl	800c910 <HAL_TIM_PWM_ConfigChannel>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d00c      	beq.n	800224e <led_service_init+0x102>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 8002234:	4a0d      	ldr	r2, [pc, #52]	@ (800226c <led_service_init+0x120>)
 8002236:	4b10      	ldr	r3, [pc, #64]	@ (8002278 <led_service_init+0x12c>)
 8002238:	9301      	str	r3, [sp, #4]
 800223a:	4b0e      	ldr	r3, [pc, #56]	@ (8002274 <led_service_init+0x128>)
 800223c:	9300      	str	r3, [sp, #0]
 800223e:	4613      	mov	r3, r2
 8002240:	f06f 0203 	mvn.w	r2, #3
 8002244:	2164      	movs	r1, #100	@ 0x64
 8002246:	2001      	movs	r0, #1
 8002248:	f000 f9e0 	bl	800260c <log_event_auto>
        return;
 800224c:	e002      	b.n	8002254 <led_service_init+0x108>
    }

    led_force_off(&g_leds[0]);
 800224e:	4804      	ldr	r0, [pc, #16]	@ (8002260 <led_service_init+0x114>)
 8002250:	f7ff fe2a 	bl	8001ea8 <led_force_off>
}
 8002254:	3720      	adds	r7, #32
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	200000ce 	.word	0x200000ce
 8002260:	20000000 	.word	0x20000000
 8002264:	200031c0 	.word	0x200031c0
 8002268:	40014000 	.word	0x40014000
 800226c:	080108fc 	.word	0x080108fc
 8002270:	08010988 	.word	0x08010988
 8002274:	08010960 	.word	0x08010960
 8002278:	080109ac 	.word	0x080109ac

0800227c <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 800227c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800227e:	b097      	sub	sp, #92	@ 0x5c
 8002280:	af0a      	add	r7, sp, #40	@ 0x28
 8002282:	6178      	str	r0, [r7, #20]
 8002284:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 80d2 	beq.w	8002432 <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	2b08      	cmp	r3, #8
 8002292:	d902      	bls.n	800229a <led_on_led_ctrl+0x1e>
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	2b2a      	cmp	r3, #42	@ 0x2a
 8002298:	d90e      	bls.n	80022b8 <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 800229a:	4a68      	ldr	r2, [pc, #416]	@ (800243c <led_on_led_ctrl+0x1c0>)
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	9302      	str	r3, [sp, #8]
 80022a0:	4b67      	ldr	r3, [pc, #412]	@ (8002440 <led_on_led_ctrl+0x1c4>)
 80022a2:	9301      	str	r3, [sp, #4]
 80022a4:	4b67      	ldr	r3, [pc, #412]	@ (8002444 <led_on_led_ctrl+0x1c8>)
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	4613      	mov	r3, r2
 80022aa:	f06f 0203 	mvn.w	r2, #3
 80022ae:	2164      	movs	r1, #100	@ 0x64
 80022b0:	2001      	movs	r0, #1
 80022b2:	f000 f9ab 	bl	800260c <log_event_auto>
        return;
 80022b6:	e0bd      	b.n	8002434 <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 80022b8:	f107 031c 	add.w	r3, r7, #28
 80022bc:	461a      	mov	r2, r3
 80022be:	6939      	ldr	r1, [r7, #16]
 80022c0:	6978      	ldr	r0, [r7, #20]
 80022c2:	f7fe fa96 	bl	80007f2 <led_ctrl_req_decoder>
 80022c6:	4603      	mov	r3, r0
 80022c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 80022cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d00f      	beq.n	80022f4 <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 80022d4:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80022d8:	4958      	ldr	r1, [pc, #352]	@ (800243c <led_on_led_ctrl+0x1c0>)
 80022da:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80022de:	9302      	str	r3, [sp, #8]
 80022e0:	4b59      	ldr	r3, [pc, #356]	@ (8002448 <led_on_led_ctrl+0x1cc>)
 80022e2:	9301      	str	r3, [sp, #4]
 80022e4:	4b59      	ldr	r3, [pc, #356]	@ (800244c <led_on_led_ctrl+0x1d0>)
 80022e6:	9300      	str	r3, [sp, #0]
 80022e8:	460b      	mov	r3, r1
 80022ea:	2164      	movs	r1, #100	@ 0x64
 80022ec:	2001      	movs	r0, #1
 80022ee:	f000 f98d 	bl	800260c <log_event_auto>
        return;
 80022f2:	e09f      	b.n	8002434 <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 80022f4:	7f7b      	ldrb	r3, [r7, #29]
 80022f6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 80022fa:	2301      	movs	r3, #1
 80022fc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 8002300:	2300      	movs	r3, #0
 8002302:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 8002306:	2300      	movs	r3, #0
 8002308:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 800230c:	2300      	movs	r3, #0
 800230e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002310:	e02d      	b.n	800236e <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 8002312:	2301      	movs	r3, #1
 8002314:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 8002318:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800231c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002320:	4013      	ands	r3, r2
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d01e      	beq.n	8002366 <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 8002328:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800232c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002330:	4313      	orrs	r3, r2
 8002332:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 8002336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002338:	011b      	lsls	r3, r3, #4
 800233a:	4a45      	ldr	r2, [pc, #276]	@ (8002450 <led_on_led_ctrl+0x1d4>)
 800233c:	1898      	adds	r0, r3, r2
 800233e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	3320      	adds	r3, #32
 8002344:	f107 0210 	add.w	r2, r7, #16
 8002348:	4413      	add	r3, r2
 800234a:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 800234e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	3320      	adds	r3, #32
 8002354:	f107 0210 	add.w	r2, r7, #16
 8002358:	4413      	add	r3, r2
 800235a:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800235e:	461a      	mov	r2, r3
 8002360:	f7ff fe6a 	bl	8002038 <led_apply_config>
 8002364:	e000      	b.n	8002368 <led_on_led_ctrl+0xec>
            continue;
 8002366:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800236a:	3301      	adds	r3, #1
 800236c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800236e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0ce      	beq.n	8002312 <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 8002374:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002378:	43db      	mvns	r3, r3
 800237a:	b2da      	uxtb	r2, r3
 800237c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002380:	4013      	ands	r3, r2
 8002382:	b2db      	uxtb	r3, r3
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 8002388:	2301      	movs	r3, #1
 800238a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800238e:	e00a      	b.n	80023a6 <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 8002390:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002394:	2b00      	cmp	r3, #0
 8002396:	d106      	bne.n	80023a6 <led_on_led_ctrl+0x12a>
 8002398:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800239c:	2b00      	cmp	r3, #0
 800239e:	d002      	beq.n	80023a6 <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 80023a0:	2301      	movs	r3, #1
 80023a2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 80023a6:	7f3b      	ldrb	r3, [r7, #28]
 80023a8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80023ac:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff fc6b 	bl	8001c8c <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 80023b6:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80023ba:	4e20      	ldr	r6, [pc, #128]	@ (800243c <led_on_led_ctrl+0x1c0>)
 80023bc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023c0:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80023c4:	4b22      	ldr	r3, [pc, #136]	@ (8002450 <led_on_led_ctrl+0x1d4>)
 80023c6:	7b1b      	ldrb	r3, [r3, #12]
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	4b21      	ldr	r3, [pc, #132]	@ (8002450 <led_on_led_ctrl+0x1d4>)
 80023cc:	89db      	ldrh	r3, [r3, #14]
 80023ce:	4821      	ldr	r0, [pc, #132]	@ (8002454 <led_on_led_ctrl+0x1d8>)
 80023d0:	fba0 0303 	umull	r0, r3, r0, r3
 80023d4:	095b      	lsrs	r3, r3, #5
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	60bb      	str	r3, [r7, #8]
 80023da:	4b1d      	ldr	r3, [pc, #116]	@ (8002450 <led_on_led_ctrl+0x1d4>)
 80023dc:	89db      	ldrh	r3, [r3, #14]
 80023de:	481d      	ldr	r0, [pc, #116]	@ (8002454 <led_on_led_ctrl+0x1d8>)
 80023e0:	fba0 5003 	umull	r5, r0, r0, r3
 80023e4:	0940      	lsrs	r0, r0, #5
 80023e6:	2564      	movs	r5, #100	@ 0x64
 80023e8:	fb05 f000 	mul.w	r0, r5, r0
 80023ec:	1a1b      	subs	r3, r3, r0
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	461d      	mov	r5, r3
 80023f2:	4b17      	ldr	r3, [pc, #92]	@ (8002450 <led_on_led_ctrl+0x1d4>)
 80023f4:	7b5b      	ldrb	r3, [r3, #13]
 80023f6:	607b      	str	r3, [r7, #4]
 80023f8:	4b17      	ldr	r3, [pc, #92]	@ (8002458 <led_on_led_ctrl+0x1dc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fe:	3301      	adds	r3, #1
 8002400:	4815      	ldr	r0, [pc, #84]	@ (8002458 <led_on_led_ctrl+0x1dc>)
 8002402:	6800      	ldr	r0, [r0, #0]
 8002404:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002406:	9009      	str	r0, [sp, #36]	@ 0x24
 8002408:	9308      	str	r3, [sp, #32]
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	9007      	str	r0, [sp, #28]
 800240e:	9506      	str	r5, [sp, #24]
 8002410:	68b8      	ldr	r0, [r7, #8]
 8002412:	9005      	str	r0, [sp, #20]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	9304      	str	r3, [sp, #16]
 8002418:	9103      	str	r1, [sp, #12]
 800241a:	9202      	str	r2, [sp, #8]
 800241c:	4b0f      	ldr	r3, [pc, #60]	@ (800245c <led_on_led_ctrl+0x1e0>)
 800241e:	9301      	str	r3, [sp, #4]
 8002420:	4b0f      	ldr	r3, [pc, #60]	@ (8002460 <led_on_led_ctrl+0x1e4>)
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	4633      	mov	r3, r6
 8002426:	4622      	mov	r2, r4
 8002428:	2102      	movs	r1, #2
 800242a:	2001      	movs	r0, #1
 800242c:	f000 f8ee 	bl	800260c <log_event_auto>
 8002430:	e000      	b.n	8002434 <led_on_led_ctrl+0x1b8>
        return;
 8002432:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
 8002434:	3734      	adds	r7, #52	@ 0x34
 8002436:	46bd      	mov	sp, r7
 8002438:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800243a:	bf00      	nop
 800243c:	080108fc 	.word	0x080108fc
 8002440:	080109d4 	.word	0x080109d4
 8002444:	080109f0 	.word	0x080109f0
 8002448:	080109f4 	.word	0x080109f4
 800244c:	08010a18 	.word	0x08010a18
 8002450:	20000000 	.word	0x20000000
 8002454:	51eb851f 	.word	0x51eb851f
 8002458:	200031c0 	.word	0x200031c0
 800245c:	08010a20 	.word	0x08010a20
 8002460:	08010a70 	.word	0x08010a70

08002464 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800246c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002470:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b00      	cmp	r3, #0
 800247a:	d013      	beq.n	80024a4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800247c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002480:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002484:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00b      	beq.n	80024a4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800248c:	e000      	b.n	8002490 <ITM_SendChar+0x2c>
    {
      __NOP();
 800248e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002490:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d0f9      	beq.n	800248e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800249a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	b2d2      	uxtb	r2, r2
 80024a2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80024a4:	687b      	ldr	r3, [r7, #4]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
	...

080024b4 <log_service_init>:
// mesmo quando o SWO estiver habilitado.
#ifndef LOG_FORCE_UART
#define LOG_FORCE_UART 0
#endif

void log_service_init(void){
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 80024b8:	4b04      	ldr	r3, [pc, #16]	@ (80024cc <log_service_init+0x18>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6898      	ldr	r0, [r3, #8]
 80024be:	2300      	movs	r3, #0
 80024c0:	2202      	movs	r2, #2
 80024c2:	2100      	movs	r1, #0
 80024c4:	f00d f9a2 	bl	800f80c <setvbuf>
}
 80024c8:	bf00      	nop
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	2000002c 	.word	0x2000002c

080024d0 <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	4603      	mov	r3, r0
 80024d8:	603a      	str	r2, [r7, #0]
 80024da:	71fb      	strb	r3, [r7, #7]
 80024dc:	460b      	mov	r3, r1
 80024de:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 80024e0:	79f9      	ldrb	r1, [r7, #7]
 80024e2:	79ba      	ldrb	r2, [r7, #6]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	4803      	ldr	r0, [pc, #12]	@ (80024f4 <log_event_ids+0x24>)
 80024e8:	f00d f920 	bl	800f72c <iprintf>
}
 80024ec:	bf00      	nop
 80024ee:	3708      	adds	r7, #8
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	08010a78 	.word	0x08010a78

080024f8 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <log_event_names+0x16>
 800250a:	4b0b      	ldr	r3, [pc, #44]	@ (8002538 <log_event_names+0x40>)
 800250c:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <log_event_names+0x20>
 8002514:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <log_event_names+0x40>)
 8002516:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <log_event_names+0x2a>
 800251e:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <log_event_names+0x40>)
 8002520:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	68ba      	ldr	r2, [r7, #8]
 8002526:	68f9      	ldr	r1, [r7, #12]
 8002528:	4804      	ldr	r0, [pc, #16]	@ (800253c <log_event_names+0x44>)
 800252a:	f00d f8ff 	bl	800f72c <iprintf>
}
 800252e:	bf00      	nop
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	08010a98 	.word	0x08010a98
 800253c:	08010a9c 	.word	0x08010a9c

08002540 <log_swo_enabled>:

// Verifica em tempo de execução se o SWO/ITM está habilitado (porta 0).
static inline int log_swo_enabled(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002544:	4b11      	ldr	r3, [pc, #68]	@ (800258c <log_swo_enabled+0x4c>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 800254c:	2b00      	cmp	r3, #0
 800254e:	d017      	beq.n	8002580 <log_swo_enabled+0x40>
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002550:	4b0f      	ldr	r3, [pc, #60]	@ (8002590 <log_swo_enabled+0x50>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f003 0320 	and.w	r3, r3, #32
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002558:	2b00      	cmp	r3, #0
 800255a:	d011      	beq.n	8002580 <log_swo_enabled+0x40>
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 800255c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002560:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002564:	f003 0301 	and.w	r3, r3, #1
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002568:	2b00      	cmp	r3, #0
 800256a:	d009      	beq.n	8002580 <log_swo_enabled+0x40>
            (ITM->TER & (1UL << 0)));
 800256c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002570:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002574:	f003 0301 	and.w	r3, r3, #1
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <log_swo_enabled+0x40>
 800257c:	2301      	movs	r3, #1
 800257e:	e000      	b.n	8002582 <log_swo_enabled+0x42>
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000edf0 	.word	0xe000edf0
 8002590:	e0042000 	.word	0xe0042000

08002594 <_write>:

// Retarget de printf: usa SWO quando disponível; senão, USART1.
int _write(int fd, char *ptr, int len)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
    if (fd != 1 && fd != 2)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d005      	beq.n	80025b2 <_write+0x1e>
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d002      	beq.n	80025b2 <_write+0x1e>
        return -1;
 80025ac:	f04f 33ff 	mov.w	r3, #4294967295
 80025b0:	e026      	b.n	8002600 <_write+0x6c>

    if (!LOG_FORCE_UART && log_swo_enabled()) {
 80025b2:	f7ff ffc5 	bl	8002540 <log_swo_enabled>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d012      	beq.n	80025e2 <_write+0x4e>
        // Envia sem desabilitar interrupções para não afetar o tempo do TIM6
        for (int i = 0; i < len; ++i) {
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	e009      	b.n	80025d6 <_write+0x42>
            ITM_SendChar((uint32_t)ptr[i]);
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	68ba      	ldr	r2, [r7, #8]
 80025c6:	4413      	add	r3, r2
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff ff4a 	bl	8002464 <ITM_SendChar>
        for (int i = 0; i < len; ++i) {
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	3301      	adds	r3, #1
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	429a      	cmp	r2, r3
 80025dc:	dbf1      	blt.n	80025c2 <_write+0x2e>
        }
        return len;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	e00e      	b.n	8002600 <_write+0x6c>
    }

    // Fallback: UART1 síncrona
    if (HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, HAL_MAX_DELAY) == HAL_OK)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	b29a      	uxth	r2, r3
 80025e6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ea:	68b9      	ldr	r1, [r7, #8]
 80025ec:	4806      	ldr	r0, [pc, #24]	@ (8002608 <_write+0x74>)
 80025ee:	f00c f83f 	bl	800e670 <HAL_UART_Transmit>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d101      	bne.n	80025fc <_write+0x68>
        return len;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	e001      	b.n	8002600 <_write+0x6c>
    return -1;
 80025fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002600:	4618      	mov	r0, r3
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	2000320c 	.word	0x2000320c

0800260c <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 800260c:	b580      	push	{r7, lr}
 800260e:	b0a8      	sub	sp, #160	@ 0xa0
 8002610:	af00      	add	r7, sp, #0
 8002612:	60ba      	str	r2, [r7, #8]
 8002614:	607b      	str	r3, [r7, #4]
 8002616:	4603      	mov	r3, r0
 8002618:	73fb      	strb	r3, [r7, #15]
 800261a:	460b      	mov	r3, r1
 800261c:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 800261e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002622:	2b00      	cmp	r3, #0
 8002624:	d010      	beq.n	8002648 <log_event_auto+0x3c>
 8002626:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00b      	beq.n	8002648 <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 8002630:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8002634:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8002636:	f107 0018 	add.w	r0, r7, #24
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002640:	2180      	movs	r1, #128	@ 0x80
 8002642:	f00d fa09 	bl	800fa58 <vsniprintf>
    if(fmt && fmt[0]){
 8002646:	e003      	b.n	8002650 <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8002648:	233f      	movs	r3, #63	@ 0x3f
 800264a:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 800264c:	2300      	movs	r3, #0
 800264e:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <log_event_auto+0x4e>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	e000      	b.n	800265c <log_event_auto+0x50>
 800265a:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <log_event_auto+0x84>)
 800265c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 8002660:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002664:	2b00      	cmp	r3, #0
 8002666:	d002      	beq.n	800266e <log_event_auto+0x62>
 8002668:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800266c:	e000      	b.n	8002670 <log_event_auto+0x64>
 800266e:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <log_event_auto+0x84>)
 8002670:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8002674:	f107 0318 	add.w	r3, r7, #24
 8002678:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800267c:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002680:	4804      	ldr	r0, [pc, #16]	@ (8002694 <log_event_auto+0x88>)
 8002682:	f00d f853 	bl	800f72c <iprintf>
}
 8002686:	bf00      	nop
 8002688:	37a0      	adds	r7, #160	@ 0xa0
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	08010a98 	.word	0x08010a98
 8002694:	08010a9c 	.word	0x08010a9c

08002698 <gpio_bsrr_set>:
    { GPIOB, GPIO_PIN_1, GPIOA, GPIO_PIN_2, GPIOD, GPIO_PIN_14,
      MOTION_ENCODER_TYPE_TIM, &htim5, NULL, 32u },
};

static inline void gpio_bsrr_set(GPIO_TypeDef *port, uint16_t pin)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	460b      	mov	r3, r1
 80026a2:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d003      	beq.n	80026b2 <gpio_bsrr_set+0x1a>
    port->BSRR = pin;
 80026aa:	887a      	ldrh	r2, [r7, #2]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	619a      	str	r2, [r3, #24]
 80026b0:	e000      	b.n	80026b4 <gpio_bsrr_set+0x1c>
    if (!port) return;
 80026b2:	bf00      	nop
}
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <gpio_bsrr_reset>:
static inline void gpio_bsrr_reset(GPIO_TypeDef *port, uint16_t pin)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
 80026c6:	460b      	mov	r3, r1
 80026c8:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d004      	beq.n	80026da <gpio_bsrr_reset+0x1c>
    port->BSRR = ((uint32_t)pin) << 16u;
 80026d0:	887b      	ldrh	r3, [r7, #2]
 80026d2:	041a      	lsls	r2, r3, #16
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	619a      	str	r2, [r3, #24]
 80026d8:	e000      	b.n	80026dc <gpio_bsrr_reset+0x1e>
    if (!port) return;
 80026da:	bf00      	nop
}
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
	...

080026e8 <motion_hw_init>:

void motion_hw_init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
    // Garante STEP baixo e drivers desabilitados
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 80026ee:	2300      	movs	r3, #0
 80026f0:	71fb      	strb	r3, [r7, #7]
 80026f2:	e02b      	b.n	800274c <motion_hw_init+0x64>
        gpio_bsrr_reset(g_axis[i].step_port, g_axis[i].step_pin);
 80026f4:	79fa      	ldrb	r2, [r7, #7]
 80026f6:	493d      	ldr	r1, [pc, #244]	@ (80027ec <motion_hw_init+0x104>)
 80026f8:	4613      	mov	r3, r2
 80026fa:	00db      	lsls	r3, r3, #3
 80026fc:	4413      	add	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	440b      	add	r3, r1
 8002702:	6818      	ldr	r0, [r3, #0]
 8002704:	79fa      	ldrb	r2, [r7, #7]
 8002706:	4939      	ldr	r1, [pc, #228]	@ (80027ec <motion_hw_init+0x104>)
 8002708:	4613      	mov	r3, r2
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	4413      	add	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	440b      	add	r3, r1
 8002712:	3304      	adds	r3, #4
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	4619      	mov	r1, r3
 8002718:	f7ff ffd1 	bl	80026be <gpio_bsrr_reset>
        // Enable ativo em baixo: mantém alto (desabilitado)
        gpio_bsrr_set(g_axis[i].ena_port, g_axis[i].ena_pin);
 800271c:	79fa      	ldrb	r2, [r7, #7]
 800271e:	4933      	ldr	r1, [pc, #204]	@ (80027ec <motion_hw_init+0x104>)
 8002720:	4613      	mov	r3, r2
 8002722:	00db      	lsls	r3, r3, #3
 8002724:	4413      	add	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	3310      	adds	r3, #16
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	79fa      	ldrb	r2, [r7, #7]
 8002730:	492e      	ldr	r1, [pc, #184]	@ (80027ec <motion_hw_init+0x104>)
 8002732:	4613      	mov	r3, r2
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	4413      	add	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	440b      	add	r3, r1
 800273c:	3314      	adds	r3, #20
 800273e:	881b      	ldrh	r3, [r3, #0]
 8002740:	4619      	mov	r1, r3
 8002742:	f7ff ffa9 	bl	8002698 <gpio_bsrr_set>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	3301      	adds	r3, #1
 800274a:	71fb      	strb	r3, [r7, #7]
 800274c:	79fb      	ldrb	r3, [r7, #7]
 800274e:	2b02      	cmp	r3, #2
 8002750:	d9d0      	bls.n	80026f4 <motion_hw_init+0xc>
    }

    // Zera contadores e inicia encoders conforme o tipo de periférico
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002752:	2300      	movs	r3, #0
 8002754:	71bb      	strb	r3, [r7, #6]
 8002756:	e034      	b.n	80027c2 <motion_hw_init+0xda>
        const motion_axis_hw_t *axis = &g_axis[i];
 8002758:	79ba      	ldrb	r2, [r7, #6]
 800275a:	4613      	mov	r3, r2
 800275c:	00db      	lsls	r3, r3, #3
 800275e:	4413      	add	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4a22      	ldr	r2, [pc, #136]	@ (80027ec <motion_hw_init+0x104>)
 8002764:	4413      	add	r3, r2
 8002766:	603b      	str	r3, [r7, #0]
        if (axis->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	7d9b      	ldrb	r3, [r3, #22]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d110      	bne.n	8002792 <motion_hw_init+0xaa>
            __HAL_TIM_SET_COUNTER(axis->tim, 0u);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2200      	movs	r2, #0
 8002778:	625a      	str	r2, [r3, #36]	@ 0x24
            if (HAL_TIM_Encoder_Start(axis->tim, TIM_CHANNEL_ALL) != HAL_OK) {
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	213c      	movs	r1, #60	@ 0x3c
 8002780:	4618      	mov	r0, r3
 8002782:	f009 feff 	bl	800c584 <HAL_TIM_Encoder_Start>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d017      	beq.n	80027bc <motion_hw_init+0xd4>
                Error_Handler();
 800278c:	f003 fd10 	bl	80061b0 <Error_Handler>
 8002790:	e014      	b.n	80027bc <motion_hw_init+0xd4>
            }
        } else if (axis->encoder_type == MOTION_ENCODER_TYPE_LPTIM) {
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	7d9b      	ldrb	r3, [r3, #22]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d110      	bne.n	80027bc <motion_hw_init+0xd4>
            (void)HAL_LPTIM_Encoder_Stop(axis->lptim);
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	4618      	mov	r0, r3
 80027a0:	f005 fd80 	bl	80082a4 <HAL_LPTIM_Encoder_Stop>
            if (HAL_LPTIM_Encoder_Start(axis->lptim, LPTIM_ENCODER_PERIOD) != HAL_OK) {
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	69db      	ldr	r3, [r3, #28]
 80027a8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80027ac:	4618      	mov	r0, r3
 80027ae:	f005 fcef 	bl	8008190 <HAL_LPTIM_Encoder_Start>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <motion_hw_init+0xd4>
                Error_Handler();
 80027b8:	f003 fcfa 	bl	80061b0 <Error_Handler>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 80027bc:	79bb      	ldrb	r3, [r7, #6]
 80027be:	3301      	adds	r3, #1
 80027c0:	71bb      	strb	r3, [r7, #6]
 80027c2:	79bb      	ldrb	r3, [r7, #6]
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d9c7      	bls.n	8002758 <motion_hw_init+0x70>
#endif
        }
    }

    // Mantém os EN dos eixos Y (1) e Z (2) ativados (nível baixo) conforme solicitado
    gpio_bsrr_reset(g_axis[1].ena_port, g_axis[1].ena_pin);
 80027c8:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <motion_hw_init+0x108>)
 80027ca:	2220      	movs	r2, #32
 80027cc:	4611      	mov	r1, r2
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff ff75 	bl	80026be <gpio_bsrr_reset>
    gpio_bsrr_reset(g_axis[2].ena_port, g_axis[2].ena_pin);
 80027d4:	4b07      	ldr	r3, [pc, #28]	@ (80027f4 <motion_hw_init+0x10c>)
 80027d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80027da:	4611      	mov	r1, r2
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff ff6e 	bl	80026be <gpio_bsrr_reset>
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	08011094 	.word	0x08011094
 80027f0:	48000800 	.word	0x48000800
 80027f4:	48000c00 	.word	0x48000c00

080027f8 <motion_hw_set_dir>:

void motion_hw_set_dir(uint8_t axis, uint8_t dir)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	4603      	mov	r3, r0
 8002800:	460a      	mov	r2, r1
 8002802:	71fb      	strb	r3, [r7, #7]
 8002804:	4613      	mov	r3, r2
 8002806:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002808:	79fb      	ldrb	r3, [r7, #7]
 800280a:	2b02      	cmp	r3, #2
 800280c:	d82e      	bhi.n	800286c <motion_hw_set_dir+0x74>
    if (dir) gpio_bsrr_set(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 800280e:	79bb      	ldrb	r3, [r7, #6]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d015      	beq.n	8002840 <motion_hw_set_dir+0x48>
 8002814:	79fa      	ldrb	r2, [r7, #7]
 8002816:	4917      	ldr	r1, [pc, #92]	@ (8002874 <motion_hw_set_dir+0x7c>)
 8002818:	4613      	mov	r3, r2
 800281a:	00db      	lsls	r3, r3, #3
 800281c:	4413      	add	r3, r2
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	440b      	add	r3, r1
 8002822:	3308      	adds	r3, #8
 8002824:	6818      	ldr	r0, [r3, #0]
 8002826:	79fa      	ldrb	r2, [r7, #7]
 8002828:	4912      	ldr	r1, [pc, #72]	@ (8002874 <motion_hw_set_dir+0x7c>)
 800282a:	4613      	mov	r3, r2
 800282c:	00db      	lsls	r3, r3, #3
 800282e:	4413      	add	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	440b      	add	r3, r1
 8002834:	330c      	adds	r3, #12
 8002836:	881b      	ldrh	r3, [r3, #0]
 8002838:	4619      	mov	r1, r3
 800283a:	f7ff ff2d 	bl	8002698 <gpio_bsrr_set>
 800283e:	e016      	b.n	800286e <motion_hw_set_dir+0x76>
    else     gpio_bsrr_reset(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002840:	79fa      	ldrb	r2, [r7, #7]
 8002842:	490c      	ldr	r1, [pc, #48]	@ (8002874 <motion_hw_set_dir+0x7c>)
 8002844:	4613      	mov	r3, r2
 8002846:	00db      	lsls	r3, r3, #3
 8002848:	4413      	add	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	440b      	add	r3, r1
 800284e:	3308      	adds	r3, #8
 8002850:	6818      	ldr	r0, [r3, #0]
 8002852:	79fa      	ldrb	r2, [r7, #7]
 8002854:	4907      	ldr	r1, [pc, #28]	@ (8002874 <motion_hw_set_dir+0x7c>)
 8002856:	4613      	mov	r3, r2
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	4413      	add	r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	440b      	add	r3, r1
 8002860:	330c      	adds	r3, #12
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	4619      	mov	r1, r3
 8002866:	f7ff ff2a 	bl	80026be <gpio_bsrr_reset>
 800286a:	e000      	b.n	800286e <motion_hw_set_dir+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 800286c:	bf00      	nop
}
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	08011094 	.word	0x08011094

08002878 <motion_hw_enable>:

void motion_hw_enable(uint8_t axis, uint8_t enable)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	460a      	mov	r2, r1
 8002882:	71fb      	strb	r3, [r7, #7]
 8002884:	4613      	mov	r3, r2
 8002886:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002888:	79fb      	ldrb	r3, [r7, #7]
 800288a:	2b02      	cmp	r3, #2
 800288c:	d82e      	bhi.n	80028ec <motion_hw_enable+0x74>
    // Enable ativo em baixo: enable=1 -> força baixo
    if (enable) gpio_bsrr_reset(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 800288e:	79bb      	ldrb	r3, [r7, #6]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d015      	beq.n	80028c0 <motion_hw_enable+0x48>
 8002894:	79fa      	ldrb	r2, [r7, #7]
 8002896:	4917      	ldr	r1, [pc, #92]	@ (80028f4 <motion_hw_enable+0x7c>)
 8002898:	4613      	mov	r3, r2
 800289a:	00db      	lsls	r3, r3, #3
 800289c:	4413      	add	r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	440b      	add	r3, r1
 80028a2:	3310      	adds	r3, #16
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	79fa      	ldrb	r2, [r7, #7]
 80028a8:	4912      	ldr	r1, [pc, #72]	@ (80028f4 <motion_hw_enable+0x7c>)
 80028aa:	4613      	mov	r3, r2
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	4413      	add	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	440b      	add	r3, r1
 80028b4:	3314      	adds	r3, #20
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	4619      	mov	r1, r3
 80028ba:	f7ff ff00 	bl	80026be <gpio_bsrr_reset>
 80028be:	e016      	b.n	80028ee <motion_hw_enable+0x76>
    else        gpio_bsrr_set(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 80028c0:	79fa      	ldrb	r2, [r7, #7]
 80028c2:	490c      	ldr	r1, [pc, #48]	@ (80028f4 <motion_hw_enable+0x7c>)
 80028c4:	4613      	mov	r3, r2
 80028c6:	00db      	lsls	r3, r3, #3
 80028c8:	4413      	add	r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	3310      	adds	r3, #16
 80028d0:	6818      	ldr	r0, [r3, #0]
 80028d2:	79fa      	ldrb	r2, [r7, #7]
 80028d4:	4907      	ldr	r1, [pc, #28]	@ (80028f4 <motion_hw_enable+0x7c>)
 80028d6:	4613      	mov	r3, r2
 80028d8:	00db      	lsls	r3, r3, #3
 80028da:	4413      	add	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	440b      	add	r3, r1
 80028e0:	3314      	adds	r3, #20
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	4619      	mov	r1, r3
 80028e6:	f7ff fed7 	bl	8002698 <gpio_bsrr_set>
 80028ea:	e000      	b.n	80028ee <motion_hw_enable+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 80028ec:	bf00      	nop
}
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	08011094 	.word	0x08011094

080028f8 <motion_hw_step_high>:

void motion_hw_step_high(uint8_t axis)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	2b02      	cmp	r3, #2
 8002906:	d814      	bhi.n	8002932 <motion_hw_step_high+0x3a>
    gpio_bsrr_set(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002908:	79fa      	ldrb	r2, [r7, #7]
 800290a:	490c      	ldr	r1, [pc, #48]	@ (800293c <motion_hw_step_high+0x44>)
 800290c:	4613      	mov	r3, r2
 800290e:	00db      	lsls	r3, r3, #3
 8002910:	4413      	add	r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	440b      	add	r3, r1
 8002916:	6818      	ldr	r0, [r3, #0]
 8002918:	79fa      	ldrb	r2, [r7, #7]
 800291a:	4908      	ldr	r1, [pc, #32]	@ (800293c <motion_hw_step_high+0x44>)
 800291c:	4613      	mov	r3, r2
 800291e:	00db      	lsls	r3, r3, #3
 8002920:	4413      	add	r3, r2
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	440b      	add	r3, r1
 8002926:	3304      	adds	r3, #4
 8002928:	881b      	ldrh	r3, [r3, #0]
 800292a:	4619      	mov	r1, r3
 800292c:	f7ff feb4 	bl	8002698 <gpio_bsrr_set>
 8002930:	e000      	b.n	8002934 <motion_hw_step_high+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002932:	bf00      	nop
}
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	08011094 	.word	0x08011094

08002940 <motion_hw_step_low>:
void motion_hw_step_low(uint8_t axis)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	4603      	mov	r3, r0
 8002948:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 800294a:	79fb      	ldrb	r3, [r7, #7]
 800294c:	2b02      	cmp	r3, #2
 800294e:	d814      	bhi.n	800297a <motion_hw_step_low+0x3a>
    gpio_bsrr_reset(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002950:	79fa      	ldrb	r2, [r7, #7]
 8002952:	490c      	ldr	r1, [pc, #48]	@ (8002984 <motion_hw_step_low+0x44>)
 8002954:	4613      	mov	r3, r2
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	4413      	add	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	440b      	add	r3, r1
 800295e:	6818      	ldr	r0, [r3, #0]
 8002960:	79fa      	ldrb	r2, [r7, #7]
 8002962:	4908      	ldr	r1, [pc, #32]	@ (8002984 <motion_hw_step_low+0x44>)
 8002964:	4613      	mov	r3, r2
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4413      	add	r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	440b      	add	r3, r1
 800296e:	3304      	adds	r3, #4
 8002970:	881b      	ldrh	r3, [r3, #0]
 8002972:	4619      	mov	r1, r3
 8002974:	f7ff fea3 	bl	80026be <gpio_bsrr_reset>
 8002978:	e000      	b.n	800297c <motion_hw_step_low+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 800297a:	bf00      	nop
}
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	08011094 	.word	0x08011094

08002988 <motion_hw_encoder_read_raw>:

uint32_t motion_hw_encoder_read_raw(uint8_t axis)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0;
 8002992:	79fb      	ldrb	r3, [r7, #7]
 8002994:	2b02      	cmp	r3, #2
 8002996:	d901      	bls.n	800299c <motion_hw_encoder_read_raw+0x14>
 8002998:	2300      	movs	r3, #0
 800299a:	e015      	b.n	80029c8 <motion_hw_encoder_read_raw+0x40>
    const motion_axis_hw_t *hw = &g_axis[axis];
 800299c:	79fa      	ldrb	r2, [r7, #7]
 800299e:	4613      	mov	r3, r2
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	4413      	add	r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	4a0b      	ldr	r2, [pc, #44]	@ (80029d4 <motion_hw_encoder_read_raw+0x4c>)
 80029a8:	4413      	add	r3, r2
 80029aa:	60fb      	str	r3, [r7, #12]
    if (hw->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	7d9b      	ldrb	r3, [r3, #22]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d104      	bne.n	80029be <motion_hw_encoder_read_raw+0x36>
        return (uint32_t)__HAL_TIM_GET_COUNTER(hw->tim);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029bc:	e004      	b.n	80029c8 <motion_hw_encoder_read_raw+0x40>
    } else {
        return (uint32_t)(hw->lptim->Instance->CNT & 0xFFFFu);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	b29b      	uxth	r3, r3
    }
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3714      	adds	r7, #20
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr
 80029d4:	08011094 	.word	0x08011094

080029d8 <motion_hw_encoder_bits>:

uint8_t motion_hw_encoder_bits(uint8_t axis)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	4603      	mov	r3, r0
 80029e0:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0u;
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d901      	bls.n	80029ec <motion_hw_encoder_bits+0x14>
 80029e8:	2300      	movs	r3, #0
 80029ea:	e008      	b.n	80029fe <motion_hw_encoder_bits+0x26>
    return g_axis[axis].counter_bits;
 80029ec:	79fa      	ldrb	r2, [r7, #7]
 80029ee:	4907      	ldr	r1, [pc, #28]	@ (8002a0c <motion_hw_encoder_bits+0x34>)
 80029f0:	4613      	mov	r3, r2
 80029f2:	00db      	lsls	r3, r3, #3
 80029f4:	4413      	add	r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	440b      	add	r3, r1
 80029fa:	3320      	adds	r3, #32
 80029fc:	781b      	ldrb	r3, [r3, #0]
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	08011094 	.word	0x08011094

08002a10 <dda_steps_per_rev>:
#define STEPS_PER_REV_BASE   400u
#define DDA_STEPS_PER_REV    (STEPS_PER_REV_BASE * MICROSTEP_FACTOR)
/* Encoders por rotação (fornecido): X/Z = 40000, Y = 2500 */
static const uint32_t ENC_COUNTS_PER_REV[3] = { 40000u, 2500u, 40000u}; // X,Y,Z 
static volatile uint16_t g_microstep_factor = MICROSTEP_FACTOR;
static inline uint32_t dda_steps_per_rev(void) { return STEPS_PER_REV_BASE * (uint32_t)g_microstep_factor; }
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <dda_steps_per_rev+0x20>)
 8002a16:	881b      	ldrh	r3, [r3, #0]
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002a20:	fb02 f303 	mul.w	r3, r2, r3
 8002a24:	4618      	mov	r0, r3
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	20000010 	.word	0x20000010

08002a34 <motion_csv_print>:
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
            (ITM->TER & (1UL << 0)));
}

static inline void motion_csv_print(uint8_t axis, uint32_t id, uint32_t t_val, int32_t rel, uint32_t steps)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af02      	add	r7, sp, #8
 8002a3a:	60b9      	str	r1, [r7, #8]
 8002a3c:	607a      	str	r2, [r7, #4]
 8002a3e:	603b      	str	r3, [r7, #0]
 8002a40:	4603      	mov	r3, r0
 8002a42:	73fb      	strb	r3, [r7, #15]
    }
#endif

#if MOTION_CSV_INCLUDE_ID
    // Texto: axis,id,time,rel,steps (rel como int32 para evitar wrap sem sinal)
    printf("%u,%lu,%lu,%d,%lu\r\n",
 8002a44:	7bf9      	ldrb	r1, [r7, #15]
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	9301      	str	r3, [sp, #4]
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	9300      	str	r3, [sp, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	68ba      	ldr	r2, [r7, #8]
 8002a52:	4803      	ldr	r0, [pc, #12]	@ (8002a60 <motion_csv_print+0x2c>)
 8002a54:	f00c fe6a 	bl	800f72c <iprintf>
           (unsigned)axis,
           (unsigned long)t_val,
           (int)rel,
           (unsigned long)steps);
#endif
}
 8002a58:	bf00      	nop
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	08010ac8 	.word	0x08010ac8

08002a64 <motion_lock>:
static volatile uint8_t g_demo_speed_idx = 1u;

/* =======================
 *  Helpers de lock
 * ======================= */
static inline uint32_t motion_lock(void) {
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a6a:	f3ef 8310 	mrs	r3, PRIMASK
 8002a6e:	603b      	str	r3, [r7, #0]
  return(result);
 8002a70:	683b      	ldr	r3, [r7, #0]
    uint32_t primask = __get_PRIMASK();
 8002a72:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a74:	b672      	cpsid	i
}
 8002a76:	bf00      	nop
    __disable_irq();
    return primask;
 8002a78:	687b      	ldr	r3, [r7, #4]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	370c      	adds	r7, #12
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr

08002a86 <motion_unlock>:
static inline void motion_unlock(uint32_t primask) {
 8002a86:	b480      	push	{r7}
 8002a88:	b085      	sub	sp, #20
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f383 8810 	msr	PRIMASK, r3
}
 8002a98:	bf00      	nop
    __set_PRIMASK(primask);
}
 8002a9a:	bf00      	nop
 8002a9c:	3714      	adds	r7, #20
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr

08002aa6 <motion_total_for_axis>:

/* =======================
 *  Helpers de acesso por eixo
 * ======================= */
static inline uint32_t motion_total_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002aa6:	b480      	push	{r7}
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
 8002aae:	460b      	mov	r3, r1
 8002ab0:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002ab2:	78fb      	ldrb	r3, [r7, #3]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d002      	beq.n	8002abe <motion_total_for_axis+0x18>
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d003      	beq.n	8002ac4 <motion_total_for_axis+0x1e>
 8002abc:	e005      	b.n	8002aca <motion_total_for_axis+0x24>
        case AXIS_X: return req->sx;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	e004      	b.n	8002ace <motion_total_for_axis+0x28>
        case AXIS_Y: return req->sy;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	e001      	b.n	8002ace <motion_total_for_axis+0x28>
        case AXIS_Z:
        default:     return req->sz;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	695b      	ldr	r3, [r3, #20]
    }
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr

08002ada <motion_velocity_for_axis>:

static inline uint16_t motion_velocity_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002ada:	b480      	push	{r7}
 8002adc:	b083      	sub	sp, #12
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002ae6:	78fb      	ldrb	r3, [r7, #3]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d002      	beq.n	8002af2 <motion_velocity_for_axis+0x18>
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d003      	beq.n	8002af8 <motion_velocity_for_axis+0x1e>
 8002af0:	e005      	b.n	8002afe <motion_velocity_for_axis+0x24>
        case AXIS_X: return req->vx;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	885b      	ldrh	r3, [r3, #2]
 8002af6:	e004      	b.n	8002b02 <motion_velocity_for_axis+0x28>
        case AXIS_Y: return req->vy;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	891b      	ldrh	r3, [r3, #8]
 8002afc:	e001      	b.n	8002b02 <motion_velocity_for_axis+0x28>
        case AXIS_Z:
        default:     return req->vz;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	8a1b      	ldrh	r3, [r3, #16]
    }
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr

08002b0e <motion_kp_for_axis>:

static inline uint16_t motion_kp_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
 8002b16:	460b      	mov	r3, r1
 8002b18:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002b1a:	78fb      	ldrb	r3, [r7, #3]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d002      	beq.n	8002b26 <motion_kp_for_axis+0x18>
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d003      	beq.n	8002b2c <motion_kp_for_axis+0x1e>
 8002b24:	e005      	b.n	8002b32 <motion_kp_for_axis+0x24>
        case AXIS_X: return req->kp_x;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	8b1b      	ldrh	r3, [r3, #24]
 8002b2a:	e004      	b.n	8002b36 <motion_kp_for_axis+0x28>
        case AXIS_Y: return req->kp_y;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	8bdb      	ldrh	r3, [r3, #30]
 8002b30:	e001      	b.n	8002b36 <motion_kp_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kp_z;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    }
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <motion_ki_for_axis>:

static inline uint16_t motion_ki_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002b42:	b480      	push	{r7}
 8002b44:	b083      	sub	sp, #12
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002b4e:	78fb      	ldrb	r3, [r7, #3]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d002      	beq.n	8002b5a <motion_ki_for_axis+0x18>
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d003      	beq.n	8002b60 <motion_ki_for_axis+0x1e>
 8002b58:	e005      	b.n	8002b66 <motion_ki_for_axis+0x24>
        case AXIS_X: return req->ki_x;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	8b5b      	ldrh	r3, [r3, #26]
 8002b5e:	e004      	b.n	8002b6a <motion_ki_for_axis+0x28>
        case AXIS_Y: return req->ki_y;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	8c1b      	ldrh	r3, [r3, #32]
 8002b64:	e001      	b.n	8002b6a <motion_ki_for_axis+0x28>
        case AXIS_Z:
        default:     return req->ki_z;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
    }
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr

08002b76 <motion_kd_for_axis>:

static inline uint16_t motion_kd_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
 8002b7e:	460b      	mov	r3, r1
 8002b80:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002b82:	78fb      	ldrb	r3, [r7, #3]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d002      	beq.n	8002b8e <motion_kd_for_axis+0x18>
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d003      	beq.n	8002b94 <motion_kd_for_axis+0x1e>
 8002b8c:	e005      	b.n	8002b9a <motion_kd_for_axis+0x24>
        case AXIS_X: return req->kd_x;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	8b9b      	ldrh	r3, [r3, #28]
 8002b92:	e004      	b.n	8002b9e <motion_kd_for_axis+0x28>
        case AXIS_Y: return req->kd_y;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8002b98:	e001      	b.n	8002b9e <motion_kd_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kd_z;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    }
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <motion_clamp_error>:

static inline int8_t motion_clamp_error(int32_t value) {
 8002baa:	b480      	push	{r7}
 8002bac:	b083      	sub	sp, #12
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
    if (value > 127)  return 127;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002bb6:	dd01      	ble.n	8002bbc <motion_clamp_error+0x12>
 8002bb8:	237f      	movs	r3, #127	@ 0x7f
 8002bba:	e008      	b.n	8002bce <motion_clamp_error+0x24>
    if (value < -128) return -128;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8002bc2:	da02      	bge.n	8002bca <motion_clamp_error+0x20>
 8002bc4:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8002bc8:	e001      	b.n	8002bce <motion_clamp_error+0x24>
    return (int8_t)value;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	b25b      	sxtb	r3, r3
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
	...

08002bdc <motion_remaining_steps_total_for_axis>:

/* Soma restante (em passos) no eixo, incluindo segmento ativo + fila
 * Usado para decidir desaceleração suave no final da lista de movimentos. */
static uint32_t motion_remaining_steps_total_for_axis(uint8_t axis)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b088      	sub	sp, #32
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	71fb      	strb	r3, [r7, #7]
    uint32_t rem = 0u;
 8002be6:	2300      	movs	r3, #0
 8002be8:	61fb      	str	r3, [r7, #28]
    if (axis < MOTION_AXIS_COUNT) {
 8002bea:	79fb      	ldrb	r3, [r7, #7]
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d815      	bhi.n	8002c1c <motion_remaining_steps_total_for_axis+0x40>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8002bf0:	79fa      	ldrb	r2, [r7, #7]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	4413      	add	r3, r2
 8002bf8:	011b      	lsls	r3, r3, #4
 8002bfa:	4a1b      	ldr	r2, [pc, #108]	@ (8002c68 <motion_remaining_steps_total_for_axis+0x8c>)
 8002bfc:	4413      	add	r3, r2
 8002bfe:	617b      	str	r3, [r7, #20]
        if (ax->total_steps > ax->emitted_steps)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d907      	bls.n	8002c1c <motion_remaining_steps_total_for_axis+0x40>
            rem += (ax->total_steps - ax->emitted_steps);
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	69fa      	ldr	r2, [r7, #28]
 8002c18:	4413      	add	r3, r2
 8002c1a:	61fb      	str	r3, [r7, #28]
    }
    for (uint16_t i = 0; i < g_queue_count; ++i) {
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	837b      	strh	r3, [r7, #26]
 8002c20:	e018      	b.n	8002c54 <motion_remaining_steps_total_for_axis+0x78>
        uint8_t idxq = (uint8_t)(((uint16_t)g_queue_head + i) % MOTION_QUEUE_CAPACITY);
 8002c22:	4b12      	ldr	r3, [pc, #72]	@ (8002c6c <motion_remaining_steps_total_for_axis+0x90>)
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	461a      	mov	r2, r3
 8002c28:	8b7b      	ldrh	r3, [r7, #26]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	74fb      	strb	r3, [r7, #19]
        const move_queue_add_req_t *q = &g_queue[idxq].req;
 8002c2e:	7cfb      	ldrb	r3, [r7, #19]
 8002c30:	222c      	movs	r2, #44	@ 0x2c
 8002c32:	fb02 f303 	mul.w	r3, r2, r3
 8002c36:	4a0e      	ldr	r2, [pc, #56]	@ (8002c70 <motion_remaining_steps_total_for_axis+0x94>)
 8002c38:	4413      	add	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]
        rem += motion_total_for_axis(q, axis);
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	4619      	mov	r1, r3
 8002c40:	68f8      	ldr	r0, [r7, #12]
 8002c42:	f7ff ff30 	bl	8002aa6 <motion_total_for_axis>
 8002c46:	4602      	mov	r2, r0
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	61fb      	str	r3, [r7, #28]
    for (uint16_t i = 0; i < g_queue_count; ++i) {
 8002c4e:	8b7b      	ldrh	r3, [r7, #26]
 8002c50:	3301      	adds	r3, #1
 8002c52:	837b      	strh	r3, [r7, #26]
 8002c54:	4b07      	ldr	r3, [pc, #28]	@ (8002c74 <motion_remaining_steps_total_for_axis+0x98>)
 8002c56:	881b      	ldrh	r3, [r3, #0]
 8002c58:	8b7a      	ldrh	r2, [r7, #26]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d3e1      	bcc.n	8002c22 <motion_remaining_steps_total_for_axis+0x46>
    }
    return rem;
 8002c5e:	69fb      	ldr	r3, [r7, #28]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3720      	adds	r7, #32
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	200000dc 	.word	0x200000dc
 8002c6c:	20002d70 	.word	0x20002d70
 8002c70:	20000170 	.word	0x20000170
 8002c74:	20002d72 	.word	0x20002d72

08002c78 <motion_refresh_status_locked>:

/* =======================
 *  Status e fila
 * ======================= */
static void motion_refresh_status_locked(void) {
 8002c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c7c:	b0ab      	sub	sp, #172	@ 0xac
 8002c7e:	af00      	add	r7, sp, #0
    /* depth reportado cabe em 8 bits; faz clamp para 255 */
    uint32_t depth32 = (uint32_t)g_queue_count + (uint32_t)(g_has_active_segment ? 1u : 0u);
 8002c80:	4bbb      	ldr	r3, [pc, #748]	@ (8002f70 <motion_refresh_status_locked+0x2f8>)
 8002c82:	881b      	ldrh	r3, [r3, #0]
 8002c84:	461a      	mov	r2, r3
 8002c86:	4bbb      	ldr	r3, [pc, #748]	@ (8002f74 <motion_refresh_status_locked+0x2fc>)
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <motion_refresh_status_locked+0x1c>
 8002c90:	2301      	movs	r3, #1
 8002c92:	e000      	b.n	8002c96 <motion_refresh_status_locked+0x1e>
 8002c94:	2300      	movs	r3, #0
 8002c96:	4413      	add	r3, r2
 8002c98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (depth32 > 255u) depth32 = 255u;
 8002c9c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ca0:	2bff      	cmp	r3, #255	@ 0xff
 8002ca2:	d902      	bls.n	8002caa <motion_refresh_status_locked+0x32>
 8002ca4:	23ff      	movs	r3, #255	@ 0xff
 8002ca6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    g_status.queue_depth = (uint8_t)depth32;
 8002caa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	4ab1      	ldr	r2, [pc, #708]	@ (8002f78 <motion_refresh_status_locked+0x300>)
 8002cb2:	7053      	strb	r3, [r2, #1]

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8002cba:	e175      	b.n	8002fa8 <motion_refresh_status_locked+0x330>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8002cbc:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	4413      	add	r3, r2
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	4aac      	ldr	r2, [pc, #688]	@ (8002f7c <motion_refresh_status_locked+0x304>)
 8002cca:	4413      	add	r3, r2
 8002ccc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        uint32_t total = ax->total_steps;
 8002cd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        uint32_t emitted = ax->emitted_steps;
 8002cda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        uint8_t pct = 0u;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

        if (g_has_active_segment && total > 0u) {
 8002cea:	4ba2      	ldr	r3, [pc, #648]	@ (8002f74 <motion_refresh_status_locked+0x2fc>)
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d04c      	beq.n	8002d8e <motion_refresh_status_locked+0x116>
 8002cf4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d048      	beq.n	8002d8e <motion_refresh_status_locked+0x116>
            uint64_t scaled = (uint64_t)emitted * 100u;
 8002cfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d00:	2200      	movs	r2, #0
 8002d02:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d04:	667a      	str	r2, [r7, #100]	@ 0x64
 8002d06:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002d0a:	1891      	adds	r1, r2, r2
 8002d0c:	6239      	str	r1, [r7, #32]
 8002d0e:	415b      	adcs	r3, r3
 8002d10:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d16:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002d18:	eb12 0801 	adds.w	r8, r2, r1
 8002d1c:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8002d1e:	eb43 0901 	adc.w	r9, r3, r1
 8002d22:	f04f 0200 	mov.w	r2, #0
 8002d26:	f04f 0300 	mov.w	r3, #0
 8002d2a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8002d2e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8002d32:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8002d36:	eb18 0102 	adds.w	r1, r8, r2
 8002d3a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002d3c:	eb49 0303 	adc.w	r3, r9, r3
 8002d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d44:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8002d48:	4602      	mov	r2, r0
 8002d4a:	189b      	adds	r3, r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
 8002d4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d50:	460a      	mov	r2, r1
 8002d52:	4153      	adcs	r3, r2
 8002d54:	61fb      	str	r3, [r7, #28]
 8002d56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d5a:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
            pct = (uint8_t)(scaled / total);
 8002d5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002d62:	2200      	movs	r2, #0
 8002d64:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d66:	647a      	str	r2, [r7, #68]	@ 0x44
 8002d68:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002d6c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002d70:	f7fd face 	bl	8000310 <__aeabi_uldivmod>
 8002d74:	4602      	mov	r2, r0
 8002d76:	460b      	mov	r3, r1
 8002d78:	4613      	mov	r3, r2
 8002d7a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
            if (pct > 100u) pct = 100u;
 8002d7e:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8002d82:	2b64      	cmp	r3, #100	@ 0x64
 8002d84:	d95a      	bls.n	8002e3c <motion_refresh_status_locked+0x1c4>
 8002d86:	2364      	movs	r3, #100	@ 0x64
 8002d88:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
        if (g_has_active_segment && total > 0u) {
 8002d8c:	e056      	b.n	8002e3c <motion_refresh_status_locked+0x1c4>
        } else if (total == 0u && g_has_active_segment) {
 8002d8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d108      	bne.n	8002da8 <motion_refresh_status_locked+0x130>
 8002d96:	4b77      	ldr	r3, [pc, #476]	@ (8002f74 <motion_refresh_status_locked+0x2fc>)
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d003      	beq.n	8002da8 <motion_refresh_status_locked+0x130>
            pct = 100u;
 8002da0:	2364      	movs	r3, #100	@ 0x64
 8002da2:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8002da6:	e04a      	b.n	8002e3e <motion_refresh_status_locked+0x1c6>
        } else if (!g_has_active_segment && total > 0u) {
 8002da8:	4b72      	ldr	r3, [pc, #456]	@ (8002f74 <motion_refresh_status_locked+0x2fc>)
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d145      	bne.n	8002e3e <motion_refresh_status_locked+0x1c6>
 8002db2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d041      	beq.n	8002e3e <motion_refresh_status_locked+0x1c6>
            pct = (emitted >= total) ? 100u : (uint8_t)(((uint64_t)emitted * 100u) / total);
 8002dba:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8002dbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d236      	bcs.n	8002e34 <motion_refresh_status_locked+0x1bc>
 8002dc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002dca:	2200      	movs	r2, #0
 8002dcc:	469a      	mov	sl, r3
 8002dce:	4693      	mov	fp, r2
 8002dd0:	4652      	mov	r2, sl
 8002dd2:	465b      	mov	r3, fp
 8002dd4:	1891      	adds	r1, r2, r2
 8002dd6:	6139      	str	r1, [r7, #16]
 8002dd8:	415b      	adcs	r3, r3
 8002dda:	617b      	str	r3, [r7, #20]
 8002ddc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002de0:	eb12 040a 	adds.w	r4, r2, sl
 8002de4:	eb43 050b 	adc.w	r5, r3, fp
 8002de8:	f04f 0200 	mov.w	r2, #0
 8002dec:	f04f 0300 	mov.w	r3, #0
 8002df0:	016b      	lsls	r3, r5, #5
 8002df2:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002df6:	0162      	lsls	r2, r4, #5
 8002df8:	18a1      	adds	r1, r4, r2
 8002dfa:	60b9      	str	r1, [r7, #8]
 8002dfc:	eb45 0303 	adc.w	r3, r5, r3
 8002e00:	60fb      	str	r3, [r7, #12]
 8002e02:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002e06:	460b      	mov	r3, r1
 8002e08:	eb13 030a 	adds.w	r3, r3, sl
 8002e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e0e:	4613      	mov	r3, r2
 8002e10:	eb43 030b 	adc.w	r3, r3, fp
 8002e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e16:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e1e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002e20:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002e24:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8002e28:	f7fd fa72 	bl	8000310 <__aeabi_uldivmod>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	460b      	mov	r3, r1
 8002e30:	b2d3      	uxtb	r3, r2
 8002e32:	e000      	b.n	8002e36 <motion_refresh_status_locked+0x1be>
 8002e34:	2364      	movs	r3, #100	@ 0x64
 8002e36:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8002e3a:	e000      	b.n	8002e3e <motion_refresh_status_locked+0x1c6>
        if (g_has_active_segment && total > 0u) {
 8002e3c:	bf00      	nop

        /* Erro em UNIDADES DE PASSOS (alinhado ao PI de posição)
         * desired_steps = passos emitidos no segmento (target_steps)
         * actual_steps  = encoder_rel convertido para passos DDA
         */
        int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8002e3e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e42:	4a4f      	ldr	r2, [pc, #316]	@ (8002f80 <motion_refresh_status_locked+0x308>)
 8002e44:	00db      	lsls	r3, r3, #3
 8002e46:	4413      	add	r3, r2
 8002e48:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e4c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e50:	4a4c      	ldr	r2, [pc, #304]	@ (8002f84 <motion_refresh_status_locked+0x30c>)
 8002e52:	00db      	lsls	r3, r3, #3
 8002e54:	4413      	add	r3, r2
 8002e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e5a:	1a86      	subs	r6, r0, r2
 8002e5c:	603e      	str	r6, [r7, #0]
 8002e5e:	eb61 0303 	sbc.w	r3, r1, r3
 8002e62:	607b      	str	r3, [r7, #4]
 8002e64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e68:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        if (enc_rel > (int64_t)INT32_MAX) enc_rel = INT32_MAX;
 8002e6c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002e70:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002e74:	f173 0300 	sbcs.w	r3, r3, #0
 8002e78:	db06      	blt.n	8002e88 <motion_refresh_status_locked+0x210>
 8002e7a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002e7e:	f04f 0300 	mov.w	r3, #0
 8002e82:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 8002e86:	e00c      	b.n	8002ea2 <motion_refresh_status_locked+0x22a>
        else if (enc_rel < (int64_t)INT32_MIN) enc_rel = INT32_MIN;
 8002e88:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002e8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002e90:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8002e94:	da05      	bge.n	8002ea2 <motion_refresh_status_locked+0x22a>
 8002e96:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e9e:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        int64_t num = enc_rel * (int64_t)dda_steps_per_rev();
 8002ea2:	f7ff fdb5 	bl	8002a10 <dda_steps_per_rev>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002eac:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002eae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002eb2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	fb02 f203 	mul.w	r2, r2, r3
 8002ebc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ec0:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8002ec4:	fb01 f303 	mul.w	r3, r1, r3
 8002ec8:	441a      	add	r2, r3
 8002eca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ece:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8002ed0:	fba3 1301 	umull	r1, r3, r3, r1
 8002ed4:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	653b      	str	r3, [r7, #80]	@ 0x50
 8002eda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002edc:	18d3      	adds	r3, r2, r3
 8002ede:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ee0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002ee4:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 8002ee8:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 8002eec:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8002ef0:	4b25      	ldr	r3, [pc, #148]	@ (8002f88 <motion_refresh_status_locked+0x310>)
 8002ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
                                : 0);
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d011      	beq.n	8002f1e <motion_refresh_status_locked+0x2a6>
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
 8002efa:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8002efe:	4b22      	ldr	r3, [pc, #136]	@ (8002f88 <motion_refresh_status_locked+0x310>)
 8002f00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f04:	2200      	movs	r2, #0
 8002f06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f0e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002f12:	f7fd f9ad 	bl	8000270 <__aeabi_ldivmod>
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
                                : 0);
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	e000      	b.n	8002f20 <motion_refresh_status_locked+0x2a8>
 8002f1e:	2300      	movs	r3, #0
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 8002f20:	677b      	str	r3, [r7, #116]	@ 0x74
        int32_t desired_steps = (int32_t)ax->target_steps;
 8002f22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	673b      	str	r3, [r7, #112]	@ 0x70
        int32_t err = desired_steps - actual_steps;
 8002f2a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002f2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	66fb      	str	r3, [r7, #108]	@ 0x6c
        int8_t  err8 = motion_clamp_error(err);
 8002f32:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002f34:	f7ff fe39 	bl	8002baa <motion_clamp_error>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        switch (axis) {
 8002f3e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d002      	beq.n	8002f4c <motion_refresh_status_locked+0x2d4>
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d009      	beq.n	8002f5e <motion_refresh_status_locked+0x2e6>
 8002f4a:	e01f      	b.n	8002f8c <motion_refresh_status_locked+0x314>
            case AXIS_X: g_status.pctX = pct; g_status.pidErrX = err8; break;
 8002f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f78 <motion_refresh_status_locked+0x300>)
 8002f4e:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8002f52:	7093      	strb	r3, [r2, #2]
 8002f54:	4a08      	ldr	r2, [pc, #32]	@ (8002f78 <motion_refresh_status_locked+0x300>)
 8002f56:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8002f5a:	7153      	strb	r3, [r2, #5]
 8002f5c:	e01f      	b.n	8002f9e <motion_refresh_status_locked+0x326>
            case AXIS_Y: g_status.pctY = pct; g_status.pidErrY = err8; break;
 8002f5e:	4a06      	ldr	r2, [pc, #24]	@ (8002f78 <motion_refresh_status_locked+0x300>)
 8002f60:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8002f64:	70d3      	strb	r3, [r2, #3]
 8002f66:	4a04      	ldr	r2, [pc, #16]	@ (8002f78 <motion_refresh_status_locked+0x300>)
 8002f68:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8002f6c:	7193      	strb	r3, [r2, #6]
 8002f6e:	e016      	b.n	8002f9e <motion_refresh_status_locked+0x326>
 8002f70:	20002d72 	.word	0x20002d72
 8002f74:	2000016c 	.word	0x2000016c
 8002f78:	200000d4 	.word	0x200000d4
 8002f7c:	200000dc 	.word	0x200000dc
 8002f80:	20002d78 	.word	0x20002d78
 8002f84:	20002da0 	.word	0x20002da0
 8002f88:	08011100 	.word	0x08011100
            case AXIS_Z:
            default:     g_status.pctZ = pct; g_status.pidErrZ = err8; break;
 8002f8c:	4a0c      	ldr	r2, [pc, #48]	@ (8002fc0 <motion_refresh_status_locked+0x348>)
 8002f8e:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8002f92:	7113      	strb	r3, [r2, #4]
 8002f94:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc0 <motion_refresh_status_locked+0x348>)
 8002f96:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8002f9a:	71d3      	strb	r3, [r2, #7]
 8002f9c:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002f9e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8002fa8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	f67f ae85 	bls.w	8002cbc <motion_refresh_status_locked+0x44>
        }
    }
}
 8002fb2:	bf00      	nop
 8002fb4:	bf00      	nop
 8002fb6:	37ac      	adds	r7, #172	@ 0xac
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fbe:	bf00      	nop
 8002fc0:	200000d4 	.word	0x200000d4

08002fc4 <motion_stop_all_axes_locked>:


static void motion_stop_all_axes_locked(void) {
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002fca:	2300      	movs	r3, #0
 8002fcc:	71fb      	strb	r3, [r7, #7]
 8002fce:	e045      	b.n	800305c <motion_stop_all_axes_locked+0x98>
        motion_hw_step_low(axis);
 8002fd0:	79fb      	ldrb	r3, [r7, #7]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7ff fcb4 	bl	8002940 <motion_hw_step_low>
        motion_hw_enable(axis, 0u);
 8002fd8:	79fb      	ldrb	r3, [r7, #7]
 8002fda:	2100      	movs	r1, #0
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7ff fc4b 	bl	8002878 <motion_hw_enable>

        motion_axis_state_t *ax = &g_axis_state[axis];
 8002fe2:	79fa      	ldrb	r2, [r7, #7]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	4413      	add	r3, r2
 8002fea:	011b      	lsls	r3, r3, #4
 8002fec:	4a1f      	ldr	r2, [pc, #124]	@ (800306c <motion_stop_all_axes_locked+0xa8>)
 8002fee:	4413      	add	r3, r2
 8002ff0:	603b      	str	r3, [r7, #0]
        ax->total_steps       = 0u;
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	2200      	movs	r2, #0
 8003002:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = 0u;
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	2200      	movs	r2, #0
 8003008:	819a      	strh	r2, [r3, #12]
        ax->kp = 0u; ax->ki = 0u; ax->kd = 0u;
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	2200      	movs	r2, #0
 800300e:	81da      	strh	r2, [r3, #14]
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	2200      	movs	r2, #0
 8003014:	821a      	strh	r2, [r3, #16]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	2200      	movs	r2, #0
 800301a:	825a      	strh	r2, [r3, #18]

        /* limpa controle de pulso/guardas */
        ax->step_high         = 0u;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	2200      	movs	r2, #0
 8003020:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u;
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	2200      	movs	r2, #0
 8003026:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = 0u;
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = 0u;
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        /* limpa DDA/rampa */
        ax->dda_accum_q16     = 0u;
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	2200      	movs	r2, #0
 800303c:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	2200      	movs	r2, #0
 8003042:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = 0u;
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	2200      	movs	r2, #0
 8003048:	621a      	str	r2, [r3, #32]
        ax->v_actual_sps      = 0u;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	2200      	movs	r2, #0
 800304e:	625a      	str	r2, [r3, #36]	@ 0x24
        ax->accel_sps2        = 0u;
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	2200      	movs	r2, #0
 8003054:	629a      	str	r2, [r3, #40]	@ 0x28
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003056:	79fb      	ldrb	r3, [r7, #7]
 8003058:	3301      	adds	r3, #1
 800305a:	71fb      	strb	r3, [r7, #7]
 800305c:	79fb      	ldrb	r3, [r7, #7]
 800305e:	2b02      	cmp	r3, #2
 8003060:	d9b6      	bls.n	8002fd0 <motion_stop_all_axes_locked+0xc>
    }
}
 8003062:	bf00      	nop
 8003064:	bf00      	nop
 8003066:	3708      	adds	r7, #8
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	200000dc 	.word	0x200000dc

08003070 <motion_queue_clear_locked>:


static void motion_queue_clear_locked(void) {
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
    g_queue_head = 0u;
 8003074:	4b06      	ldr	r3, [pc, #24]	@ (8003090 <motion_queue_clear_locked+0x20>)
 8003076:	2200      	movs	r2, #0
 8003078:	701a      	strb	r2, [r3, #0]
    g_queue_tail = 0u;
 800307a:	4b06      	ldr	r3, [pc, #24]	@ (8003094 <motion_queue_clear_locked+0x24>)
 800307c:	2200      	movs	r2, #0
 800307e:	701a      	strb	r2, [r3, #0]
    g_queue_count = 0u;
 8003080:	4b05      	ldr	r3, [pc, #20]	@ (8003098 <motion_queue_clear_locked+0x28>)
 8003082:	2200      	movs	r2, #0
 8003084:	801a      	strh	r2, [r3, #0]
}
 8003086:	bf00      	nop
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	20002d70 	.word	0x20002d70
 8003094:	20002d71 	.word	0x20002d71
 8003098:	20002d72 	.word	0x20002d72

0800309c <motion_queue_push_locked>:

static proto_result_t motion_queue_push_locked(const move_queue_add_req_t *req) {
 800309c:	b5b0      	push	{r4, r5, r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
    if (g_queue_count >= MOTION_QUEUE_CAPACITY)
 80030a4:	4b16      	ldr	r3, [pc, #88]	@ (8003100 <motion_queue_push_locked+0x64>)
 80030a6:	881b      	ldrh	r3, [r3, #0]
 80030a8:	2bff      	cmp	r3, #255	@ 0xff
 80030aa:	d902      	bls.n	80030b2 <motion_queue_push_locked+0x16>
        return PROTO_ERR_RANGE;
 80030ac:	f06f 0303 	mvn.w	r3, #3
 80030b0:	e021      	b.n	80030f6 <motion_queue_push_locked+0x5a>
    g_queue[g_queue_tail].req = *req;
 80030b2:	4b14      	ldr	r3, [pc, #80]	@ (8003104 <motion_queue_push_locked+0x68>)
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	4619      	mov	r1, r3
 80030b8:	4a13      	ldr	r2, [pc, #76]	@ (8003108 <motion_queue_push_locked+0x6c>)
 80030ba:	232c      	movs	r3, #44	@ 0x2c
 80030bc:	fb01 f303 	mul.w	r3, r1, r3
 80030c0:	441a      	add	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4614      	mov	r4, r2
 80030c6:	461d      	mov	r5, r3
 80030c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80030ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80030d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_tail = (uint8_t)((g_queue_tail + 1u) % MOTION_QUEUE_CAPACITY);
 80030d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003104 <motion_queue_push_locked+0x68>)
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	3301      	adds	r3, #1
 80030de:	b2da      	uxtb	r2, r3
 80030e0:	4b08      	ldr	r3, [pc, #32]	@ (8003104 <motion_queue_push_locked+0x68>)
 80030e2:	701a      	strb	r2, [r3, #0]
    ++g_queue_count;
 80030e4:	4b06      	ldr	r3, [pc, #24]	@ (8003100 <motion_queue_push_locked+0x64>)
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	3301      	adds	r3, #1
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	4b04      	ldr	r3, [pc, #16]	@ (8003100 <motion_queue_push_locked+0x64>)
 80030ee:	801a      	strh	r2, [r3, #0]
    motion_refresh_status_locked();
 80030f0:	f7ff fdc2 	bl	8002c78 <motion_refresh_status_locked>
    return PROTO_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bdb0      	pop	{r4, r5, r7, pc}
 80030fe:	bf00      	nop
 8003100:	20002d72 	.word	0x20002d72
 8003104:	20002d71 	.word	0x20002d71
 8003108:	20000170 	.word	0x20000170

0800310c <motion_queue_pop_locked>:

static int motion_queue_pop_locked(move_queue_add_req_t *out) {
 800310c:	b4b0      	push	{r4, r5, r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
    if (g_queue_count == 0u) return 0;
 8003114:	4b16      	ldr	r3, [pc, #88]	@ (8003170 <motion_queue_pop_locked+0x64>)
 8003116:	881b      	ldrh	r3, [r3, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <motion_queue_pop_locked+0x14>
 800311c:	2300      	movs	r3, #0
 800311e:	e022      	b.n	8003166 <motion_queue_pop_locked+0x5a>
    if (out) *out = g_queue[g_queue_head].req;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d012      	beq.n	800314c <motion_queue_pop_locked+0x40>
 8003126:	4b13      	ldr	r3, [pc, #76]	@ (8003174 <motion_queue_pop_locked+0x68>)
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	4618      	mov	r0, r3
 800312c:	6879      	ldr	r1, [r7, #4]
 800312e:	4a12      	ldr	r2, [pc, #72]	@ (8003178 <motion_queue_pop_locked+0x6c>)
 8003130:	232c      	movs	r3, #44	@ 0x2c
 8003132:	fb00 f303 	mul.w	r3, r0, r3
 8003136:	4413      	add	r3, r2
 8003138:	460c      	mov	r4, r1
 800313a:	461d      	mov	r5, r3
 800313c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800313e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003140:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003142:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003144:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003148:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_head = (uint8_t)((g_queue_head + 1u) % MOTION_QUEUE_CAPACITY);
 800314c:	4b09      	ldr	r3, [pc, #36]	@ (8003174 <motion_queue_pop_locked+0x68>)
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	3301      	adds	r3, #1
 8003152:	b2da      	uxtb	r2, r3
 8003154:	4b07      	ldr	r3, [pc, #28]	@ (8003174 <motion_queue_pop_locked+0x68>)
 8003156:	701a      	strb	r2, [r3, #0]
    --g_queue_count;
 8003158:	4b05      	ldr	r3, [pc, #20]	@ (8003170 <motion_queue_pop_locked+0x64>)
 800315a:	881b      	ldrh	r3, [r3, #0]
 800315c:	3b01      	subs	r3, #1
 800315e:	b29a      	uxth	r2, r3
 8003160:	4b03      	ldr	r3, [pc, #12]	@ (8003170 <motion_queue_pop_locked+0x64>)
 8003162:	801a      	strh	r2, [r3, #0]
    return 1;
 8003164:	2301      	movs	r3, #1
}
 8003166:	4618      	mov	r0, r3
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	bcb0      	pop	{r4, r5, r7}
 800316e:	4770      	bx	lr
 8003170:	20002d72 	.word	0x20002d72
 8003174:	20002d70 	.word	0x20002d70
 8003178:	20000170 	.word	0x20000170

0800317c <motion_begin_segment_locked>:

static void motion_begin_segment_locked(const move_queue_add_req_t *seg) {
 800317c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003180:	b08c      	sub	sp, #48	@ 0x30
 8003182:	af06      	add	r7, sp, #24
 8003184:	6078      	str	r0, [r7, #4]
    if (!seg) return;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2b00      	cmp	r3, #0
 800318a:	f000 80d9 	beq.w	8003340 <motion_begin_segment_locked+0x1c4>

    g_has_active_segment = 1u;
 800318e:	4b6f      	ldr	r3, [pc, #444]	@ (800334c <motion_begin_segment_locked+0x1d0>)
 8003190:	2201      	movs	r2, #1
 8003192:	701a      	strb	r2, [r3, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003194:	2300      	movs	r3, #0
 8003196:	75fb      	strb	r3, [r7, #23]
 8003198:	e0a3      	b.n	80032e2 <motion_begin_segment_locked+0x166>
        motion_axis_state_t *ax = &g_axis_state[axis];
 800319a:	7dfa      	ldrb	r2, [r7, #23]
 800319c:	4613      	mov	r3, r2
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	4413      	add	r3, r2
 80031a2:	011b      	lsls	r3, r3, #4
 80031a4:	4a6a      	ldr	r2, [pc, #424]	@ (8003350 <motion_begin_segment_locked+0x1d4>)
 80031a6:	4413      	add	r3, r2
 80031a8:	613b      	str	r3, [r7, #16]
        uint32_t total   = motion_total_for_axis(seg, axis);
 80031aa:	7dfb      	ldrb	r3, [r7, #23]
 80031ac:	4619      	mov	r1, r3
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7ff fc79 	bl	8002aa6 <motion_total_for_axis>
 80031b4:	60f8      	str	r0, [r7, #12]
        uint16_t velTick = motion_velocity_for_axis(seg, axis);
 80031b6:	7dfb      	ldrb	r3, [r7, #23]
 80031b8:	4619      	mov	r1, r3
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7ff fc8d 	bl	8002ada <motion_velocity_for_axis>
 80031c0:	4603      	mov	r3, r0
 80031c2:	817b      	strh	r3, [r7, #10]

        ax->total_steps       = total;
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	2200      	movs	r2, #0
 80031ce:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	2200      	movs	r2, #0
 80031d4:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = velTick;
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	897a      	ldrh	r2, [r7, #10]
 80031da:	819a      	strh	r2, [r3, #12]
        ax->kp = motion_kp_for_axis(seg, axis);
 80031dc:	7dfb      	ldrb	r3, [r7, #23]
 80031de:	4619      	mov	r1, r3
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7ff fc94 	bl	8002b0e <motion_kp_for_axis>
 80031e6:	4603      	mov	r3, r0
 80031e8:	461a      	mov	r2, r3
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	81da      	strh	r2, [r3, #14]
        ax->ki = motion_ki_for_axis(seg, axis);
 80031ee:	7dfb      	ldrb	r3, [r7, #23]
 80031f0:	4619      	mov	r1, r3
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f7ff fca5 	bl	8002b42 <motion_ki_for_axis>
 80031f8:	4603      	mov	r3, r0
 80031fa:	461a      	mov	r2, r3
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	821a      	strh	r2, [r3, #16]
        ax->kd = motion_kd_for_axis(seg, axis);
 8003200:	7dfb      	ldrb	r3, [r7, #23]
 8003202:	4619      	mov	r1, r3
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f7ff fcb6 	bl	8002b76 <motion_kd_for_axis>
 800320a:	4603      	mov	r3, r0
 800320c:	461a      	mov	r2, r3
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	825a      	strh	r2, [r3, #18]

        /* guardas para atender DIR/ENABLE timings do TMC5160 */
        ax->step_high         = 0u;
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	2200      	movs	r2, #0
 8003216:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u; 
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	2200      	movs	r2, #0
 800321c:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = (total > 0u) ? MOTION_ENABLE_SETTLE_TICKS : 0u;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d001      	beq.n	8003228 <motion_begin_segment_locked+0xac>
 8003224:	2202      	movs	r2, #2
 8003226:	e000      	b.n	800322a <motion_begin_segment_locked+0xae>
 8003228:	2200      	movs	r2, #0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        ax->dda_accum_q16     = 0u;
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	2200      	movs	r2, #0
 800323c:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	2200      	movs	r2, #0
 8003242:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = ((uint32_t)velTick) * 1000u;  /* steps/s alvo (derivado do seu campo) */
 8003244:	897b      	ldrh	r3, [r7, #10]
 8003246:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800324a:	fb03 f202 	mul.w	r2, r3, r2
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	621a      	str	r2, [r3, #32]
        if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 800325a:	4293      	cmp	r3, r2
 800325c:	d903      	bls.n	8003266 <motion_begin_segment_locked+0xea>
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003264:	621a      	str	r2, [r3, #32]
        /* Preserva v_actual_sps ao encadear segmentos (rampa só no início da lista) */
        if (g_status.state != MOTION_RUNNING) {
 8003266:	4b3b      	ldr	r3, [pc, #236]	@ (8003354 <motion_begin_segment_locked+0x1d8>)
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	b2db      	uxtb	r3, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d002      	beq.n	8003276 <motion_begin_segment_locked+0xfa>
            ax->v_actual_sps  = 0u;
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	2200      	movs	r2, #0
 8003274:	625a      	str	r2, [r3, #36]	@ 0x24
        }
        ax->accel_sps2        = DEMO_ACCEL_SPS2;
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	4a37      	ldr	r2, [pc, #220]	@ (8003358 <motion_begin_segment_locked+0x1dc>)
 800327a:	629a      	str	r2, [r3, #40]	@ 0x28

        motion_hw_step_low(axis);
 800327c:	7dfb      	ldrb	r3, [r7, #23]
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff fb5e 	bl	8002940 <motion_hw_step_low>
        motion_hw_set_dir(axis, (uint8_t)((seg->dirMask >> axis) & 0x1u));
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	785b      	ldrb	r3, [r3, #1]
 8003288:	461a      	mov	r2, r3
 800328a:	7dfb      	ldrb	r3, [r7, #23]
 800328c:	fa42 f303 	asr.w	r3, r2, r3
 8003290:	b2db      	uxtb	r3, r3
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	b2da      	uxtb	r2, r3
 8003298:	7dfb      	ldrb	r3, [r7, #23]
 800329a:	4611      	mov	r1, r2
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff faab 	bl	80027f8 <motion_hw_set_dir>

        if (total > 0u) motion_hw_enable(axis, 1u);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d005      	beq.n	80032b4 <motion_begin_segment_locked+0x138>
 80032a8:	7dfb      	ldrb	r3, [r7, #23]
 80032aa:	2101      	movs	r1, #1
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7ff fae3 	bl	8002878 <motion_hw_enable>
 80032b2:	e004      	b.n	80032be <motion_begin_segment_locked+0x142>
        else            motion_hw_enable(axis, 0u);
 80032b4:	7dfb      	ldrb	r3, [r7, #23]
 80032b6:	2100      	movs	r1, #0
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7ff fadd 	bl	8002878 <motion_hw_enable>

        /* Não zera origem automaticamente; mantém a referência definida via set_origin */
        g_encoder_delta_tick[axis] = 0;
 80032be:	7dfb      	ldrb	r3, [r7, #23]
 80032c0:	4a26      	ldr	r2, [pc, #152]	@ (800335c <motion_begin_segment_locked+0x1e0>)
 80032c2:	2100      	movs	r1, #0
 80032c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_i_accum[axis] = 0;
 80032c8:	7dfb      	ldrb	r3, [r7, #23]
 80032ca:	4a25      	ldr	r2, [pc, #148]	@ (8003360 <motion_begin_segment_locked+0x1e4>)
 80032cc:	2100      	movs	r1, #0
 80032ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_prev_err[axis] = 0;
 80032d2:	7dfb      	ldrb	r3, [r7, #23]
 80032d4:	4a23      	ldr	r2, [pc, #140]	@ (8003364 <motion_begin_segment_locked+0x1e8>)
 80032d6:	2100      	movs	r1, #0
 80032d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80032dc:	7dfb      	ldrb	r3, [r7, #23]
 80032de:	3301      	adds	r3, #1
 80032e0:	75fb      	strb	r3, [r7, #23]
 80032e2:	7dfb      	ldrb	r3, [r7, #23]
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	f67f af58 	bls.w	800319a <motion_begin_segment_locked+0x1e>
    }
#if MOTION_DEBUG_FLOW
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
           (unsigned)seg->frameId,
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	781b      	ldrb	r3, [r3, #0]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 80032ee:	4698      	mov	r8, r3
           (unsigned)seg->dirMask,
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	785b      	ldrb	r3, [r3, #1]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 80032f4:	4699      	mov	r9, r3
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	885b      	ldrh	r3, [r3, #2]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 80032fa:	469a      	mov	sl, r3
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	891b      	ldrh	r3, [r3, #8]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003300:	461e      	mov	r6, r3
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	8a1b      	ldrh	r3, [r3, #16]
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003306:	603b      	str	r3, [r7, #0]
           (unsigned long)motion_total_for_axis(seg, AXIS_X),
 8003308:	2100      	movs	r1, #0
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7ff fbcb 	bl	8002aa6 <motion_total_for_axis>
 8003310:	4604      	mov	r4, r0
           (unsigned long)motion_total_for_axis(seg, AXIS_Y),
 8003312:	2101      	movs	r1, #1
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f7ff fbc6 	bl	8002aa6 <motion_total_for_axis>
 800331a:	4605      	mov	r5, r0
           (unsigned long)motion_total_for_axis(seg, AXIS_Z));
 800331c:	2102      	movs	r1, #2
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7ff fbc1 	bl	8002aa6 <motion_total_for_axis>
 8003324:	4603      	mov	r3, r0
    printf("[FLOW begin_segment id=%u dirMask=0x%02X V(x,y,z)=(%u,%u,%u) S(x,y,z)=(%lu,%lu,%lu) ]\r\n",
 8003326:	9304      	str	r3, [sp, #16]
 8003328:	9503      	str	r5, [sp, #12]
 800332a:	9402      	str	r4, [sp, #8]
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	9301      	str	r3, [sp, #4]
 8003330:	9600      	str	r6, [sp, #0]
 8003332:	4653      	mov	r3, sl
 8003334:	464a      	mov	r2, r9
 8003336:	4641      	mov	r1, r8
 8003338:	480b      	ldr	r0, [pc, #44]	@ (8003368 <motion_begin_segment_locked+0x1ec>)
 800333a:	f00c f9f7 	bl	800f72c <iprintf>
 800333e:	e000      	b.n	8003342 <motion_begin_segment_locked+0x1c6>
    if (!seg) return;
 8003340:	bf00      	nop
#endif
}
 8003342:	3718      	adds	r7, #24
 8003344:	46bd      	mov	sp, r7
 8003346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800334a:	bf00      	nop
 800334c:	2000016c 	.word	0x2000016c
 8003350:	200000dc 	.word	0x200000dc
 8003354:	200000d4 	.word	0x200000d4
 8003358:	00030d40 	.word	0x00030d40
 800335c:	20002db8 	.word	0x20002db8
 8003360:	20002de8 	.word	0x20002de8
 8003364:	20002df4 	.word	0x20002df4
 8003368:	08010adc 	.word	0x08010adc

0800336c <motion_try_start_next_locked>:

static uint8_t motion_try_start_next_locked(void) {
 800336c:	b580      	push	{r7, lr}
 800336e:	b08c      	sub	sp, #48	@ 0x30
 8003370:	af00      	add	r7, sp, #0
    move_queue_add_req_t next;
    if (!motion_queue_pop_locked(&next))
 8003372:	1d3b      	adds	r3, r7, #4
 8003374:	4618      	mov	r0, r3
 8003376:	f7ff fec9 	bl	800310c <motion_queue_pop_locked>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d101      	bne.n	8003384 <motion_try_start_next_locked+0x18>
        return 0u;
 8003380:	2300      	movs	r3, #0
 8003382:	e010      	b.n	80033a6 <motion_try_start_next_locked+0x3a>
    motion_begin_segment_locked(&next);
 8003384:	1d3b      	adds	r3, r7, #4
 8003386:	4618      	mov	r0, r3
 8003388:	f7ff fef8 	bl	800317c <motion_begin_segment_locked>
    g_active_frame_id = next.frameId;
 800338c:	793a      	ldrb	r2, [r7, #4]
 800338e:	4b08      	ldr	r3, [pc, #32]	@ (80033b0 <motion_try_start_next_locked+0x44>)
 8003390:	701a      	strb	r2, [r3, #0]
#if MOTION_DEBUG_FLOW
    printf("[FLOW pop_next id=%u remaining=%u]\\r\\n", (unsigned)g_active_frame_id, (unsigned)g_queue_count);
 8003392:	4b07      	ldr	r3, [pc, #28]	@ (80033b0 <motion_try_start_next_locked+0x44>)
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	4619      	mov	r1, r3
 8003398:	4b06      	ldr	r3, [pc, #24]	@ (80033b4 <motion_try_start_next_locked+0x48>)
 800339a:	881b      	ldrh	r3, [r3, #0]
 800339c:	461a      	mov	r2, r3
 800339e:	4806      	ldr	r0, [pc, #24]	@ (80033b8 <motion_try_start_next_locked+0x4c>)
 80033a0:	f00c f9c4 	bl	800f72c <iprintf>
#endif
    return 1u;
 80033a4:	2301      	movs	r3, #1
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3730      	adds	r7, #48	@ 0x30
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	20002d74 	.word	0x20002d74
 80033b4:	20002d72 	.word	0x20002d72
 80033b8:	08010b34 	.word	0x08010b34

080033bc <motion_update_encoders>:

/* =======================
 *  Encoders
 * ======================= */
static void motion_update_encoders(void) {
 80033bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033c0:	b088      	sub	sp, #32
 80033c2:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80033c4:	2300      	movs	r3, #0
 80033c6:	77fb      	strb	r3, [r7, #31]
 80033c8:	e067      	b.n	800349a <motion_update_encoders+0xde>
        uint32_t now = motion_hw_encoder_read_raw(axis);
 80033ca:	7ffb      	ldrb	r3, [r7, #31]
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7ff fadb 	bl	8002988 <motion_hw_encoder_read_raw>
 80033d2:	61b8      	str	r0, [r7, #24]
        uint8_t bits = motion_hw_encoder_bits(axis);
 80033d4:	7ffb      	ldrb	r3, [r7, #31]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7ff fafe 	bl	80029d8 <motion_hw_encoder_bits>
 80033dc:	4603      	mov	r3, r0
 80033de:	75fb      	strb	r3, [r7, #23]
        if (bits == 16u) {
 80033e0:	7dfb      	ldrb	r3, [r7, #23]
 80033e2:	2b10      	cmp	r3, #16
 80033e4:	d12d      	bne.n	8003442 <motion_update_encoders+0x86>
            uint16_t prev = (uint16_t)g_encoder_last_raw[axis];
 80033e6:	7ffb      	ldrb	r3, [r7, #31]
 80033e8:	4a30      	ldr	r2, [pc, #192]	@ (80034ac <motion_update_encoders+0xf0>)
 80033ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033ee:	81fb      	strh	r3, [r7, #14]
            int16_t delta = (int16_t)((uint16_t)now - prev);
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	89fb      	ldrh	r3, [r7, #14]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	81bb      	strh	r3, [r7, #12]
            g_encoder_last_raw[axis] = (uint16_t)now;
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	b29a      	uxth	r2, r3
 8003400:	7ffb      	ldrb	r3, [r7, #31]
 8003402:	4611      	mov	r1, r2
 8003404:	4a29      	ldr	r2, [pc, #164]	@ (80034ac <motion_update_encoders+0xf0>)
 8003406:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_encoder_position[axis] += delta;
 800340a:	7ffb      	ldrb	r3, [r7, #31]
 800340c:	4a28      	ldr	r2, [pc, #160]	@ (80034b0 <motion_update_encoders+0xf4>)
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	4413      	add	r3, r2
 8003412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003416:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800341a:	17c8      	asrs	r0, r1, #31
 800341c:	460c      	mov	r4, r1
 800341e:	4605      	mov	r5, r0
 8003420:	7ff9      	ldrb	r1, [r7, #31]
 8003422:	eb12 0a04 	adds.w	sl, r2, r4
 8003426:	eb43 0b05 	adc.w	fp, r3, r5
 800342a:	4a21      	ldr	r2, [pc, #132]	@ (80034b0 <motion_update_encoders+0xf4>)
 800342c:	00cb      	lsls	r3, r1, #3
 800342e:	4413      	add	r3, r2
 8003430:	e9c3 ab00 	strd	sl, fp, [r3]
            g_encoder_delta_tick[axis] = (int32_t)delta;
 8003434:	7ffb      	ldrb	r3, [r7, #31]
 8003436:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800343a:	491e      	ldr	r1, [pc, #120]	@ (80034b4 <motion_update_encoders+0xf8>)
 800343c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003440:	e028      	b.n	8003494 <motion_update_encoders+0xd8>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        } else {
            int32_t delta = (int32_t)(now - g_encoder_last_raw[axis]);
 8003442:	7ffb      	ldrb	r3, [r7, #31]
 8003444:	4a19      	ldr	r2, [pc, #100]	@ (80034ac <motion_update_encoders+0xf0>)
 8003446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	613b      	str	r3, [r7, #16]
            g_encoder_last_raw[axis] = now;
 8003450:	7ffb      	ldrb	r3, [r7, #31]
 8003452:	4916      	ldr	r1, [pc, #88]	@ (80034ac <motion_update_encoders+0xf0>)
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_position[axis] += delta;
 800345a:	7ffb      	ldrb	r3, [r7, #31]
 800345c:	4a14      	ldr	r2, [pc, #80]	@ (80034b0 <motion_update_encoders+0xf4>)
 800345e:	00db      	lsls	r3, r3, #3
 8003460:	4413      	add	r3, r2
 8003462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003466:	6939      	ldr	r1, [r7, #16]
 8003468:	17c8      	asrs	r0, r1, #31
 800346a:	4688      	mov	r8, r1
 800346c:	4681      	mov	r9, r0
 800346e:	7ff9      	ldrb	r1, [r7, #31]
 8003470:	eb12 0008 	adds.w	r0, r2, r8
 8003474:	6038      	str	r0, [r7, #0]
 8003476:	eb43 0309 	adc.w	r3, r3, r9
 800347a:	607b      	str	r3, [r7, #4]
 800347c:	4a0c      	ldr	r2, [pc, #48]	@ (80034b0 <motion_update_encoders+0xf4>)
 800347e:	00cb      	lsls	r3, r1, #3
 8003480:	4413      	add	r3, r2
 8003482:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003486:	e9c3 1200 	strd	r1, r2, [r3]
            g_encoder_delta_tick[axis] = delta;
 800348a:	7ffb      	ldrb	r3, [r7, #31]
 800348c:	4909      	ldr	r1, [pc, #36]	@ (80034b4 <motion_update_encoders+0xf8>)
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003494:	7ffb      	ldrb	r3, [r7, #31]
 8003496:	3301      	adds	r3, #1
 8003498:	77fb      	strb	r3, [r7, #31]
 800349a:	7ffb      	ldrb	r3, [r7, #31]
 800349c:	2b02      	cmp	r3, #2
 800349e:	d994      	bls.n	80033ca <motion_update_encoders+0xe>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        }
    }
}
 80034a0:	bf00      	nop
 80034a2:	bf00      	nop
 80034a4:	3720      	adds	r7, #32
 80034a6:	46bd      	mov	sp, r7
 80034a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034ac:	20002d90 	.word	0x20002d90
 80034b0:	20002d78 	.word	0x20002d78
 80034b4:	20002db8 	.word	0x20002db8

080034b8 <motion_send_queue_add_ack>:

/* =======================
 *  Envio de respostas
 * ======================= */
static void motion_send_queue_add_ack(uint8_t frame_id, uint8_t status) {
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b088      	sub	sp, #32
 80034bc:	af02      	add	r7, sp, #8
 80034be:	4603      	mov	r3, r0
 80034c0:	460a      	mov	r2, r1
 80034c2:	71fb      	strb	r3, [r7, #7]
 80034c4:	4613      	mov	r3, r2
 80034c6:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[6];
    move_queue_add_ack_resp_t resp = { frame_id, status };
 80034c8:	79fb      	ldrb	r3, [r7, #7]
 80034ca:	733b      	strb	r3, [r7, #12]
 80034cc:	79bb      	ldrb	r3, [r7, #6]
 80034ce:	737b      	strb	r3, [r7, #13]
    if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 80034d0:	f107 0110 	add.w	r1, r7, #16
 80034d4:	f107 030c 	add.w	r3, r7, #12
 80034d8:	2206      	movs	r2, #6
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fd ff61 	bl	80013a2 <move_queue_add_ack_resp_encoder>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00c      	beq.n	8003500 <motion_send_queue_add_ack+0x48>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "ack", "encode_fail");
 80034e6:	4a12      	ldr	r2, [pc, #72]	@ (8003530 <motion_send_queue_add_ack+0x78>)
 80034e8:	4b12      	ldr	r3, [pc, #72]	@ (8003534 <motion_send_queue_add_ack+0x7c>)
 80034ea:	9301      	str	r3, [sp, #4]
 80034ec:	4b12      	ldr	r3, [pc, #72]	@ (8003538 <motion_send_queue_add_ack+0x80>)
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	4613      	mov	r3, r2
 80034f2:	f06f 0201 	mvn.w	r2, #1
 80034f6:	2164      	movs	r1, #100	@ 0x64
 80034f8:	2002      	movs	r0, #2
 80034fa:	f7ff f887 	bl	800260c <log_event_auto>
 80034fe:	e014      	b.n	800352a <motion_send_queue_add_ack+0x72>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003500:	f107 0310 	add.w	r3, r7, #16
 8003504:	2106      	movs	r1, #6
 8003506:	4618      	mov	r0, r3
 8003508:	f002 fa86 	bl	8005a18 <app_resp_push>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00b      	beq.n	800352a <motion_send_queue_add_ack+0x72>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "ack", "queue_full");
 8003512:	4a07      	ldr	r2, [pc, #28]	@ (8003530 <motion_send_queue_add_ack+0x78>)
 8003514:	4b09      	ldr	r3, [pc, #36]	@ (800353c <motion_send_queue_add_ack+0x84>)
 8003516:	9301      	str	r3, [sp, #4]
 8003518:	4b07      	ldr	r3, [pc, #28]	@ (8003538 <motion_send_queue_add_ack+0x80>)
 800351a:	9300      	str	r3, [sp, #0]
 800351c:	4613      	mov	r3, r2
 800351e:	f06f 0203 	mvn.w	r2, #3
 8003522:	2164      	movs	r1, #100	@ 0x64
 8003524:	2002      	movs	r0, #2
 8003526:	f7ff f871 	bl	800260c <log_event_auto>
    }
}
 800352a:	3718      	adds	r7, #24
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	08010ac0 	.word	0x08010ac0
 8003534:	08010b5c 	.word	0x08010b5c
 8003538:	08010b68 	.word	0x08010b68
 800353c:	08010b6c 	.word	0x08010b6c

08003540 <motion_send_queue_status_response>:

static void motion_send_queue_status_response(uint8_t frame_id) {
 8003540:	b580      	push	{r7, lr}
 8003542:	b08a      	sub	sp, #40	@ 0x28
 8003544:	af02      	add	r7, sp, #8
 8003546:	4603      	mov	r3, r0
 8003548:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[12];
    move_queue_status_resp_t resp = {
 800354a:	79fb      	ldrb	r3, [r7, #7]
 800354c:	733b      	strb	r3, [r7, #12]
        .frameId = frame_id,
        .status  = (uint8_t)g_status.state,
 800354e:	4b27      	ldr	r3, [pc, #156]	@ (80035ec <motion_send_queue_status_response+0xac>)
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003554:	737b      	strb	r3, [r7, #13]
        .pidErrX = (uint8_t)g_status.pidErrX,
 8003556:	4b25      	ldr	r3, [pc, #148]	@ (80035ec <motion_send_queue_status_response+0xac>)
 8003558:	795b      	ldrb	r3, [r3, #5]
 800355a:	b25b      	sxtb	r3, r3
 800355c:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800355e:	73bb      	strb	r3, [r7, #14]
        .pidErrY = (uint8_t)g_status.pidErrY,
 8003560:	4b22      	ldr	r3, [pc, #136]	@ (80035ec <motion_send_queue_status_response+0xac>)
 8003562:	799b      	ldrb	r3, [r3, #6]
 8003564:	b25b      	sxtb	r3, r3
 8003566:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003568:	73fb      	strb	r3, [r7, #15]
        .pidErrZ = (uint8_t)g_status.pidErrZ,
 800356a:	4b20      	ldr	r3, [pc, #128]	@ (80035ec <motion_send_queue_status_response+0xac>)
 800356c:	79db      	ldrb	r3, [r3, #7]
 800356e:	b25b      	sxtb	r3, r3
 8003570:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003572:	743b      	strb	r3, [r7, #16]
        .pctX    = g_status.pctX,
 8003574:	4b1d      	ldr	r3, [pc, #116]	@ (80035ec <motion_send_queue_status_response+0xac>)
 8003576:	789b      	ldrb	r3, [r3, #2]
 8003578:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800357a:	747b      	strb	r3, [r7, #17]
        .pctY    = g_status.pctY,
 800357c:	4b1b      	ldr	r3, [pc, #108]	@ (80035ec <motion_send_queue_status_response+0xac>)
 800357e:	78db      	ldrb	r3, [r3, #3]
 8003580:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003582:	74bb      	strb	r3, [r7, #18]
        .pctZ    = g_status.pctZ,
 8003584:	4b19      	ldr	r3, [pc, #100]	@ (80035ec <motion_send_queue_status_response+0xac>)
 8003586:	791b      	ldrb	r3, [r3, #4]
 8003588:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800358a:	74fb      	strb	r3, [r7, #19]
    };
    if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 800358c:	f107 0114 	add.w	r1, r7, #20
 8003590:	f107 030c 	add.w	r3, r7, #12
 8003594:	220c      	movs	r2, #12
 8003596:	4618      	mov	r0, r3
 8003598:	f7fd ffbb 	bl	8001512 <move_queue_status_resp_encoder>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00c      	beq.n	80035bc <motion_send_queue_status_response+0x7c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "status", "encode_fail");
 80035a2:	4a13      	ldr	r2, [pc, #76]	@ (80035f0 <motion_send_queue_status_response+0xb0>)
 80035a4:	4b13      	ldr	r3, [pc, #76]	@ (80035f4 <motion_send_queue_status_response+0xb4>)
 80035a6:	9301      	str	r3, [sp, #4]
 80035a8:	4b13      	ldr	r3, [pc, #76]	@ (80035f8 <motion_send_queue_status_response+0xb8>)
 80035aa:	9300      	str	r3, [sp, #0]
 80035ac:	4613      	mov	r3, r2
 80035ae:	f06f 0201 	mvn.w	r2, #1
 80035b2:	2164      	movs	r1, #100	@ 0x64
 80035b4:	2002      	movs	r0, #2
 80035b6:	f7ff f829 	bl	800260c <log_event_auto>
 80035ba:	e014      	b.n	80035e6 <motion_send_queue_status_response+0xa6>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 80035bc:	f107 0314 	add.w	r3, r7, #20
 80035c0:	210c      	movs	r1, #12
 80035c2:	4618      	mov	r0, r3
 80035c4:	f002 fa28 	bl	8005a18 <app_resp_push>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00b      	beq.n	80035e6 <motion_send_queue_status_response+0xa6>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "status", "queue_full");
 80035ce:	4a08      	ldr	r2, [pc, #32]	@ (80035f0 <motion_send_queue_status_response+0xb0>)
 80035d0:	4b0a      	ldr	r3, [pc, #40]	@ (80035fc <motion_send_queue_status_response+0xbc>)
 80035d2:	9301      	str	r3, [sp, #4]
 80035d4:	4b08      	ldr	r3, [pc, #32]	@ (80035f8 <motion_send_queue_status_response+0xb8>)
 80035d6:	9300      	str	r3, [sp, #0]
 80035d8:	4613      	mov	r3, r2
 80035da:	f06f 0203 	mvn.w	r2, #3
 80035de:	2164      	movs	r1, #100	@ 0x64
 80035e0:	2002      	movs	r0, #2
 80035e2:	f7ff f813 	bl	800260c <log_event_auto>
    }
}
 80035e6:	3720      	adds	r7, #32
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	200000d4 	.word	0x200000d4
 80035f0:	08010ac0 	.word	0x08010ac0
 80035f4:	08010b5c 	.word	0x08010b5c
 80035f8:	08010b78 	.word	0x08010b78
 80035fc:	08010b6c 	.word	0x08010b6c

08003600 <motion_send_start_response>:

static void motion_send_start_response(uint8_t frame_id, uint8_t status, uint8_t depth) {
 8003600:	b580      	push	{r7, lr}
 8003602:	b088      	sub	sp, #32
 8003604:	af02      	add	r7, sp, #8
 8003606:	4603      	mov	r3, r0
 8003608:	71fb      	strb	r3, [r7, #7]
 800360a:	460b      	mov	r3, r1
 800360c:	71bb      	strb	r3, [r7, #6]
 800360e:	4613      	mov	r3, r2
 8003610:	717b      	strb	r3, [r7, #5]
    uint8_t raw[6];
    start_move_resp_t resp; resp.frameId = frame_id; resp.status = status; resp.depth = depth;
 8003612:	79fb      	ldrb	r3, [r7, #7]
 8003614:	733b      	strb	r3, [r7, #12]
 8003616:	79bb      	ldrb	r3, [r7, #6]
 8003618:	737b      	strb	r3, [r7, #13]
 800361a:	797b      	ldrb	r3, [r7, #5]
 800361c:	73bb      	strb	r3, [r7, #14]
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 800361e:	f107 0110 	add.w	r1, r7, #16
 8003622:	f107 030c 	add.w	r3, r7, #12
 8003626:	2206      	movs	r2, #6
 8003628:	4618      	mov	r0, r3
 800362a:	f7fe f862 	bl	80016f2 <start_move_resp_encoder>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d115      	bne.n	8003660 <motion_send_start_response+0x60>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003634:	f107 0310 	add.w	r3, r7, #16
 8003638:	2106      	movs	r1, #6
 800363a:	4618      	mov	r0, r3
 800363c:	f002 f9ec 	bl	8005a18 <app_resp_push>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00d      	beq.n	8003662 <motion_send_start_response+0x62>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "start", "resp_queue_full");
 8003646:	4a08      	ldr	r2, [pc, #32]	@ (8003668 <motion_send_start_response+0x68>)
 8003648:	4b08      	ldr	r3, [pc, #32]	@ (800366c <motion_send_start_response+0x6c>)
 800364a:	9301      	str	r3, [sp, #4]
 800364c:	4b08      	ldr	r3, [pc, #32]	@ (8003670 <motion_send_start_response+0x70>)
 800364e:	9300      	str	r3, [sp, #0]
 8003650:	4613      	mov	r3, r2
 8003652:	f06f 0203 	mvn.w	r2, #3
 8003656:	2164      	movs	r1, #100	@ 0x64
 8003658:	2002      	movs	r0, #2
 800365a:	f7fe ffd7 	bl	800260c <log_event_auto>
 800365e:	e000      	b.n	8003662 <motion_send_start_response+0x62>
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003660:	bf00      	nop
    }
}
 8003662:	3718      	adds	r7, #24
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	08010ac0 	.word	0x08010ac0
 800366c:	08010b80 	.word	0x08010b80
 8003670:	08010b90 	.word	0x08010b90

08003674 <motion_send_move_end_response>:

static void motion_send_move_end_response(uint8_t frame_id, uint8_t status) {
 8003674:	b580      	push	{r7, lr}
 8003676:	b088      	sub	sp, #32
 8003678:	af02      	add	r7, sp, #8
 800367a:	4603      	mov	r3, r0
 800367c:	460a      	mov	r2, r1
 800367e:	71fb      	strb	r3, [r7, #7]
 8003680:	4613      	mov	r3, r2
 8003682:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[5];
    move_end_resp_t resp; resp.frameId = frame_id; resp.status = status;
 8003684:	79fb      	ldrb	r3, [r7, #7]
 8003686:	733b      	strb	r3, [r7, #12]
 8003688:	79bb      	ldrb	r3, [r7, #6]
 800368a:	737b      	strb	r3, [r7, #13]
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 800368c:	f107 0110 	add.w	r1, r7, #16
 8003690:	f107 030c 	add.w	r3, r7, #12
 8003694:	2205      	movs	r2, #5
 8003696:	4618      	mov	r0, r3
 8003698:	f7fd fdd0 	bl	800123c <move_end_resp_encoder>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d115      	bne.n	80036ce <motion_send_move_end_response+0x5a>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 80036a2:	f107 0310 	add.w	r3, r7, #16
 80036a6:	2105      	movs	r1, #5
 80036a8:	4618      	mov	r0, r3
 80036aa:	f002 f9b5 	bl	8005a18 <app_resp_push>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00d      	beq.n	80036d0 <motion_send_move_end_response+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "move_end", "resp_queue_full");
 80036b4:	4a08      	ldr	r2, [pc, #32]	@ (80036d8 <motion_send_move_end_response+0x64>)
 80036b6:	4b09      	ldr	r3, [pc, #36]	@ (80036dc <motion_send_move_end_response+0x68>)
 80036b8:	9301      	str	r3, [sp, #4]
 80036ba:	4b09      	ldr	r3, [pc, #36]	@ (80036e0 <motion_send_move_end_response+0x6c>)
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	4613      	mov	r3, r2
 80036c0:	f06f 0203 	mvn.w	r2, #3
 80036c4:	2164      	movs	r1, #100	@ 0x64
 80036c6:	2002      	movs	r0, #2
 80036c8:	f7fe ffa0 	bl	800260c <log_event_auto>
 80036cc:	e000      	b.n	80036d0 <motion_send_move_end_response+0x5c>
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 80036ce:	bf00      	nop
    }
}
 80036d0:	3718      	adds	r7, #24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	08010ac0 	.word	0x08010ac0
 80036dc:	08010b80 	.word	0x08010b80
 80036e0:	08010b98 	.word	0x08010b98

080036e4 <motion_service_init>:


/* =======================
 *  Init
 * ======================= */
void motion_service_init(void) {
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b088      	sub	sp, #32
 80036e8:	af04      	add	r7, sp, #16
    uint32_t primask = motion_lock();
 80036ea:	f7ff f9bb 	bl	8002a64 <motion_lock>
 80036ee:	60b8      	str	r0, [r7, #8]

    memset(&g_status, 0, sizeof g_status);
 80036f0:	2208      	movs	r2, #8
 80036f2:	2100      	movs	r1, #0
 80036f4:	4860      	ldr	r0, [pc, #384]	@ (8003878 <motion_service_init+0x194>)
 80036f6:	f00c fa51 	bl	800fb9c <memset>
    memset(g_axis_state, 0, sizeof g_axis_state);
 80036fa:	2290      	movs	r2, #144	@ 0x90
 80036fc:	2100      	movs	r1, #0
 80036fe:	485f      	ldr	r0, [pc, #380]	@ (800387c <motion_service_init+0x198>)
 8003700:	f00c fa4c 	bl	800fb9c <memset>
    memset(g_queue, 0, sizeof g_queue);
 8003704:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8003708:	2100      	movs	r1, #0
 800370a:	485d      	ldr	r0, [pc, #372]	@ (8003880 <motion_service_init+0x19c>)
 800370c:	f00c fa46 	bl	800fb9c <memset>
    memset(g_encoder_position, 0, sizeof g_encoder_position);
 8003710:	2218      	movs	r2, #24
 8003712:	2100      	movs	r1, #0
 8003714:	485b      	ldr	r0, [pc, #364]	@ (8003884 <motion_service_init+0x1a0>)
 8003716:	f00c fa41 	bl	800fb9c <memset>
    memset(g_encoder_last_raw, 0, sizeof g_encoder_last_raw);
 800371a:	220c      	movs	r2, #12
 800371c:	2100      	movs	r1, #0
 800371e:	485a      	ldr	r0, [pc, #360]	@ (8003888 <motion_service_init+0x1a4>)
 8003720:	f00c fa3c 	bl	800fb9c <memset>
    memset(g_encoder_origin, 0, sizeof g_encoder_origin);
 8003724:	2218      	movs	r2, #24
 8003726:	2100      	movs	r1, #0
 8003728:	4858      	ldr	r0, [pc, #352]	@ (800388c <motion_service_init+0x1a8>)
 800372a:	f00c fa37 	bl	800fb9c <memset>
    memset(g_encoder_delta_tick, 0, sizeof g_encoder_delta_tick);
 800372e:	220c      	movs	r2, #12
 8003730:	2100      	movs	r1, #0
 8003732:	4857      	ldr	r0, [pc, #348]	@ (8003890 <motion_service_init+0x1ac>)
 8003734:	f00c fa32 	bl	800fb9c <memset>
    memset(g_pi_i_accum, 0, sizeof g_pi_i_accum);
 8003738:	220c      	movs	r2, #12
 800373a:	2100      	movs	r1, #0
 800373c:	4855      	ldr	r0, [pc, #340]	@ (8003894 <motion_service_init+0x1b0>)
 800373e:	f00c fa2d 	bl	800fb9c <memset>
    memset(g_pi_prev_err, 0, sizeof g_pi_prev_err);
 8003742:	220c      	movs	r2, #12
 8003744:	2100      	movs	r1, #0
 8003746:	4854      	ldr	r0, [pc, #336]	@ (8003898 <motion_service_init+0x1b4>)
 8003748:	f00c fa28 	bl	800fb9c <memset>
    memset(g_origin_base32, 0, sizeof g_origin_base32);
 800374c:	220c      	movs	r2, #12
 800374e:	2100      	movs	r1, #0
 8003750:	4852      	ldr	r0, [pc, #328]	@ (800389c <motion_service_init+0x1b8>)
 8003752:	f00c fa23 	bl	800fb9c <memset>
    memset(g_pi_d_filt, 0, sizeof g_pi_d_filt);
 8003756:	220c      	movs	r2, #12
 8003758:	2100      	movs	r1, #0
 800375a:	4851      	ldr	r0, [pc, #324]	@ (80038a0 <motion_service_init+0x1bc>)
 800375c:	f00c fa1e 	bl	800fb9c <memset>
    memset(g_v_accum, 0, sizeof g_v_accum);
 8003760:	220c      	movs	r2, #12
 8003762:	2100      	movs	r1, #0
 8003764:	484f      	ldr	r0, [pc, #316]	@ (80038a4 <motion_service_init+0x1c0>)
 8003766:	f00c fa19 	bl	800fb9c <memset>
    memset((void*)g_csv_active, 0, sizeof g_csv_active);
 800376a:	2203      	movs	r2, #3
 800376c:	2100      	movs	r1, #0
 800376e:	484e      	ldr	r0, [pc, #312]	@ (80038a8 <motion_service_init+0x1c4>)
 8003770:	f00c fa14 	bl	800fb9c <memset>
    memset((void*)g_csv_t0_ms, 0, sizeof g_csv_t0_ms);
 8003774:	220c      	movs	r2, #12
 8003776:	2100      	movs	r1, #0
 8003778:	484c      	ldr	r0, [pc, #304]	@ (80038ac <motion_service_init+0x1c8>)
 800377a:	f00c fa0f 	bl	800fb9c <memset>
    memset((void*)g_csv_stepcount, 0, sizeof g_csv_stepcount);
 800377e:	220c      	movs	r2, #12
 8003780:	2100      	movs	r1, #0
 8003782:	484b      	ldr	r0, [pc, #300]	@ (80038b0 <motion_service_init+0x1cc>)
 8003784:	f00c fa0a 	bl	800fb9c <memset>
    memset((void*)g_csv_next_ms, 0, sizeof g_csv_next_ms);
 8003788:	220c      	movs	r2, #12
 800378a:	2100      	movs	r1, #0
 800378c:	4849      	ldr	r0, [pc, #292]	@ (80038b4 <motion_service_init+0x1d0>)
 800378e:	f00c fa05 	bl	800fb9c <memset>
    memset((void*)g_csv_armed, 0, sizeof g_csv_armed);
 8003792:	2203      	movs	r2, #3
 8003794:	2100      	movs	r1, #0
 8003796:	4848      	ldr	r0, [pc, #288]	@ (80038b8 <motion_service_init+0x1d4>)
 8003798:	f00c fa00 	bl	800fb9c <memset>
    memset((void*)g_csv_t0_t6, 0, sizeof g_csv_t0_t6);
 800379c:	220c      	movs	r2, #12
 800379e:	2100      	movs	r1, #0
 80037a0:	4846      	ldr	r0, [pc, #280]	@ (80038bc <motion_service_init+0x1d8>)
 80037a2:	f00c f9fb 	bl	800fb9c <memset>
    memset((void*)g_csv_next_t6, 0, sizeof g_csv_next_t6);
 80037a6:	220c      	movs	r2, #12
 80037a8:	2100      	movs	r1, #0
 80037aa:	4845      	ldr	r0, [pc, #276]	@ (80038c0 <motion_service_init+0x1dc>)
 80037ac:	f00c f9f6 	bl	800fb9c <memset>
    memset((void*)g_csv_seq, 0, sizeof g_csv_seq);
 80037b0:	220c      	movs	r2, #12
 80037b2:	2100      	movs	r1, #0
 80037b4:	4843      	ldr	r0, [pc, #268]	@ (80038c4 <motion_service_init+0x1e0>)
 80037b6:	f00c f9f1 	bl	800fb9c <memset>
    g_tim6_ticks = 0u;
 80037ba:	4b43      	ldr	r3, [pc, #268]	@ (80038c8 <motion_service_init+0x1e4>)
 80037bc:	2200      	movs	r2, #0
 80037be:	601a      	str	r2, [r3, #0]
#if MOTION_CSV_PRODUCE_IN_TIM6
    csv_ring_reset();
#endif

    g_status.state = MOTION_IDLE;
 80037c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003878 <motion_service_init+0x194>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	701a      	strb	r2, [r3, #0]
    g_queue_head = g_queue_tail = g_queue_count = 0u;
 80037c6:	4b41      	ldr	r3, [pc, #260]	@ (80038cc <motion_service_init+0x1e8>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	801a      	strh	r2, [r3, #0]
 80037cc:	4b40      	ldr	r3, [pc, #256]	@ (80038d0 <motion_service_init+0x1ec>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	701a      	strb	r2, [r3, #0]
 80037d2:	4b3f      	ldr	r3, [pc, #252]	@ (80038d0 <motion_service_init+0x1ec>)
 80037d4:	781a      	ldrb	r2, [r3, #0]
 80037d6:	4b3f      	ldr	r3, [pc, #252]	@ (80038d4 <motion_service_init+0x1f0>)
 80037d8:	701a      	strb	r2, [r3, #0]
    g_has_active_segment = 0u;
 80037da:	4b3f      	ldr	r3, [pc, #252]	@ (80038d8 <motion_service_init+0x1f4>)
 80037dc:	2200      	movs	r2, #0
 80037de:	701a      	strb	r2, [r3, #0]

    motion_stop_all_axes_locked();
 80037e0:	f7ff fbf0 	bl	8002fc4 <motion_stop_all_axes_locked>
    motion_refresh_status_locked();
 80037e4:	f7ff fa48 	bl	8002c78 <motion_refresh_status_locked>
    motion_unlock(primask);
 80037e8:	68b8      	ldr	r0, [r7, #8]
 80037ea:	f7ff f94c 	bl	8002a86 <motion_unlock>

    motion_hw_init();
 80037ee:	f7fe ff7b 	bl	80026e8 <motion_hw_init>

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80037f2:	2300      	movs	r3, #0
 80037f4:	73fb      	strb	r3, [r7, #15]
 80037f6:	e01a      	b.n	800382e <motion_service_init+0x14a>
        uint32_t raw = motion_hw_encoder_read_raw(axis);
 80037f8:	7bfb      	ldrb	r3, [r7, #15]
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7ff f8c4 	bl	8002988 <motion_hw_encoder_read_raw>
 8003800:	6078      	str	r0, [r7, #4]
        if (motion_hw_encoder_bits(axis) == 16u) {
 8003802:	7bfb      	ldrb	r3, [r7, #15]
 8003804:	4618      	mov	r0, r3
 8003806:	f7ff f8e7 	bl	80029d8 <motion_hw_encoder_bits>
 800380a:	4603      	mov	r3, r0
 800380c:	2b10      	cmp	r3, #16
 800380e:	d106      	bne.n	800381e <motion_service_init+0x13a>
            g_encoder_last_raw[axis] = raw & 0xFFFFu;
 8003810:	7bfb      	ldrb	r3, [r7, #15]
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	b292      	uxth	r2, r2
 8003816:	491c      	ldr	r1, [pc, #112]	@ (8003888 <motion_service_init+0x1a4>)
 8003818:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800381c:	e004      	b.n	8003828 <motion_service_init+0x144>
        } else {
            g_encoder_last_raw[axis] = raw;
 800381e:	7bfb      	ldrb	r3, [r7, #15]
 8003820:	4919      	ldr	r1, [pc, #100]	@ (8003888 <motion_service_init+0x1a4>)
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003828:	7bfb      	ldrb	r3, [r7, #15]
 800382a:	3301      	adds	r3, #1
 800382c:	73fb      	strb	r3, [r7, #15]
 800382e:	7bfb      	ldrb	r3, [r7, #15]
 8003830:	2b02      	cmp	r3, #2
 8003832:	d9e1      	bls.n	80037f8 <motion_service_init+0x114>
        }
    }

    if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK) Error_Handler();
 8003834:	4829      	ldr	r0, [pc, #164]	@ (80038dc <motion_service_init+0x1f8>)
 8003836:	f007 ffb7 	bl	800b7a8 <HAL_TIM_Base_Start_IT>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <motion_service_init+0x160>
 8003840:	f002 fcb6 	bl	80061b0 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) Error_Handler();
 8003844:	4826      	ldr	r0, [pc, #152]	@ (80038e0 <motion_service_init+0x1fc>)
 8003846:	f007 ffaf 	bl	800b7a8 <HAL_TIM_Base_Start_IT>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <motion_service_init+0x170>
 8003850:	f002 fcae 	bl	80061b0 <Error_Handler>

    LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "timers_ready");
 8003854:	4a23      	ldr	r2, [pc, #140]	@ (80038e4 <motion_service_init+0x200>)
 8003856:	4b24      	ldr	r3, [pc, #144]	@ (80038e8 <motion_service_init+0x204>)
 8003858:	9302      	str	r3, [sp, #8]
 800385a:	4b24      	ldr	r3, [pc, #144]	@ (80038ec <motion_service_init+0x208>)
 800385c:	9301      	str	r3, [sp, #4]
 800385e:	4b24      	ldr	r3, [pc, #144]	@ (80038f0 <motion_service_init+0x20c>)
 8003860:	9300      	str	r3, [sp, #0]
 8003862:	4613      	mov	r3, r2
 8003864:	2200      	movs	r2, #0
 8003866:	2100      	movs	r1, #0
 8003868:	2002      	movs	r0, #2
 800386a:	f7fe fecf 	bl	800260c <log_event_auto>
}
 800386e:	bf00      	nop
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	200000d4 	.word	0x200000d4
 800387c:	200000dc 	.word	0x200000dc
 8003880:	20000170 	.word	0x20000170
 8003884:	20002d78 	.word	0x20002d78
 8003888:	20002d90 	.word	0x20002d90
 800388c:	20002da0 	.word	0x20002da0
 8003890:	20002db8 	.word	0x20002db8
 8003894:	20002de8 	.word	0x20002de8
 8003898:	20002df4 	.word	0x20002df4
 800389c:	20002dc4 	.word	0x20002dc4
 80038a0:	20002dd0 	.word	0x20002dd0
 80038a4:	20002ddc 	.word	0x20002ddc
 80038a8:	20002e18 	.word	0x20002e18
 80038ac:	20002e1c 	.word	0x20002e1c
 80038b0:	20002e28 	.word	0x20002e28
 80038b4:	20002e34 	.word	0x20002e34
 80038b8:	20002e40 	.word	0x20002e40
 80038bc:	20002e44 	.word	0x20002e44
 80038c0:	20002e50 	.word	0x20002e50
 80038c4:	20002e5c 	.word	0x20002e5c
 80038c8:	200000d0 	.word	0x200000d0
 80038cc:	20002d72 	.word	0x20002d72
 80038d0:	20002d71 	.word	0x20002d71
 80038d4:	20002d70 	.word	0x20002d70
 80038d8:	2000016c 	.word	0x2000016c
 80038dc:	20003128 	.word	0x20003128
 80038e0:	20003174 	.word	0x20003174
 80038e4:	08010ac0 	.word	0x08010ac0
 80038e8:	08010ba4 	.word	0x08010ba4
 80038ec:	08010bb4 	.word	0x08010bb4
 80038f0:	08010bb8 	.word	0x08010bb8

080038f4 <motion_on_tim6_tick>:
 *  - fecha largura de pulso
 *  - DEMO: DDA suave
 *  - Fila: caminho original
 * ======================= */
void motion_on_tim6_tick(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b096      	sub	sp, #88	@ 0x58
 80038f8:	af02      	add	r7, sp, #8
    // Incrementa base de tempo de 50 kHz para telemetria
    g_tim6_ticks++;
 80038fa:	4b9e      	ldr	r3, [pc, #632]	@ (8003b74 <motion_on_tim6_tick+0x280>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	3301      	adds	r3, #1
 8003900:	4a9c      	ldr	r2, [pc, #624]	@ (8003b74 <motion_on_tim6_tick+0x280>)
 8003902:	6013      	str	r3, [r2, #0]
    if (g_status.state != MOTION_RUNNING || !g_has_active_segment)
 8003904:	4b9c      	ldr	r3, [pc, #624]	@ (8003b78 <motion_on_tim6_tick+0x284>)
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b02      	cmp	r3, #2
 800390c:	f040 82e3 	bne.w	8003ed6 <motion_on_tim6_tick+0x5e2>
 8003910:	4b9a      	ldr	r3, [pc, #616]	@ (8003b7c <motion_on_tim6_tick+0x288>)
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b00      	cmp	r3, #0
 8003918:	f000 82dd 	beq.w	8003ed6 <motion_on_tim6_tick+0x5e2>
        return;

    /* 1) Fecha pulsos altos pendentes (garante largura do STEP) */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800391c:	2300      	movs	r3, #0
 800391e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8003922:	e02e      	b.n	8003982 <motion_on_tim6_tick+0x8e>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8003924:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8003928:	4613      	mov	r3, r2
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	4413      	add	r3, r2
 800392e:	011b      	lsls	r3, r3, #4
 8003930:	4a93      	ldr	r2, [pc, #588]	@ (8003b80 <motion_on_tim6_tick+0x28c>)
 8003932:	4413      	add	r3, r2
 8003934:	607b      	str	r3, [r7, #4]
        if (ax->step_high) {
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	7d1b      	ldrb	r3, [r3, #20]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d012      	beq.n	8003964 <motion_on_tim6_tick+0x70>
            if (--ax->step_high == 0u) {
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	7d1b      	ldrb	r3, [r3, #20]
 8003942:	3b01      	subs	r3, #1
 8003944:	b2da      	uxtb	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	751a      	strb	r2, [r3, #20]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	7d1b      	ldrb	r3, [r3, #20]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d112      	bne.n	8003978 <motion_on_tim6_tick+0x84>
                motion_hw_step_low(axis);
 8003952:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003956:	4618      	mov	r0, r3
 8003958:	f7fe fff2 	bl	8002940 <motion_hw_step_low>
                ax->step_low = MOTION_STEP_LOW_TICKS; /* Para voltar ao comportamento anterior, defina MOTION_STEP_LOW_TICKS=0u */
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	755a      	strb	r2, [r3, #21]
 8003962:	e009      	b.n	8003978 <motion_on_tim6_tick+0x84>
            }
        } else if (ax->step_low) {
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	7d5b      	ldrb	r3, [r3, #21]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d005      	beq.n	8003978 <motion_on_tim6_tick+0x84>
            --ax->step_low;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	7d5b      	ldrb	r3, [r3, #21]
 8003970:	3b01      	subs	r3, #1
 8003972:	b2da      	uxtb	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	755a      	strb	r2, [r3, #21]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003978:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800397c:	3301      	adds	r3, #1
 800397e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8003982:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003986:	2b02      	cmp	r3, #2
 8003988:	d9cc      	bls.n	8003924 <motion_on_tim6_tick+0x30>
        }
    }

    if (g_demo_continuous) {
 800398a:	4b7e      	ldr	r3, [pc, #504]	@ (8003b84 <motion_on_tim6_tick+0x290>)
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 80eb 	beq.w	8003b6c <motion_on_tim6_tick+0x278>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003996:	2300      	movs	r3, #0
 8003998:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800399c:	e0e0      	b.n	8003b60 <motion_on_tim6_tick+0x26c>
            motion_axis_state_t *ax = &g_axis_state[axis];
 800399e:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80039a2:	4613      	mov	r3, r2
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	4413      	add	r3, r2
 80039a8:	011b      	lsls	r3, r3, #4
 80039aa:	4a75      	ldr	r2, [pc, #468]	@ (8003b80 <motion_on_tim6_tick+0x28c>)
 80039ac:	4413      	add	r3, r2
 80039ae:	62bb      	str	r3, [r7, #40]	@ 0x28

            if (ax->emitted_steps >= ax->total_steps) continue;
 80039b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b2:	689a      	ldr	r2, [r3, #8]
 80039b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	f080 80c7 	bcs.w	8003b4c <motion_on_tim6_tick+0x258>

            /* guardas de ENABLE e DIR (atendem setup/hold do TMC5160) */
            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 80039be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039c0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d008      	beq.n	80039da <motion_on_tim6_tick+0xe6>
 80039c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ca:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80039ce:	3b01      	subs	r3, #1
 80039d0:	b2da      	uxtb	r2, r3
 80039d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80039d8:	e0bd      	b.n	8003b56 <motion_on_tim6_tick+0x262>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 80039da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039dc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d008      	beq.n	80039f6 <motion_on_tim6_tick+0x102>
 80039e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80039ea:	3b01      	subs	r3, #1
 80039ec:	b2da      	uxtb	r2, r3
 80039ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 80039f4:	e0af      	b.n	8003b56 <motion_on_tim6_tick+0x262>

            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 80039f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f8:	7d1b      	ldrb	r3, [r3, #20]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	f040 80a8 	bne.w	8003b50 <motion_on_tim6_tick+0x25c>
            if (ax->step_low)  continue; 
 8003a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a02:	7d5b      	ldrb	r3, [r3, #21]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	f040 80a5 	bne.w	8003b54 <motion_on_tim6_tick+0x260>

            /* DDA: acumula fase e emite STEP ao cruzar 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8003a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a0c:	699a      	ldr	r2, [r3, #24]
 8003a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a10:	69db      	ldr	r3, [r3, #28]
 8003a12:	441a      	add	r2, r3
 8003a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a16:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8003a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a20:	f0c0 8099 	bcc.w	8003b56 <motion_on_tim6_tick+0x262>
                ax->dda_accum_q16 -= Q16_1;
 8003a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8003a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a2e:	619a      	str	r2, [r3, #24]

                motion_hw_step_high(axis);
 8003a30:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7fe ff5f 	bl	80028f8 <motion_hw_step_high>
                ax->step_high = MOTION_STEP_HIGH_TICKS;
 8003a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	751a      	strb	r2, [r3, #20]
                ++ax->emitted_steps;
 8003a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	1c5a      	adds	r2, r3, #1
 8003a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a48:	609a      	str	r2, [r3, #8]
                g_csv_stepcount[axis]++;
 8003a4a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003a4e:	4a4e      	ldr	r2, [pc, #312]	@ (8003b88 <motion_on_tim6_tick+0x294>)
 8003a50:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003a54:	3201      	adds	r2, #1
 8003a56:	494c      	ldr	r1, [pc, #304]	@ (8003b88 <motion_on_tim6_tick+0x294>)
 8003a58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (!g_csv_active[axis]) {
 8003a5c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003a60:	4a4a      	ldr	r2, [pc, #296]	@ (8003b8c <motion_on_tim6_tick+0x298>)
 8003a62:	5cd3      	ldrb	r3, [r2, r3]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d118      	bne.n	8003a9c <motion_on_tim6_tick+0x1a8>
                    g_csv_active[axis] = 1u;
 8003a6a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003a6e:	4a47      	ldr	r2, [pc, #284]	@ (8003b8c <motion_on_tim6_tick+0x298>)
 8003a70:	2101      	movs	r1, #1
 8003a72:	54d1      	strb	r1, [r2, r3]
                    g_csv_armed[axis]  = 0u;
 8003a74:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003a78:	4a45      	ldr	r2, [pc, #276]	@ (8003b90 <motion_on_tim6_tick+0x29c>)
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	54d1      	strb	r1, [r2, r3]
                    uint32_t now_t6 = g_tim6_ticks;
 8003a7e:	4b3d      	ldr	r3, [pc, #244]	@ (8003b74 <motion_on_tim6_tick+0x280>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	627b      	str	r3, [r7, #36]	@ 0x24
                    g_csv_t0_t6[axis] = now_t6;
 8003a84:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003a88:	4942      	ldr	r1, [pc, #264]	@ (8003b94 <motion_on_tim6_tick+0x2a0>)
 8003a8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    g_csv_next_t6[axis] = now_t6;
 8003a90:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003a94:	4940      	ldr	r1, [pc, #256]	@ (8003b98 <motion_on_tim6_tick+0x2a4>)
 8003a96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                if (g_csv_active[axis]) {
 8003a9c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003aa0:	4a3a      	ldr	r2, [pc, #232]	@ (8003b8c <motion_on_tim6_tick+0x298>)
 8003aa2:	5cd3      	ldrb	r3, [r2, r3]
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d055      	beq.n	8003b56 <motion_on_tim6_tick+0x262>
                    uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8003aaa:	4b32      	ldr	r3, [pc, #200]	@ (8003b74 <motion_on_tim6_tick+0x280>)
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003ab2:	4938      	ldr	r1, [pc, #224]	@ (8003b94 <motion_on_tim6_tick+0x2a0>)
 8003ab4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	623b      	str	r3, [r7, #32]
#if MOTION_CSV_TIME_IN_TICKS
                    uint32_t t_val = dt_t6;
 8003abc:	6a3b      	ldr	r3, [r7, #32]
 8003abe:	61fb      	str	r3, [r7, #28]
#else
                    uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
#endif
                    int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8003ac0:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003ac4:	4a35      	ldr	r2, [pc, #212]	@ (8003b9c <motion_on_tim6_tick+0x2a8>)
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	4413      	add	r3, r2
 8003aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ace:	4611      	mov	r1, r2
 8003ad0:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003ad4:	4a32      	ldr	r2, [pc, #200]	@ (8003ba0 <motion_on_tim6_tick+0x2ac>)
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	4413      	add	r3, r2
 8003ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	1acb      	subs	r3, r1, r3
 8003ae2:	61bb      	str	r3, [r7, #24]
                    if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 8003ae4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003ae8:	4a27      	ldr	r2, [pc, #156]	@ (8003b88 <motion_on_tim6_tick+0x294>)
 8003aea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d00e      	beq.n	8003b10 <motion_on_tim6_tick+0x21c>
 8003af2:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003af6:	4a24      	ldr	r2, [pc, #144]	@ (8003b88 <motion_on_tim6_tick+0x294>)
 8003af8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003afc:	4b29      	ldr	r3, [pc, #164]	@ (8003ba4 <motion_on_tim6_tick+0x2b0>)
 8003afe:	fba3 1302 	umull	r1, r3, r3, r2
 8003b02:	095b      	lsrs	r3, r3, #5
 8003b04:	2164      	movs	r1, #100	@ 0x64
 8003b06:	fb01 f303 	mul.w	r3, r1, r3
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d122      	bne.n	8003b56 <motion_on_tim6_tick+0x262>
                        uint32_t pm = motion_lock();
 8003b10:	f7fe ffa8 	bl	8002a64 <motion_lock>
 8003b14:	6178      	str	r0, [r7, #20]
                        uint32_t id = ++g_csv_seq[axis];
 8003b16:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8003b1a:	4b23      	ldr	r3, [pc, #140]	@ (8003ba8 <motion_on_tim6_tick+0x2b4>)
 8003b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b20:	3301      	adds	r3, #1
 8003b22:	4921      	ldr	r1, [pc, #132]	@ (8003ba8 <motion_on_tim6_tick+0x2b4>)
 8003b24:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003b28:	613b      	str	r3, [r7, #16]
                        motion_unlock(pm);
 8003b2a:	6978      	ldr	r0, [r7, #20]
 8003b2c:	f7fe ffab 	bl	8002a86 <motion_unlock>
                        motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8003b30:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003b34:	4a14      	ldr	r2, [pc, #80]	@ (8003b88 <motion_on_tim6_tick+0x294>)
 8003b36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b3a:	f897 004e 	ldrb.w	r0, [r7, #78]	@ 0x4e
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	69fa      	ldr	r2, [r7, #28]
 8003b44:	6939      	ldr	r1, [r7, #16]
 8003b46:	f7fe ff75 	bl	8002a34 <motion_csv_print>
 8003b4a:	e004      	b.n	8003b56 <motion_on_tim6_tick+0x262>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8003b4c:	bf00      	nop
 8003b4e:	e002      	b.n	8003b56 <motion_on_tim6_tick+0x262>
            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8003b50:	bf00      	nop
 8003b52:	e000      	b.n	8003b56 <motion_on_tim6_tick+0x262>
            if (ax->step_low)  continue; 
 8003b54:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003b56:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8003b60:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	f67f af1a 	bls.w	800399e <motion_on_tim6_tick+0xaa>
 8003b6a:	e11e      	b.n	8003daa <motion_on_tim6_tick+0x4b6>
            }
        }
    }
    else {
        /* 3) Caminho original (fila): preservado */
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8003b72:	e115      	b.n	8003da0 <motion_on_tim6_tick+0x4ac>
 8003b74:	200000d0 	.word	0x200000d0
 8003b78:	200000d4 	.word	0x200000d4
 8003b7c:	2000016c 	.word	0x2000016c
 8003b80:	200000dc 	.word	0x200000dc
 8003b84:	20002e68 	.word	0x20002e68
 8003b88:	20002e28 	.word	0x20002e28
 8003b8c:	20002e18 	.word	0x20002e18
 8003b90:	20002e40 	.word	0x20002e40
 8003b94:	20002e44 	.word	0x20002e44
 8003b98:	20002e50 	.word	0x20002e50
 8003b9c:	20002d78 	.word	0x20002d78
 8003ba0:	20002da0 	.word	0x20002da0
 8003ba4:	51eb851f 	.word	0x51eb851f
 8003ba8:	20002e5c 	.word	0x20002e5c
            motion_axis_state_t *ax = &g_axis_state[axis];
 8003bac:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	4413      	add	r3, r2
 8003bb6:	011b      	lsls	r3, r3, #4
 8003bb8:	4aa5      	ldr	r2, [pc, #660]	@ (8003e50 <motion_on_tim6_tick+0x55c>)
 8003bba:	4413      	add	r3, r2
 8003bbc:	647b      	str	r3, [r7, #68]	@ 0x44

            if (ax->step_high) continue;
 8003bbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bc0:	7d1b      	ldrb	r3, [r3, #20]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f040 80e2 	bne.w	8003d8c <motion_on_tim6_tick+0x498>
            if (ax->step_low)  continue; 
 8003bc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bca:	7d5b      	ldrb	r3, [r3, #21]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f040 80df 	bne.w	8003d90 <motion_on_tim6_tick+0x49c>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8003bd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	f080 80da 	bcs.w	8003d94 <motion_on_tim6_tick+0x4a0>

            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8003be0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003be2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d008      	beq.n	8003bfc <motion_on_tim6_tick+0x308>
 8003bea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bec:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bf6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8003bfa:	e0cc      	b.n	8003d96 <motion_on_tim6_tick+0x4a2>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8003bfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bfe:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d008      	beq.n	8003c18 <motion_on_tim6_tick+0x324>
 8003c06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c08:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b2da      	uxtb	r2, r3
 8003c10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c12:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8003c16:	e0be      	b.n	8003d96 <motion_on_tim6_tick+0x4a2>

            /* DDA (fila): acumula fase e emite STEP no cruzamento de 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8003c18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c1a:	699a      	ldr	r2, [r3, #24]
 8003c1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c1e:	69db      	ldr	r3, [r3, #28]
 8003c20:	441a      	add	r2, r3
 8003c22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c24:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8003c26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c2e:	f0c0 80b2 	bcc.w	8003d96 <motion_on_tim6_tick+0x4a2>
                ax->dda_accum_q16 -= Q16_1;
 8003c32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8003c3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c3c:	619a      	str	r2, [r3, #24]
                if (ax->emitted_steps < ax->total_steps) {
 8003c3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	f080 80a5 	bcs.w	8003d96 <motion_on_tim6_tick+0x4a2>
                    motion_hw_step_high(axis);
 8003c4c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fe fe51 	bl	80028f8 <motion_hw_step_high>
                    ax->step_high = MOTION_STEP_HIGH_TICKS;
 8003c56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c58:	2201      	movs	r2, #1
 8003c5a:	751a      	strb	r2, [r3, #20]
                    ++ax->emitted_steps;
 8003c5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	1c5a      	adds	r2, r3, #1
 8003c62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c64:	609a      	str	r2, [r3, #8]
                    g_csv_stepcount[axis]++;
 8003c66:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003c6a:	4a7a      	ldr	r2, [pc, #488]	@ (8003e54 <motion_on_tim6_tick+0x560>)
 8003c6c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003c70:	3201      	adds	r2, #1
 8003c72:	4978      	ldr	r1, [pc, #480]	@ (8003e54 <motion_on_tim6_tick+0x560>)
 8003c74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ax->target_steps = ax->emitted_steps;
 8003c78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c7a:	689a      	ldr	r2, [r3, #8]
 8003c7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c7e:	605a      	str	r2, [r3, #4]
                    /* Garanta ativação no primeiro STEP mesmo se o "arming" atrasar */
                    if ((g_csv_armed[axis] || g_csv_stepcount[axis] == 1u) && !g_csv_active[axis]) {
 8003c80:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003c84:	4a74      	ldr	r2, [pc, #464]	@ (8003e58 <motion_on_tim6_tick+0x564>)
 8003c86:	5cd3      	ldrb	r3, [r2, r3]
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d106      	bne.n	8003c9c <motion_on_tim6_tick+0x3a8>
 8003c8e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003c92:	4a70      	ldr	r2, [pc, #448]	@ (8003e54 <motion_on_tim6_tick+0x560>)
 8003c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d11f      	bne.n	8003cdc <motion_on_tim6_tick+0x3e8>
 8003c9c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003ca0:	4a6e      	ldr	r2, [pc, #440]	@ (8003e5c <motion_on_tim6_tick+0x568>)
 8003ca2:	5cd3      	ldrb	r3, [r2, r3]
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d118      	bne.n	8003cdc <motion_on_tim6_tick+0x3e8>
                        g_csv_active[axis] = 1u;
 8003caa:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003cae:	4a6b      	ldr	r2, [pc, #428]	@ (8003e5c <motion_on_tim6_tick+0x568>)
 8003cb0:	2101      	movs	r1, #1
 8003cb2:	54d1      	strb	r1, [r2, r3]
                        g_csv_armed[axis]  = 0u;
 8003cb4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003cb8:	4a67      	ldr	r2, [pc, #412]	@ (8003e58 <motion_on_tim6_tick+0x564>)
 8003cba:	2100      	movs	r1, #0
 8003cbc:	54d1      	strb	r1, [r2, r3]
                        uint32_t now_t6 = g_tim6_ticks;
 8003cbe:	4b68      	ldr	r3, [pc, #416]	@ (8003e60 <motion_on_tim6_tick+0x56c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	643b      	str	r3, [r7, #64]	@ 0x40
                        g_csv_t0_t6[axis] = now_t6;
 8003cc4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003cc8:	4966      	ldr	r1, [pc, #408]	@ (8003e64 <motion_on_tim6_tick+0x570>)
 8003cca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ccc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        g_csv_next_t6[axis] = now_t6;
 8003cd0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003cd4:	4964      	ldr	r1, [pc, #400]	@ (8003e68 <motion_on_tim6_tick+0x574>)
 8003cd6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003cd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                    if (g_csv_active[axis]) {
 8003cdc:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003ce0:	4a5e      	ldr	r2, [pc, #376]	@ (8003e5c <motion_on_tim6_tick+0x568>)
 8003ce2:	5cd3      	ldrb	r3, [r2, r3]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d055      	beq.n	8003d96 <motion_on_tim6_tick+0x4a2>
                        uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8003cea:	4b5d      	ldr	r3, [pc, #372]	@ (8003e60 <motion_on_tim6_tick+0x56c>)
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003cf2:	495c      	ldr	r1, [pc, #368]	@ (8003e64 <motion_on_tim6_tick+0x570>)
 8003cf4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if MOTION_CSV_TIME_IN_TICKS
                        uint32_t t_val = dt_t6;
 8003cfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
#else
                        uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
#endif
                        int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8003d00:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003d04:	4a59      	ldr	r2, [pc, #356]	@ (8003e6c <motion_on_tim6_tick+0x578>)
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	4413      	add	r3, r2
 8003d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d0e:	4611      	mov	r1, r2
 8003d10:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003d14:	4a56      	ldr	r2, [pc, #344]	@ (8003e70 <motion_on_tim6_tick+0x57c>)
 8003d16:	00db      	lsls	r3, r3, #3
 8003d18:	4413      	add	r3, r2
 8003d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	1acb      	subs	r3, r1, r3
 8003d22:	637b      	str	r3, [r7, #52]	@ 0x34
                        if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 8003d24:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003d28:	4a4a      	ldr	r2, [pc, #296]	@ (8003e54 <motion_on_tim6_tick+0x560>)
 8003d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d00e      	beq.n	8003d50 <motion_on_tim6_tick+0x45c>
 8003d32:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003d36:	4a47      	ldr	r2, [pc, #284]	@ (8003e54 <motion_on_tim6_tick+0x560>)
 8003d38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003d3c:	4b4d      	ldr	r3, [pc, #308]	@ (8003e74 <motion_on_tim6_tick+0x580>)
 8003d3e:	fba3 1302 	umull	r1, r3, r3, r2
 8003d42:	095b      	lsrs	r3, r3, #5
 8003d44:	2164      	movs	r1, #100	@ 0x64
 8003d46:	fb01 f303 	mul.w	r3, r1, r3
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d122      	bne.n	8003d96 <motion_on_tim6_tick+0x4a2>
                            uint32_t pm = motion_lock();
 8003d50:	f7fe fe88 	bl	8002a64 <motion_lock>
 8003d54:	6338      	str	r0, [r7, #48]	@ 0x30
                            uint32_t id = ++g_csv_seq[axis];
 8003d56:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8003d5a:	4b47      	ldr	r3, [pc, #284]	@ (8003e78 <motion_on_tim6_tick+0x584>)
 8003d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d60:	3301      	adds	r3, #1
 8003d62:	4945      	ldr	r1, [pc, #276]	@ (8003e78 <motion_on_tim6_tick+0x584>)
 8003d64:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            motion_unlock(pm);
 8003d6a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d6c:	f7fe fe8b 	bl	8002a86 <motion_unlock>
                            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8003d70:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003d74:	4a37      	ldr	r2, [pc, #220]	@ (8003e54 <motion_on_tim6_tick+0x560>)
 8003d76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d7a:	f897 004d 	ldrb.w	r0, [r7, #77]	@ 0x4d
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003d84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d86:	f7fe fe55 	bl	8002a34 <motion_csv_print>
 8003d8a:	e004      	b.n	8003d96 <motion_on_tim6_tick+0x4a2>
            if (ax->step_high) continue;
 8003d8c:	bf00      	nop
 8003d8e:	e002      	b.n	8003d96 <motion_on_tim6_tick+0x4a2>
            if (ax->step_low)  continue; 
 8003d90:	bf00      	nop
 8003d92:	e000      	b.n	8003d96 <motion_on_tim6_tick+0x4a2>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8003d94:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003d96:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8003da0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	f67f af01 	bls.w	8003bac <motion_on_tim6_tick+0x2b8>
            } while ((int32_t)(now_t6 - g_csv_next_prod_t6) >= 0);
        }
    }
#endif

    uint32_t primask = motion_lock();
 8003daa:	f7fe fe5b 	bl	8002a64 <motion_lock>
 8003dae:	60f8      	str	r0, [r7, #12]
    if (g_has_active_segment) {
 8003db0:	4b32      	ldr	r3, [pc, #200]	@ (8003e7c <motion_on_tim6_tick+0x588>)
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f000 8089 	beq.w	8003ece <motion_on_tim6_tick+0x5da>
        uint8_t confirm = 1u;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8003dc8:	e01b      	b.n	8003e02 <motion_on_tim6_tick+0x50e>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 8003dca:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8003dce:	4613      	mov	r3, r2
 8003dd0:	005b      	lsls	r3, r3, #1
 8003dd2:	4413      	add	r3, r2
 8003dd4:	011b      	lsls	r3, r3, #4
 8003dd6:	4a1e      	ldr	r2, [pc, #120]	@ (8003e50 <motion_on_tim6_tick+0x55c>)
 8003dd8:	4413      	add	r3, r2
 8003dda:	60bb      	str	r3, [r7, #8]
            if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	689a      	ldr	r2, [r3, #8]
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d303      	bcc.n	8003df0 <motion_on_tim6_tick+0x4fc>
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	7d1b      	ldrb	r3, [r3, #20]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d003      	beq.n	8003df8 <motion_on_tim6_tick+0x504>
                confirm = 0u; break;
 8003df0:	2300      	movs	r3, #0
 8003df2:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 8003df6:	e008      	b.n	8003e0a <motion_on_tim6_tick+0x516>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003df8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8003e02:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d9df      	bls.n	8003dca <motion_on_tim6_tick+0x4d6>
            }
        }
        if (confirm) {
 8003e0a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d05d      	beq.n	8003ece <motion_on_tim6_tick+0x5da>
            if (motion_try_start_next_locked()) {
 8003e12:	f7ff faab 	bl	800336c <motion_try_start_next_locked>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d006      	beq.n	8003e2a <motion_on_tim6_tick+0x536>
                g_status.state = MOTION_RUNNING;
 8003e1c:	4b18      	ldr	r3, [pc, #96]	@ (8003e80 <motion_on_tim6_tick+0x58c>)
 8003e1e:	2202      	movs	r2, #2
 8003e20:	701a      	strb	r2, [r3, #0]
#if MOTION_DEBUG_FLOW
                printf("[FLOW next_segment started]\r\n");
 8003e22:	4818      	ldr	r0, [pc, #96]	@ (8003e84 <motion_on_tim6_tick+0x590>)
 8003e24:	f00b fcea 	bl	800f7fc <puts>
 8003e28:	e04f      	b.n	8003eca <motion_on_tim6_tick+0x5d6>
#endif
            } else {
                g_has_active_segment = 0u;
 8003e2a:	4b14      	ldr	r3, [pc, #80]	@ (8003e7c <motion_on_tim6_tick+0x588>)
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	701a      	strb	r2, [r3, #0]
                motion_stop_all_axes_locked();
 8003e30:	f7ff f8c8 	bl	8002fc4 <motion_stop_all_axes_locked>
                g_status.state = MOTION_DONE;
 8003e34:	4b12      	ldr	r3, [pc, #72]	@ (8003e80 <motion_on_tim6_tick+0x58c>)
 8003e36:	2205      	movs	r2, #5
 8003e38:	701a      	strb	r2, [r3, #0]
                motion_send_move_end_response(g_active_frame_id, 0u /* natural_done */);
 8003e3a:	4b13      	ldr	r3, [pc, #76]	@ (8003e88 <motion_on_tim6_tick+0x594>)
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	2100      	movs	r1, #0
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff fc17 	bl	8003674 <motion_send_move_end_response>
                // Fim do movimento: encerrar sessão CSV e zerar contadores
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003e46:	2300      	movs	r3, #0
 8003e48:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8003e4c:	e039      	b.n	8003ec2 <motion_on_tim6_tick+0x5ce>
 8003e4e:	bf00      	nop
 8003e50:	200000dc 	.word	0x200000dc
 8003e54:	20002e28 	.word	0x20002e28
 8003e58:	20002e40 	.word	0x20002e40
 8003e5c:	20002e18 	.word	0x20002e18
 8003e60:	200000d0 	.word	0x200000d0
 8003e64:	20002e44 	.word	0x20002e44
 8003e68:	20002e50 	.word	0x20002e50
 8003e6c:	20002d78 	.word	0x20002d78
 8003e70:	20002da0 	.word	0x20002da0
 8003e74:	51eb851f 	.word	0x51eb851f
 8003e78:	20002e5c 	.word	0x20002e5c
 8003e7c:	2000016c 	.word	0x2000016c
 8003e80:	200000d4 	.word	0x200000d4
 8003e84:	08010bc0 	.word	0x08010bc0
 8003e88:	20002d74 	.word	0x20002d74
            g_csv_active[a] = 0u;
 8003e8c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8003e90:	4a13      	ldr	r2, [pc, #76]	@ (8003ee0 <motion_on_tim6_tick+0x5ec>)
 8003e92:	2100      	movs	r1, #0
 8003e94:	54d1      	strb	r1, [r2, r3]
            g_csv_armed[a]  = 0u;
 8003e96:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8003e9a:	4a12      	ldr	r2, [pc, #72]	@ (8003ee4 <motion_on_tim6_tick+0x5f0>)
 8003e9c:	2100      	movs	r1, #0
 8003e9e:	54d1      	strb	r1, [r2, r3]
            g_csv_stepcount[a] = 0u;
 8003ea0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8003ea4:	4a10      	ldr	r2, [pc, #64]	@ (8003ee8 <motion_on_tim6_tick+0x5f4>)
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;
 8003eac:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8003eb0:	4a0e      	ldr	r2, [pc, #56]	@ (8003eec <motion_on_tim6_tick+0x5f8>)
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003eb8:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8003ec2:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d9e0      	bls.n	8003e8c <motion_on_tim6_tick+0x598>
        }
            }
            motion_refresh_status_locked();
 8003eca:	f7fe fed5 	bl	8002c78 <motion_refresh_status_locked>
        }
    }
    motion_unlock(primask);
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f7fe fdd9 	bl	8002a86 <motion_unlock>
 8003ed4:	e000      	b.n	8003ed8 <motion_on_tim6_tick+0x5e4>
        return;
 8003ed6:	bf00      	nop
}
 8003ed8:	3750      	adds	r7, #80	@ 0x50
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	20002e18 	.word	0x20002e18
 8003ee4:	20002e40 	.word	0x20002e40
 8003ee8:	20002e28 	.word	0x20002e28
 8003eec:	20002e5c 	.word	0x20002e5c

08003ef0 <motion_on_tim7_tick>:
 *  - Atualiza encoders
 *  - DEMO: rampa e dda_inc
 *  - Fila: sua original de target_steps
 * ======================= */
void motion_on_tim7_tick(void)
{
 8003ef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ef4:	b0bc      	sub	sp, #240	@ 0xf0
 8003ef6:	af02      	add	r7, sp, #8
    motion_update_encoders();
 8003ef8:	f7ff fa60 	bl	80033bc <motion_update_encoders>

#if (MOTION_CSV_SAMPLE_MS + 0u) > 0u && !MOTION_CSV_PRODUCE_IN_TIM6
    // Emite CSV (axis,time,rel,steps) periodicamente usando base de tempo do TIM6
    uint32_t now_t6 = g_tim6_ticks;
 8003efc:	4bb2      	ldr	r3, [pc, #712]	@ (80041c8 <motion_on_tim7_tick+0x2d8>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003f04:	2300      	movs	r3, #0
 8003f06:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
 8003f0a:	e069      	b.n	8003fe0 <motion_on_tim7_tick+0xf0>
        if (!g_csv_active[axis]) continue;
 8003f0c:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 8003f10:	4bae      	ldr	r3, [pc, #696]	@ (80041cc <motion_on_tim7_tick+0x2dc>)
 8003f12:	5c9b      	ldrb	r3, [r3, r2]
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d05c      	beq.n	8003fd4 <motion_on_tim7_tick+0xe4>
        if ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0) {
 8003f1a:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 8003f1e:	4bac      	ldr	r3, [pc, #688]	@ (80041d0 <motion_on_tim7_tick+0x2e0>)
 8003f20:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003f24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f28:	1a9b      	subs	r3, r3, r2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	db53      	blt.n	8003fd6 <motion_on_tim7_tick+0xe6>
            int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8003f2e:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8003f32:	4aa8      	ldr	r2, [pc, #672]	@ (80041d4 <motion_on_tim7_tick+0x2e4>)
 8003f34:	00db      	lsls	r3, r3, #3
 8003f36:	4413      	add	r3, r2
 8003f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f3c:	4611      	mov	r1, r2
 8003f3e:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8003f42:	4aa5      	ldr	r2, [pc, #660]	@ (80041d8 <motion_on_tim7_tick+0x2e8>)
 8003f44:	00db      	lsls	r3, r3, #3
 8003f46:	4413      	add	r3, r2
 8003f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	1acb      	subs	r3, r1, r3
 8003f50:	65fb      	str	r3, [r7, #92]	@ 0x5c
            uint32_t dt_t6 = now_t6 - g_csv_t0_t6[axis];
 8003f52:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 8003f56:	4ba1      	ldr	r3, [pc, #644]	@ (80041dc <motion_on_tim7_tick+0x2ec>)
 8003f58:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003f5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f60:	1a9b      	subs	r3, r3, r2
 8003f62:	65bb      	str	r3, [r7, #88]	@ 0x58
#if MOTION_CSV_TIME_IN_TICKS
            uint32_t t_val = dt_t6;
 8003f64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f66:	657b      	str	r3, [r7, #84]	@ 0x54
#else
            uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
#endif
            uint32_t pm = motion_lock();
 8003f68:	f7fe fd7c 	bl	8002a64 <motion_lock>
 8003f6c:	6538      	str	r0, [r7, #80]	@ 0x50
            uint32_t id = ++g_csv_seq[axis];
 8003f6e:	f897 10e7 	ldrb.w	r1, [r7, #231]	@ 0xe7
 8003f72:	4b9b      	ldr	r3, [pc, #620]	@ (80041e0 <motion_on_tim7_tick+0x2f0>)
 8003f74:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003f78:	1c5a      	adds	r2, r3, #1
 8003f7a:	4b99      	ldr	r3, [pc, #612]	@ (80041e0 <motion_on_tim7_tick+0x2f0>)
 8003f7c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8003f80:	64fa      	str	r2, [r7, #76]	@ 0x4c
            motion_unlock(pm);
 8003f82:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8003f84:	f7fe fd7f 	bl	8002a86 <motion_unlock>
            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8003f88:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 8003f8c:	4b95      	ldr	r3, [pc, #596]	@ (80041e4 <motion_on_tim7_tick+0x2f4>)
 8003f8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f92:	f897 00e7 	ldrb.w	r0, [r7, #231]	@ 0xe7
 8003f96:	9300      	str	r3, [sp, #0]
 8003f98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f9a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003f9c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003f9e:	f7fe fd49 	bl	8002a34 <motion_csv_print>
            uint32_t inc_ticks = ((uint32_t)MOTION_CSV_SAMPLE_MS) * (uint32_t)T6_TICKS_PER_MS;
 8003fa2:	2332      	movs	r3, #50	@ 0x32
 8003fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
            do { g_csv_next_t6[axis] += inc_ticks; } while ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0);
 8003fa6:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 8003faa:	4b89      	ldr	r3, [pc, #548]	@ (80041d0 <motion_on_tim7_tick+0x2e0>)
 8003fac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003fb0:	f897 10e7 	ldrb.w	r1, [r7, #231]	@ 0xe7
 8003fb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fb6:	441a      	add	r2, r3
 8003fb8:	4b85      	ldr	r3, [pc, #532]	@ (80041d0 <motion_on_tim7_tick+0x2e0>)
 8003fba:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8003fbe:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 8003fc2:	4b83      	ldr	r3, [pc, #524]	@ (80041d0 <motion_on_tim7_tick+0x2e0>)
 8003fc4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003fc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003fcc:	1a9b      	subs	r3, r3, r2
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	dae9      	bge.n	8003fa6 <motion_on_tim7_tick+0xb6>
 8003fd2:	e000      	b.n	8003fd6 <motion_on_tim7_tick+0xe6>
        if (!g_csv_active[axis]) continue;
 8003fd4:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003fd6:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8003fda:	3301      	adds	r3, #1
 8003fdc:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
 8003fe0:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d991      	bls.n	8003f0c <motion_on_tim7_tick+0x1c>
        }
    }
#endif

    // Atualiza sombras 32-bit para SWV/Data Trace (4 bytes por amostra)
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f887 30e6 	strb.w	r3, [r7, #230]	@ 0xe6
 8003fee:	e027      	b.n	8004040 <motion_on_tim7_tick+0x150>
        g_enc_abs32[axis] = (int32_t)g_encoder_position[axis];
 8003ff0:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 8003ff4:	4a77      	ldr	r2, [pc, #476]	@ (80041d4 <motion_on_tim7_tick+0x2e4>)
 8003ff6:	00db      	lsls	r3, r3, #3
 8003ff8:	4413      	add	r3, r2
 8003ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ffe:	f897 10e6 	ldrb.w	r1, [r7, #230]	@ 0xe6
 8004002:	4b79      	ldr	r3, [pc, #484]	@ (80041e8 <motion_on_tim7_tick+0x2f8>)
 8004004:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        g_enc_rel32[axis] = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004008:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 800400c:	4a71      	ldr	r2, [pc, #452]	@ (80041d4 <motion_on_tim7_tick+0x2e4>)
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	4413      	add	r3, r2
 8004012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004016:	4611      	mov	r1, r2
 8004018:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 800401c:	4a6e      	ldr	r2, [pc, #440]	@ (80041d8 <motion_on_tim7_tick+0x2e8>)
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	4413      	add	r3, r2
 8004022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004026:	4613      	mov	r3, r2
 8004028:	1acb      	subs	r3, r1, r3
 800402a:	f897 20e6 	ldrb.w	r2, [r7, #230]	@ 0xe6
 800402e:	4619      	mov	r1, r3
 8004030:	4b6e      	ldr	r3, [pc, #440]	@ (80041ec <motion_on_tim7_tick+0x2fc>)
 8004032:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004036:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 800403a:	3301      	adds	r3, #1
 800403c:	f887 30e6 	strb.w	r3, [r7, #230]	@ 0xe6
 8004040:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 8004044:	2b02      	cmp	r3, #2
 8004046:	d9d3      	bls.n	8003ff0 <motion_on_tim7_tick+0x100>
    }

    /* DEMO: aplica rampa e calcula incremento do DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && g_demo_continuous) {
 8004048:	4b69      	ldr	r3, [pc, #420]	@ (80041f0 <motion_on_tim7_tick+0x300>)
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	b2db      	uxtb	r3, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	f040 80e3 	bne.w	800421a <motion_on_tim7_tick+0x32a>
 8004054:	4b67      	ldr	r3, [pc, #412]	@ (80041f4 <motion_on_tim7_tick+0x304>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	f000 80dd 	beq.w	800421a <motion_on_tim7_tick+0x32a>
 8004060:	4b65      	ldr	r3, [pc, #404]	@ (80041f8 <motion_on_tim7_tick+0x308>)
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	f000 80d7 	beq.w	800421a <motion_on_tim7_tick+0x32a>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800406c:	2300      	movs	r3, #0
 800406e:	f887 30e5 	strb.w	r3, [r7, #229]	@ 0xe5
 8004072:	e0cd      	b.n	8004210 <motion_on_tim7_tick+0x320>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004074:	f897 20e5 	ldrb.w	r2, [r7, #229]	@ 0xe5
 8004078:	4613      	mov	r3, r2
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	4413      	add	r3, r2
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	4a5e      	ldr	r2, [pc, #376]	@ (80041fc <motion_on_tim7_tick+0x30c>)
 8004082:	4413      	add	r3, r2
 8004084:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004088:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800408c:	689a      	ldr	r2, [r3, #8]
 800408e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	429a      	cmp	r2, r3
 8004096:	f080 80b5 	bcs.w	8004204 <motion_on_tim7_tick+0x314>

            /* Aceleração integrada: acumula a/1000 e aplica passos discretos em v */
            g_v_accum[axis] += ax->accel_sps2; /* steps/s^2 * 1ms */
 800409a:	f897 20e5 	ldrb.w	r2, [r7, #229]	@ 0xe5
 800409e:	4b58      	ldr	r3, [pc, #352]	@ (8004200 <motion_on_tim7_tick+0x310>)
 80040a0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80040a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80040a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040aa:	f897 10e5 	ldrb.w	r1, [r7, #229]	@ 0xe5
 80040ae:	441a      	add	r2, r3
 80040b0:	4b53      	ldr	r3, [pc, #332]	@ (8004200 <motion_on_tim7_tick+0x310>)
 80040b2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 80040b6:	2300      	movs	r3, #0
 80040b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 80040bc:	e010      	b.n	80040e0 <motion_on_tim7_tick+0x1f0>
 80040be:	f897 20e5 	ldrb.w	r2, [r7, #229]	@ 0xe5
 80040c2:	4b4f      	ldr	r3, [pc, #316]	@ (8004200 <motion_on_tim7_tick+0x310>)
 80040c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040c8:	f897 10e5 	ldrb.w	r1, [r7, #229]	@ 0xe5
 80040cc:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 80040d0:	4b4b      	ldr	r3, [pc, #300]	@ (8004200 <motion_on_tim7_tick+0x310>)
 80040d2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80040d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040da:	3301      	adds	r3, #1
 80040dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80040e0:	f897 20e5 	ldrb.w	r2, [r7, #229]	@ 0xe5
 80040e4:	4b46      	ldr	r3, [pc, #280]	@ (8004200 <motion_on_tim7_tick+0x310>)
 80040e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80040ee:	d2e6      	bcs.n	80040be <motion_on_tim7_tick+0x1ce>
            while (steps_avail--) {
 80040f0:	e03f      	b.n	8004172 <motion_on_tim7_tick+0x282>
                if (ax->v_actual_sps < ax->v_target_sps) {
 80040f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80040f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80040f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d215      	bcs.n	800412e <motion_on_tim7_tick+0x23e>
                    ax->v_actual_sps++;
 8004102:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004108:	1c5a      	adds	r2, r3, #1
 800410a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800410e:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 8004110:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004114:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004116:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800411a:	6a1b      	ldr	r3, [r3, #32]
 800411c:	429a      	cmp	r2, r3
 800411e:	d928      	bls.n	8004172 <motion_on_tim7_tick+0x282>
 8004120:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004124:	6a1a      	ldr	r2, [r3, #32]
 8004126:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800412a:	625a      	str	r2, [r3, #36]	@ 0x24
 800412c:	e021      	b.n	8004172 <motion_on_tim7_tick+0x282>
                } else if (ax->v_actual_sps > ax->v_target_sps) {
 800412e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004132:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004134:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	429a      	cmp	r2, r3
 800413c:	d919      	bls.n	8004172 <motion_on_tim7_tick+0x282>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 800413e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004144:	2b00      	cmp	r3, #0
 8004146:	d006      	beq.n	8004156 <motion_on_tim7_tick+0x266>
 8004148:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800414c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414e:	1e5a      	subs	r2, r3, #1
 8004150:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004154:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 8004156:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800415a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800415c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	429a      	cmp	r2, r3
 8004164:	d205      	bcs.n	8004172 <motion_on_tim7_tick+0x282>
 8004166:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800416a:	6a1a      	ldr	r2, [r3, #32]
 800416c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004170:	625a      	str	r2, [r3, #36]	@ 0x24
            while (steps_avail--) {
 8004172:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004176:	1e53      	subs	r3, r2, #1
 8004178:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800417c:	2a00      	cmp	r2, #0
 800417e:	d1b8      	bne.n	80040f2 <motion_on_tim7_tick+0x202>
                }
            }
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 8004180:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004184:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004186:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800418a:	429a      	cmp	r2, r3
 800418c:	d904      	bls.n	8004198 <motion_on_tim7_tick+0x2a8>
 800418e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004192:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004196:	6253      	str	r3, [r2, #36]	@ 0x24
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8004198:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800419c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419e:	2200      	movs	r2, #0
 80041a0:	461c      	mov	r4, r3
 80041a2:	4615      	mov	r5, r2
 80041a4:	0c23      	lsrs	r3, r4, #16
 80041a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041a8:	0423      	lsls	r3, r4, #16
 80041aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80041ac:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80041b0:	f04f 0300 	mov.w	r3, #0
 80041b4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80041b8:	f7fc f8aa 	bl	8000310 <__aeabi_uldivmod>
 80041bc:	4602      	mov	r2, r0
 80041be:	460b      	mov	r3, r1
 80041c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041c4:	61da      	str	r2, [r3, #28]
 80041c6:	e01e      	b.n	8004206 <motion_on_tim7_tick+0x316>
 80041c8:	200000d0 	.word	0x200000d0
 80041cc:	20002e18 	.word	0x20002e18
 80041d0:	20002e50 	.word	0x20002e50
 80041d4:	20002d78 	.word	0x20002d78
 80041d8:	20002da0 	.word	0x20002da0
 80041dc:	20002e44 	.word	0x20002e44
 80041e0:	20002e5c 	.word	0x20002e5c
 80041e4:	20002e28 	.word	0x20002e28
 80041e8:	20002e00 	.word	0x20002e00
 80041ec:	20002e0c 	.word	0x20002e0c
 80041f0:	200000d4 	.word	0x200000d4
 80041f4:	2000016c 	.word	0x2000016c
 80041f8:	20002e68 	.word	0x20002e68
 80041fc:	200000dc 	.word	0x200000dc
 8004200:	20002ddc 	.word	0x20002ddc
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004204:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004206:	f897 30e5 	ldrb.w	r3, [r7, #229]	@ 0xe5
 800420a:	3301      	adds	r3, #1
 800420c:	f887 30e5 	strb.w	r3, [r7, #229]	@ 0xe5
 8004210:	f897 30e5 	ldrb.w	r3, [r7, #229]	@ 0xe5
 8004214:	2b02      	cmp	r3, #2
 8004216:	f67f af2d 	bls.w	8004074 <motion_on_tim7_tick+0x184>
        }
    }
    /* Caminho da fila: rampa trapezoidal (acelera/cruza/desacelera) e define incremento DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && !g_demo_continuous) {
 800421a:	4bc2      	ldr	r3, [pc, #776]	@ (8004524 <motion_on_tim7_tick+0x634>)
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	b2db      	uxtb	r3, r3
 8004220:	2b02      	cmp	r3, #2
 8004222:	f040 82a2 	bne.w	800476a <motion_on_tim7_tick+0x87a>
 8004226:	4bc0      	ldr	r3, [pc, #768]	@ (8004528 <motion_on_tim7_tick+0x638>)
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	b2db      	uxtb	r3, r3
 800422c:	2b00      	cmp	r3, #0
 800422e:	f000 829c 	beq.w	800476a <motion_on_tim7_tick+0x87a>
 8004232:	4bbe      	ldr	r3, [pc, #760]	@ (800452c <motion_on_tim7_tick+0x63c>)
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	b2db      	uxtb	r3, r3
 8004238:	2b00      	cmp	r3, #0
 800423a:	f040 8296 	bne.w	800476a <motion_on_tim7_tick+0x87a>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800423e:	2300      	movs	r3, #0
 8004240:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8004244:	e28c      	b.n	8004760 <motion_on_tim7_tick+0x870>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004246:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 800424a:	4613      	mov	r3, r2
 800424c:	005b      	lsls	r3, r3, #1
 800424e:	4413      	add	r3, r2
 8004250:	011b      	lsls	r3, r3, #4
 8004252:	4ab7      	ldr	r2, [pc, #732]	@ (8004530 <motion_on_tim7_tick+0x640>)
 8004254:	4413      	add	r3, r2
 8004256:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            /* Mesmo que o segmento ativo para este eixo tenha zerado, podemos ter
               passos remanescentes na fila — mantemos a rampa global da lista. */

            uint32_t v_cmd_sps = ((uint32_t)ax->velocity_per_tick) * 1000u; /* alvo/cruzeiro */
 800425a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800425e:	899b      	ldrh	r3, [r3, #12]
 8004260:	461a      	mov	r2, r3
 8004262:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004266:	fb02 f303 	mul.w	r3, r2, r3
 800426a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
            /* PI de posição: ajusta v_cmd_sps com base no erro posicional */
#if MOTION_PI_ENABLE
            if ((ax->kp | ax->ki | ax->kd) != 0u) {
 800426e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004272:	89da      	ldrh	r2, [r3, #14]
 8004274:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004278:	8a1b      	ldrh	r3, [r3, #16]
 800427a:	4313      	orrs	r3, r2
 800427c:	b29a      	uxth	r2, r3
 800427e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004282:	8a5b      	ldrh	r3, [r3, #18]
 8004284:	4313      	orrs	r3, r2
 8004286:	b29b      	uxth	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 8142 	beq.w	8004512 <motion_on_tim7_tick+0x622>
                /* desired (em passos DDA) vs actual convertido de contagens do encoder para passos DDA */
                int32_t desired = (int32_t)ax->target_steps;
 800428e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8004298:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 800429c:	4aa5      	ldr	r2, [pc, #660]	@ (8004534 <motion_on_tim7_tick+0x644>)
 800429e:	00db      	lsls	r3, r3, #3
 80042a0:	4413      	add	r3, r2
 80042a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80042a6:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 80042aa:	4aa3      	ldr	r2, [pc, #652]	@ (8004538 <motion_on_tim7_tick+0x648>)
 80042ac:	00db      	lsls	r3, r3, #3
 80042ae:	4413      	add	r3, r2
 80042b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b4:	1a84      	subs	r4, r0, r2
 80042b6:	60bc      	str	r4, [r7, #8]
 80042b8:	eb61 0303 	sbc.w	r3, r1, r3
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80042c2:	e9c7 3426 	strd	r3, r4, [r7, #152]	@ 0x98
                /* actual_steps ≈ enc_rel * (DDA_STEPS_PER_REV / ENC_COUNTS_PER_REV) */
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev();
 80042c6:	f7fe fba3 	bl	8002a10 <dda_steps_per_rev>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2200      	movs	r2, #0
 80042ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80042d0:	637a      	str	r2, [r7, #52]	@ 0x34
 80042d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80042da:	4622      	mov	r2, r4
 80042dc:	fb02 f203 	mul.w	r2, r2, r3
 80042e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042e4:	4629      	mov	r1, r5
 80042e6:	fb01 f303 	mul.w	r3, r1, r3
 80042ea:	441a      	add	r2, r3
 80042ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042f0:	4621      	mov	r1, r4
 80042f2:	fba3 8901 	umull	r8, r9, r3, r1
 80042f6:	eb02 0309 	add.w	r3, r2, r9
 80042fa:	4699      	mov	r9, r3
 80042fc:	e9c7 8924 	strd	r8, r9, [r7, #144]	@ 0x90
 8004300:	e9c7 8924 	strd	r8, r9, [r7, #144]	@ 0x90
                int32_t actual = 0;
 8004304:	2300      	movs	r3, #0
 8004306:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 800430a:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 800430e:	4b8b      	ldr	r3, [pc, #556]	@ (800453c <motion_on_tim7_tick+0x64c>)
 8004310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d030      	beq.n	800437a <motion_on_tim7_tick+0x48a>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 8004318:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 800431c:	4b87      	ldr	r3, [pc, #540]	@ (800453c <motion_on_tim7_tick+0x64c>)
 800431e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004322:	2200      	movs	r2, #0
 8004324:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004326:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004328:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800432c:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8004330:	f7fb ff9e 	bl	8000270 <__aeabi_ldivmod>
 8004334:	4602      	mov	r2, r0
 8004336:	460b      	mov	r3, r1
 8004338:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 800433c:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 8004340:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004344:	f173 0300 	sbcs.w	r3, r3, #0
 8004348:	db06      	blt.n	8004358 <motion_on_tim7_tick+0x468>
 800434a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800434e:	f04f 0300 	mov.w	r3, #0
 8004352:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
 8004356:	e00c      	b.n	8004372 <motion_on_tim7_tick+0x482>
 8004358:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 800435c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004360:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8004364:	da05      	bge.n	8004372 <motion_on_tim7_tick+0x482>
 8004366:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800436a:	f04f 33ff 	mov.w	r3, #4294967295
 800436e:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
                    actual = (int32_t)q;
 8004372:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004376:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                }
                int32_t err = desired - actual;
 800437a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800437e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                /* Deadband simples */
                if (err > -((int32_t)MOTION_PI_DEADBAND_STEPS) && err < (int32_t)MOTION_PI_DEADBAND_STEPS) {
 8004388:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800438c:	f113 0f09 	cmn.w	r3, #9
 8004390:	db06      	blt.n	80043a0 <motion_on_tim7_tick+0x4b0>
 8004392:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004396:	2b09      	cmp	r3, #9
 8004398:	dc02      	bgt.n	80043a0 <motion_on_tim7_tick+0x4b0>
                    err = 0;
 800439a:	2300      	movs	r3, #0
 800439c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                }
                /* Integral com anti-windup (em unidades de passos) */
                int32_t iacc = g_pi_i_accum[axis] + err;
 80043a0:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 80043a4:	4b66      	ldr	r3, [pc, #408]	@ (8004540 <motion_on_tim7_tick+0x650>)
 80043a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80043aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80043ae:	4413      	add	r3, r2
 80043b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
                if (iacc > MOTION_PI_I_CLAMP) iacc = MOTION_PI_I_CLAMP;
 80043b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80043b8:	4b62      	ldr	r3, [pc, #392]	@ (8004544 <motion_on_tim7_tick+0x654>)
 80043ba:	429a      	cmp	r2, r3
 80043bc:	dd03      	ble.n	80043c6 <motion_on_tim7_tick+0x4d6>
 80043be:	4b61      	ldr	r3, [pc, #388]	@ (8004544 <motion_on_tim7_tick+0x654>)
 80043c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80043c4:	e007      	b.n	80043d6 <motion_on_tim7_tick+0x4e6>
                else if (iacc < -MOTION_PI_I_CLAMP) iacc = -MOTION_PI_I_CLAMP;
 80043c6:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80043ca:	4b5f      	ldr	r3, [pc, #380]	@ (8004548 <motion_on_tim7_tick+0x658>)
 80043cc:	429a      	cmp	r2, r3
 80043ce:	da02      	bge.n	80043d6 <motion_on_tim7_tick+0x4e6>
 80043d0:	4b5d      	ldr	r3, [pc, #372]	@ (8004548 <motion_on_tim7_tick+0x658>)
 80043d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
                int32_t draw = err - g_pi_prev_err[axis];
 80043d6:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 80043da:	4b5c      	ldr	r3, [pc, #368]	@ (800454c <motion_on_tim7_tick+0x65c>)
 80043dc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80043e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80043e4:	1a9b      	subs	r3, r3, r2
 80043e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                g_pi_prev_err[axis] = err;
 80043ea:	f897 10df 	ldrb.w	r1, [r7, #223]	@ 0xdf
 80043ee:	4a57      	ldr	r2, [pc, #348]	@ (800454c <motion_on_tim7_tick+0x65c>)
 80043f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80043f4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                /* Derivada filtrada: g_pi_d_filt += (draw - g_pi_d_filt) >> alpha */
                const int32_t alpha = 8; /* filtro leve (1..16) */
 80043f8:	2308      	movs	r3, #8
 80043fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                g_pi_d_filt[axis] = g_pi_d_filt[axis] + ((draw - g_pi_d_filt[axis]) >> alpha);
 80043fe:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8004402:	4b53      	ldr	r3, [pc, #332]	@ (8004550 <motion_on_tim7_tick+0x660>)
 8004404:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004408:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 800440c:	4b50      	ldr	r3, [pc, #320]	@ (8004550 <motion_on_tim7_tick+0x660>)
 800440e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004412:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004416:	1a9a      	subs	r2, r3, r2
 8004418:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800441c:	fa42 f303 	asr.w	r3, r2, r3
 8004420:	f897 10df 	ldrb.w	r1, [r7, #223]	@ 0xdf
 8004424:	18c2      	adds	r2, r0, r3
 8004426:	4b4a      	ldr	r3, [pc, #296]	@ (8004550 <motion_on_tim7_tick+0x660>)
 8004428:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
                int32_t pterm = ((int32_t)ax->kp * err) >> MOTION_PI_SHIFT;      /* steps/s */
 800442c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004430:	89db      	ldrh	r3, [r3, #14]
 8004432:	461a      	mov	r2, r3
 8004434:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004438:	fb02 f303 	mul.w	r3, r2, r3
 800443c:	121b      	asrs	r3, r3, #8
 800443e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                int32_t iterm = ((int32_t)ax->ki * iacc) >> MOTION_PI_SHIFT;     /* steps/s */
 8004442:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004446:	8a1b      	ldrh	r3, [r3, #16]
 8004448:	461a      	mov	r2, r3
 800444a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800444e:	fb02 f303 	mul.w	r3, r2, r3
 8004452:	121b      	asrs	r3, r3, #8
 8004454:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                int32_t dterm = (ax->kd != 0u) ? (((int32_t)ax->kd * g_pi_d_filt[axis]) >> MOTION_PI_SHIFT) : 0; /* steps/s */
 8004458:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800445c:	8a5b      	ldrh	r3, [r3, #18]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00c      	beq.n	800447c <motion_on_tim7_tick+0x58c>
 8004462:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004466:	8a5b      	ldrh	r3, [r3, #18]
 8004468:	4619      	mov	r1, r3
 800446a:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 800446e:	4b38      	ldr	r3, [pc, #224]	@ (8004550 <motion_on_tim7_tick+0x660>)
 8004470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004474:	fb01 f303 	mul.w	r3, r1, r3
 8004478:	121b      	asrs	r3, r3, #8
 800447a:	e000      	b.n	800447e <motion_on_tim7_tick+0x58e>
 800447c:	2300      	movs	r3, #0
 800447e:	67fb      	str	r3, [r7, #124]	@ 0x7c
                int32_t corr = pterm + iterm + dterm; /* correção em steps/s */
 8004480:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004484:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004488:	441a      	add	r2, r3
 800448a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800448c:	4413      	add	r3, r2
 800448e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                if (corr > (int32_t)MOTION_PI_CORR_MAX_SPS) corr = (int32_t)MOTION_PI_CORR_MAX_SPS;
 8004492:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8004496:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800449a:	429a      	cmp	r2, r3
 800449c:	dd04      	ble.n	80044a8 <motion_on_tim7_tick+0x5b8>
 800449e:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80044a2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80044a6:	e007      	b.n	80044b8 <motion_on_tim7_tick+0x5c8>
                else if (corr < -(int32_t)MOTION_PI_CORR_MAX_SPS) corr = -(int32_t)MOTION_PI_CORR_MAX_SPS;
 80044a8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80044ac:	4b29      	ldr	r3, [pc, #164]	@ (8004554 <motion_on_tim7_tick+0x664>)
 80044ae:	429a      	cmp	r2, r3
 80044b0:	da02      	bge.n	80044b8 <motion_on_tim7_tick+0x5c8>
 80044b2:	4b28      	ldr	r3, [pc, #160]	@ (8004554 <motion_on_tim7_tick+0x664>)
 80044b4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                int32_t v_adj = (int32_t)v_cmd_sps + corr;
 80044b8:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80044bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80044c0:	4413      	add	r3, r2
 80044c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
                if (v_adj < 0) v_adj = 0;
 80044c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	da02      	bge.n	80044d4 <motion_on_tim7_tick+0x5e4>
 80044ce:	2300      	movs	r3, #0
 80044d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
                if (v_adj > (int32_t)MOTION_MAX_SPS) v_adj = (int32_t)MOTION_MAX_SPS; /* limite físico */
 80044d4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80044d8:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80044dc:	429a      	cmp	r2, r3
 80044de:	dd03      	ble.n	80044e8 <motion_on_tim7_tick+0x5f8>
 80044e0:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80044e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
                v_cmd_sps = (uint32_t)v_adj;
 80044e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80044ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                /* Anti-windup por saturação: só aceita a integral quando não saturou */
                if (!(v_adj == 0 || v_adj == (int32_t)MOTION_MAX_SPS)) {
 80044f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00c      	beq.n	8004512 <motion_on_tim7_tick+0x622>
 80044f8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80044fc:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004500:	429a      	cmp	r2, r3
 8004502:	d006      	beq.n	8004512 <motion_on_tim7_tick+0x622>
                    g_pi_i_accum[axis] = iacc;
 8004504:	f897 10df 	ldrb.w	r1, [r7, #223]	@ 0xdf
 8004508:	4a0d      	ldr	r2, [pc, #52]	@ (8004540 <motion_on_tim7_tick+0x650>)
 800450a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800450e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                }
            }
#endif
            uint32_t a_sps2    = (ax->accel_sps2 > 0u) ? ax->accel_sps2 : DEMO_ACCEL_SPS2;
 8004512:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004518:	2b00      	cmp	r3, #0
 800451a:	d01d      	beq.n	8004558 <motion_on_tim7_tick+0x668>
 800451c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004522:	e01a      	b.n	800455a <motion_on_tim7_tick+0x66a>
 8004524:	200000d4 	.word	0x200000d4
 8004528:	2000016c 	.word	0x2000016c
 800452c:	20002e68 	.word	0x20002e68
 8004530:	200000dc 	.word	0x200000dc
 8004534:	20002d78 	.word	0x20002d78
 8004538:	20002da0 	.word	0x20002da0
 800453c:	08011100 	.word	0x08011100
 8004540:	20002de8 	.word	0x20002de8
 8004544:	00030d40 	.word	0x00030d40
 8004548:	fffcf2c0 	.word	0xfffcf2c0
 800454c:	20002df4 	.word	0x20002df4
 8004550:	20002dd0 	.word	0x20002dd0
 8004554:	ffff9e58 	.word	0xffff9e58
 8004558:	4b86      	ldr	r3, [pc, #536]	@ (8004774 <motion_on_tim7_tick+0x884>)
 800455a:	67bb      	str	r3, [r7, #120]	@ 0x78

            /* Distância restante total (ativo + fila) em passos */
            uint32_t rem_steps = motion_remaining_steps_total_for_axis(axis);
 800455c:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8004560:	4618      	mov	r0, r3
 8004562:	f7fe fb3b 	bl	8002bdc <motion_remaining_steps_total_for_axis>
 8004566:	6778      	str	r0, [r7, #116]	@ 0x74

            /* Distância necessária para frear de v para 0: s = v^2 / (2a) */
            uint32_t v_now = ax->v_actual_sps;
 8004568:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800456c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456e:	673b      	str	r3, [r7, #112]	@ 0x70
            uint32_t s_brake = 0u;
 8004570:	2300      	movs	r3, #0
 8004572:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
            if (a_sps2 > 0u && v_now > 0u) {
 8004576:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004578:	2b00      	cmp	r3, #0
 800457a:	d037      	beq.n	80045ec <motion_on_tim7_tick+0x6fc>
 800457c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800457e:	2b00      	cmp	r3, #0
 8004580:	d034      	beq.n	80045ec <motion_on_tim7_tick+0x6fc>
                uint64_t vv = (uint64_t)v_now * (uint64_t)v_now;
 8004582:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004584:	2200      	movs	r2, #0
 8004586:	623b      	str	r3, [r7, #32]
 8004588:	627a      	str	r2, [r7, #36]	@ 0x24
 800458a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800458c:	2200      	movs	r2, #0
 800458e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004590:	647a      	str	r2, [r7, #68]	@ 0x44
 8004592:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004596:	462b      	mov	r3, r5
 8004598:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800459c:	4602      	mov	r2, r0
 800459e:	fb02 f203 	mul.w	r2, r2, r3
 80045a2:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 80045a6:	460b      	mov	r3, r1
 80045a8:	4621      	mov	r1, r4
 80045aa:	fb01 f303 	mul.w	r3, r1, r3
 80045ae:	4413      	add	r3, r2
 80045b0:	4622      	mov	r2, r4
 80045b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045b4:	fba2 ab01 	umull	sl, fp, r2, r1
 80045b8:	445b      	add	r3, fp
 80045ba:	469b      	mov	fp, r3
 80045bc:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
 80045c0:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
                uint64_t denom = (uint64_t)(2u * a_sps2);
 80045c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	2200      	movs	r2, #0
 80045ca:	603b      	str	r3, [r7, #0]
 80045cc:	607a      	str	r2, [r7, #4]
 80045ce:	e9d7 3400 	ldrd	r3, r4, [r7]
 80045d2:	e9c7 3418 	strd	r3, r4, [r7, #96]	@ 0x60
                s_brake = (uint32_t)(vv / denom);
 80045d6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80045da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80045de:	f7fb fe97 	bl	8000310 <__aeabi_uldivmod>
 80045e2:	4602      	mov	r2, r0
 80045e4:	460b      	mov	r3, r1
 80045e6:	4613      	mov	r3, r2
 80045e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

            /* Política de rampa:
             * - Se já estamos perto do final (rem_steps <= s_brake): desacelera.
             * - Caso contrário, acelera até v_cmd_sps; se passou, reduz até v_cmd_sps. */
            /* Aceleração integrada: usa g_v_accum para passos discretos de v */
            g_v_accum[axis] += a_sps2; /* steps/s^2 * 1ms */
 80045ec:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 80045f0:	4b61      	ldr	r3, [pc, #388]	@ (8004778 <motion_on_tim7_tick+0x888>)
 80045f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80045f6:	f897 10df 	ldrb.w	r1, [r7, #223]	@ 0xdf
 80045fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045fc:	441a      	add	r2, r3
 80045fe:	4b5e      	ldr	r3, [pc, #376]	@ (8004778 <motion_on_tim7_tick+0x888>)
 8004600:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8004604:	2300      	movs	r3, #0
 8004606:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 800460a:	e010      	b.n	800462e <motion_on_tim7_tick+0x73e>
 800460c:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8004610:	4b59      	ldr	r3, [pc, #356]	@ (8004778 <motion_on_tim7_tick+0x888>)
 8004612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004616:	f897 10df 	ldrb.w	r1, [r7, #223]	@ 0xdf
 800461a:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 800461e:	4b56      	ldr	r3, [pc, #344]	@ (8004778 <motion_on_tim7_tick+0x888>)
 8004620:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8004624:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004628:	3301      	adds	r3, #1
 800462a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800462e:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8004632:	4b51      	ldr	r3, [pc, #324]	@ (8004778 <motion_on_tim7_tick+0x888>)
 8004634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004638:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800463c:	d2e6      	bcs.n	800460c <motion_on_tim7_tick+0x71c>
            while (steps_avail--) {
 800463e:	e04b      	b.n	80046d8 <motion_on_tim7_tick+0x7e8>
                if (rem_steps <= s_brake) {
 8004640:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004642:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004646:	429a      	cmp	r2, r3
 8004648:	d80c      	bhi.n	8004664 <motion_on_tim7_tick+0x774>
                    /* Desacelera */
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 800464a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800464e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004650:	2b00      	cmp	r3, #0
 8004652:	d041      	beq.n	80046d8 <motion_on_tim7_tick+0x7e8>
 8004654:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465a:	1e5a      	subs	r2, r3, #1
 800465c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004660:	625a      	str	r2, [r3, #36]	@ 0x24
 8004662:	e039      	b.n	80046d8 <motion_on_tim7_tick+0x7e8>
                } else if (ax->v_actual_sps < v_cmd_sps) {
 8004664:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004668:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800466a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800466e:	4293      	cmp	r3, r2
 8004670:	d913      	bls.n	800469a <motion_on_tim7_tick+0x7aa>
                    ax->v_actual_sps++;
 8004672:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004678:	1c5a      	adds	r2, r3, #1
 800467a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800467e:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8004680:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004684:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004686:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800468a:	4293      	cmp	r3, r2
 800468c:	d224      	bcs.n	80046d8 <motion_on_tim7_tick+0x7e8>
 800468e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8004692:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004696:	6253      	str	r3, [r2, #36]	@ 0x24
 8004698:	e01e      	b.n	80046d8 <motion_on_tim7_tick+0x7e8>
                } else if (ax->v_actual_sps > v_cmd_sps) {
 800469a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800469e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d217      	bcs.n	80046d8 <motion_on_tim7_tick+0x7e8>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 80046a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80046ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d006      	beq.n	80046c0 <motion_on_tim7_tick+0x7d0>
 80046b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80046b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b8:	1e5a      	subs	r2, r3, #1
 80046ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80046be:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 80046c0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80046c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d904      	bls.n	80046d8 <motion_on_tim7_tick+0x7e8>
 80046ce:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80046d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046d6:	6253      	str	r3, [r2, #36]	@ 0x24
            while (steps_avail--) {
 80046d8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80046dc:	1e53      	subs	r3, r2, #1
 80046de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046e2:	2a00      	cmp	r2, #0
 80046e4:	d1ac      	bne.n	8004640 <motion_on_tim7_tick+0x750>
                }
            }

            /* Se não há mais nada a emitir neste eixo, força zero */
            if (rem_steps == 0u) ax->v_actual_sps = 0u;
 80046e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d103      	bne.n	80046f4 <motion_on_tim7_tick+0x804>
 80046ec:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80046f0:	2300      	movs	r3, #0
 80046f2:	6253      	str	r3, [r2, #36]	@ 0x24
            if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 80046f4:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80046f8:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d903      	bls.n	8004708 <motion_on_tim7_tick+0x818>
 8004700:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004704:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 8004708:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800470c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800470e:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004712:	429a      	cmp	r2, r3
 8004714:	d904      	bls.n	8004720 <motion_on_tim7_tick+0x830>
 8004716:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800471a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800471e:	6253      	str	r3, [r2, #36]	@ 0x24

            /* Incremento do DDA a 50 kHz */
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8004720:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004726:	2200      	movs	r2, #0
 8004728:	61bb      	str	r3, [r7, #24]
 800472a:	61fa      	str	r2, [r7, #28]
 800472c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004730:	460b      	mov	r3, r1
 8004732:	0c1b      	lsrs	r3, r3, #16
 8004734:	617b      	str	r3, [r7, #20]
 8004736:	460b      	mov	r3, r1
 8004738:	041b      	lsls	r3, r3, #16
 800473a:	613b      	str	r3, [r7, #16]
 800473c:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004740:	f04f 0300 	mov.w	r3, #0
 8004744:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004748:	f7fb fde2 	bl	8000310 <__aeabi_uldivmod>
 800474c:	4602      	mov	r2, r0
 800474e:	460b      	mov	r3, r1
 8004750:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004754:	61da      	str	r2, [r3, #28]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004756:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 800475a:	3301      	adds	r3, #1
 800475c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8004760:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8004764:	2b02      	cmp	r3, #2
 8004766:	f67f ad6e 	bls.w	8004246 <motion_on_tim7_tick+0x356>
        }
    }

}
 800476a:	bf00      	nop
 800476c:	37e8      	adds	r7, #232	@ 0xe8
 800476e:	46bd      	mov	sp, r7
 8004770:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004774:	00030d40 	.word	0x00030d40
 8004778:	20002ddc 	.word	0x20002ddc

0800477c <motion_on_move_queue_add>:

/* =======================
 *  Handlers de protocolo
 * ======================= */
void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 800477c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800477e:	b097      	sub	sp, #92	@ 0x5c
 8004780:	af06      	add	r7, sp, #24
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	6039      	str	r1, [r7, #0]

    move_queue_add_req_t req;
    uint8_t ack_status = MOTION_ACK_INVALID;
 8004786:	2301      	movs	r3, #1
 8004788:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t frame_id = 0u;
 800478c:	2300      	movs	r3, #0
 800478e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!frame) return;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b00      	cmp	r3, #0
 8004796:	f000 80a3 	beq.w	80048e0 <motion_on_move_queue_add+0x164>
    proto_result_t decode_status = move_queue_add_req_decoder(frame, len, &req);
 800479a:	f107 0308 	add.w	r3, r7, #8
 800479e:	461a      	mov	r2, r3
 80047a0:	6839      	ldr	r1, [r7, #0]
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f7fc f959 	bl	8000a5a <move_queue_add_req_decoder>
 80047a8:	4603      	mov	r3, r0
 80047aa:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (decode_status != PROTO_OK) {
 80047ae:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d014      	beq.n	80047e0 <motion_on_move_queue_add+0x64>
        motion_send_queue_add_ack(frame_id, ack_status);
 80047b6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80047ba:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80047be:	4611      	mov	r1, r2
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7fe fe79 	bl	80034b8 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "queue_add", "decode_fail");
 80047c6:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 80047ca:	4947      	ldr	r1, [pc, #284]	@ (80048e8 <motion_on_move_queue_add+0x16c>)
 80047cc:	4b47      	ldr	r3, [pc, #284]	@ (80048ec <motion_on_move_queue_add+0x170>)
 80047ce:	9301      	str	r3, [sp, #4]
 80047d0:	4b47      	ldr	r3, [pc, #284]	@ (80048f0 <motion_on_move_queue_add+0x174>)
 80047d2:	9300      	str	r3, [sp, #0]
 80047d4:	460b      	mov	r3, r1
 80047d6:	2164      	movs	r1, #100	@ 0x64
 80047d8:	2002      	movs	r0, #2
 80047da:	f7fd ff17 	bl	800260c <log_event_auto>
        return;
 80047de:	e080      	b.n	80048e2 <motion_on_move_queue_add+0x166>
    }
    frame_id = req.frameId;
 80047e0:	7a3b      	ldrb	r3, [r7, #8]
 80047e2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!safety_is_safe()) {
 80047e6:	f000 fe9f 	bl	8005528 <safety_is_safe>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d114      	bne.n	800481a <motion_on_move_queue_add+0x9e>
        motion_send_queue_add_ack(frame_id, ack_status);
 80047f0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80047f4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80047f8:	4611      	mov	r1, r2
 80047fa:	4618      	mov	r0, r3
 80047fc:	f7fe fe5c 	bl	80034b8 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "blocked_safety");
 8004800:	4a39      	ldr	r2, [pc, #228]	@ (80048e8 <motion_on_move_queue_add+0x16c>)
 8004802:	4b3c      	ldr	r3, [pc, #240]	@ (80048f4 <motion_on_move_queue_add+0x178>)
 8004804:	9301      	str	r3, [sp, #4]
 8004806:	4b3a      	ldr	r3, [pc, #232]	@ (80048f0 <motion_on_move_queue_add+0x174>)
 8004808:	9300      	str	r3, [sp, #0]
 800480a:	4613      	mov	r3, r2
 800480c:	f06f 0203 	mvn.w	r2, #3
 8004810:	2164      	movs	r1, #100	@ 0x64
 8004812:	2002      	movs	r0, #2
 8004814:	f7fd fefa 	bl	800260c <log_event_auto>
        return;
 8004818:	e063      	b.n	80048e2 <motion_on_move_queue_add+0x166>
    }

    uint32_t primask = motion_lock();
 800481a:	f7fe f923 	bl	8002a64 <motion_lock>
 800481e:	63b8      	str	r0, [r7, #56]	@ 0x38
    proto_result_t push_status = motion_queue_push_locked(&req);
 8004820:	f107 0308 	add.w	r3, r7, #8
 8004824:	4618      	mov	r0, r3
 8004826:	f7fe fc39 	bl	800309c <motion_queue_push_locked>
 800482a:	4603      	mov	r3, r0
 800482c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (push_status == PROTO_OK) {
 8004830:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8004834:	2b00      	cmp	r3, #0
 8004836:	d12e      	bne.n	8004896 <motion_on_move_queue_add+0x11a>
        ack_status = MOTION_ACK_OK;
 8004838:	2300      	movs	r3, #0
 800483a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (g_status.state == MOTION_IDLE || g_status.state == MOTION_DONE)
 800483e:	4b2e      	ldr	r3, [pc, #184]	@ (80048f8 <motion_on_move_queue_add+0x17c>)
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2b00      	cmp	r3, #0
 8004846:	d004      	beq.n	8004852 <motion_on_move_queue_add+0xd6>
 8004848:	4b2b      	ldr	r3, [pc, #172]	@ (80048f8 <motion_on_move_queue_add+0x17c>)
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b05      	cmp	r3, #5
 8004850:	d102      	bne.n	8004858 <motion_on_move_queue_add+0xdc>
            g_status.state = MOTION_QUEUED;
 8004852:	4b29      	ldr	r3, [pc, #164]	@ (80048f8 <motion_on_move_queue_add+0x17c>)
 8004854:	2201      	movs	r2, #1
 8004856:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8004858:	f7fe fa0e 	bl	8002c78 <motion_refresh_status_locked>
#if MOTION_DEBUG_FLOW
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 800485c:	f897 003e 	ldrb.w	r0, [r7, #62]	@ 0x3e
               (unsigned)frame_id,
               (unsigned)req.dirMask,
 8004860:	7a7b      	ldrb	r3, [r7, #9]
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 8004862:	469c      	mov	ip, r3
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
 8004864:	897b      	ldrh	r3, [r7, #10]
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 8004866:	469e      	mov	lr, r3
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
 8004868:	8a3b      	ldrh	r3, [r7, #16]
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 800486a:	461d      	mov	r5, r3
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
 800486c:	8b3b      	ldrh	r3, [r7, #24]
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 800486e:	461e      	mov	r6, r3
               (unsigned long)req.sx, (unsigned long)req.sy, (unsigned long)req.sz,
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	69f9      	ldr	r1, [r7, #28]
               (unsigned)g_status.queue_depth);
 8004876:	4c20      	ldr	r4, [pc, #128]	@ (80048f8 <motion_on_move_queue_add+0x17c>)
 8004878:	7864      	ldrb	r4, [r4, #1]
 800487a:	b2e4      	uxtb	r4, r4
        printf("[FLOW queue_add ok id=%u dir=0x%02X V=(%u,%u,%u) S=(%lu,%lu,%lu) depth=%u]\r\n",
 800487c:	9405      	str	r4, [sp, #20]
 800487e:	9104      	str	r1, [sp, #16]
 8004880:	9203      	str	r2, [sp, #12]
 8004882:	9302      	str	r3, [sp, #8]
 8004884:	9601      	str	r6, [sp, #4]
 8004886:	9500      	str	r5, [sp, #0]
 8004888:	4673      	mov	r3, lr
 800488a:	4662      	mov	r2, ip
 800488c:	4601      	mov	r1, r0
 800488e:	481b      	ldr	r0, [pc, #108]	@ (80048fc <motion_on_move_queue_add+0x180>)
 8004890:	f00a ff4c 	bl	800f72c <iprintf>
 8004894:	e002      	b.n	800489c <motion_on_move_queue_add+0x120>
#endif
    } else {
        ack_status = MOTION_ACK_QUEUE_FULL;
 8004896:	2302      	movs	r3, #2
 8004898:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    motion_unlock(primask);
 800489c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800489e:	f7fe f8f2 	bl	8002a86 <motion_unlock>

    motion_send_queue_add_ack(frame_id, ack_status);
 80048a2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80048a6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80048aa:	4611      	mov	r1, r2
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7fe fe03 	bl	80034b8 <motion_send_queue_add_ack>
    LOGA_THIS(LOG_STATE_RECEIVED, ack_status, "queue_add",
 80048b2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80048b6:	480c      	ldr	r0, [pc, #48]	@ (80048e8 <motion_on_move_queue_add+0x16c>)
 80048b8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80048bc:	7a79      	ldrb	r1, [r7, #9]
 80048be:	460c      	mov	r4, r1
 80048c0:	490d      	ldr	r1, [pc, #52]	@ (80048f8 <motion_on_move_queue_add+0x17c>)
 80048c2:	7849      	ldrb	r1, [r1, #1]
 80048c4:	b2c9      	uxtb	r1, r1
 80048c6:	9104      	str	r1, [sp, #16]
 80048c8:	9403      	str	r4, [sp, #12]
 80048ca:	9302      	str	r3, [sp, #8]
 80048cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004900 <motion_on_move_queue_add+0x184>)
 80048ce:	9301      	str	r3, [sp, #4]
 80048d0:	4b07      	ldr	r3, [pc, #28]	@ (80048f0 <motion_on_move_queue_add+0x174>)
 80048d2:	9300      	str	r3, [sp, #0]
 80048d4:	4603      	mov	r3, r0
 80048d6:	2101      	movs	r1, #1
 80048d8:	2002      	movs	r0, #2
 80048da:	f7fd fe97 	bl	800260c <log_event_auto>
 80048de:	e000      	b.n	80048e2 <motion_on_move_queue_add+0x166>
    if (!frame) return;
 80048e0:	bf00      	nop
              "frame=%u dirMask=0x%02X queue=%u",
              (unsigned)frame_id, (unsigned)req.dirMask, (unsigned)g_status.queue_depth);
}
 80048e2:	3744      	adds	r7, #68	@ 0x44
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048e8:	08010ac0 	.word	0x08010ac0
 80048ec:	08010be0 	.word	0x08010be0
 80048f0:	08010bec 	.word	0x08010bec
 80048f4:	08010bf8 	.word	0x08010bf8
 80048f8:	200000d4 	.word	0x200000d4
 80048fc:	08010c08 	.word	0x08010c08
 8004900:	08010c58 	.word	0x08010c58

08004904 <motion_on_move_queue_status>:

void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 8004904:	b5b0      	push	{r4, r5, r7, lr}
 8004906:	b08c      	sub	sp, #48	@ 0x30
 8004908:	af08      	add	r7, sp, #32
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
    move_queue_status_req_t req;
    if (move_queue_status_req_decoder(frame, len, &req) != PROTO_OK) {
 800490e:	f107 0308 	add.w	r3, r7, #8
 8004912:	461a      	mov	r2, r3
 8004914:	6839      	ldr	r1, [r7, #0]
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f7fc f99d 	bl	8000c56 <move_queue_status_req_decoder>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00c      	beq.n	800493c <motion_on_move_queue_status+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "queue_status", "decode_fail");
 8004922:	4a1f      	ldr	r2, [pc, #124]	@ (80049a0 <motion_on_move_queue_status+0x9c>)
 8004924:	4b1f      	ldr	r3, [pc, #124]	@ (80049a4 <motion_on_move_queue_status+0xa0>)
 8004926:	9301      	str	r3, [sp, #4]
 8004928:	4b1f      	ldr	r3, [pc, #124]	@ (80049a8 <motion_on_move_queue_status+0xa4>)
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	4613      	mov	r3, r2
 800492e:	f06f 0201 	mvn.w	r2, #1
 8004932:	2164      	movs	r1, #100	@ 0x64
 8004934:	2002      	movs	r0, #2
 8004936:	f7fd fe69 	bl	800260c <log_event_auto>
 800493a:	e02e      	b.n	800499a <motion_on_move_queue_status+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 800493c:	f7fe f892 	bl	8002a64 <motion_lock>
 8004940:	60f8      	str	r0, [r7, #12]
    motion_refresh_status_locked();
 8004942:	f7fe f999 	bl	8002c78 <motion_refresh_status_locked>
    motion_unlock(primask);
 8004946:	68f8      	ldr	r0, [r7, #12]
 8004948:	f7fe f89d 	bl	8002a86 <motion_unlock>

    motion_send_queue_status_response(req.frameId);
 800494c:	7a3b      	ldrb	r3, [r7, #8]
 800494e:	4618      	mov	r0, r3
 8004950:	f7fe fdf6 	bl	8003540 <motion_send_queue_status_response>
    LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status",
 8004954:	4a12      	ldr	r2, [pc, #72]	@ (80049a0 <motion_on_move_queue_status+0x9c>)
 8004956:	4b15      	ldr	r3, [pc, #84]	@ (80049ac <motion_on_move_queue_status+0xa8>)
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	b2db      	uxtb	r3, r3
 800495c:	4619      	mov	r1, r3
 800495e:	4b13      	ldr	r3, [pc, #76]	@ (80049ac <motion_on_move_queue_status+0xa8>)
 8004960:	785b      	ldrb	r3, [r3, #1]
 8004962:	b2db      	uxtb	r3, r3
 8004964:	4618      	mov	r0, r3
 8004966:	4b11      	ldr	r3, [pc, #68]	@ (80049ac <motion_on_move_queue_status+0xa8>)
 8004968:	789b      	ldrb	r3, [r3, #2]
 800496a:	b2db      	uxtb	r3, r3
 800496c:	461c      	mov	r4, r3
 800496e:	4b0f      	ldr	r3, [pc, #60]	@ (80049ac <motion_on_move_queue_status+0xa8>)
 8004970:	78db      	ldrb	r3, [r3, #3]
 8004972:	b2db      	uxtb	r3, r3
 8004974:	461d      	mov	r5, r3
 8004976:	4b0d      	ldr	r3, [pc, #52]	@ (80049ac <motion_on_move_queue_status+0xa8>)
 8004978:	791b      	ldrb	r3, [r3, #4]
 800497a:	b2db      	uxtb	r3, r3
 800497c:	9306      	str	r3, [sp, #24]
 800497e:	9505      	str	r5, [sp, #20]
 8004980:	9404      	str	r4, [sp, #16]
 8004982:	9003      	str	r0, [sp, #12]
 8004984:	9102      	str	r1, [sp, #8]
 8004986:	4b0a      	ldr	r3, [pc, #40]	@ (80049b0 <motion_on_move_queue_status+0xac>)
 8004988:	9301      	str	r3, [sp, #4]
 800498a:	4b07      	ldr	r3, [pc, #28]	@ (80049a8 <motion_on_move_queue_status+0xa4>)
 800498c:	9300      	str	r3, [sp, #0]
 800498e:	4613      	mov	r3, r2
 8004990:	2200      	movs	r2, #0
 8004992:	2101      	movs	r1, #1
 8004994:	2002      	movs	r0, #2
 8004996:	f7fd fe39 	bl	800260c <log_event_auto>
              "state=%u depth=%u pct=(%u,%u,%u)",
              (unsigned)g_status.state, (unsigned)g_status.queue_depth,
              (unsigned)g_status.pctX, (unsigned)g_status.pctY, (unsigned)g_status.pctZ);
}
 800499a:	3710      	adds	r7, #16
 800499c:	46bd      	mov	sp, r7
 800499e:	bdb0      	pop	{r4, r5, r7, pc}
 80049a0:	08010ac0 	.word	0x08010ac0
 80049a4:	08010be0 	.word	0x08010be0
 80049a8:	08010c7c 	.word	0x08010c7c
 80049ac:	200000d4 	.word	0x200000d4
 80049b0:	08010c8c 	.word	0x08010c8c

080049b4 <motion_on_start_move>:

void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b08c      	sub	sp, #48	@ 0x30
 80049b8:	af02      	add	r7, sp, #8
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
    start_move_req_t req;
    if (start_move_req_decoder(frame, len, &req) != PROTO_OK) {
 80049be:	f107 0308 	add.w	r3, r7, #8
 80049c2:	461a      	mov	r2, r3
 80049c4:	6839      	ldr	r1, [r7, #0]
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f7fc fab7 	bl	8000f3a <start_move_req_decoder>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00c      	beq.n	80049ec <motion_on_start_move+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "start_move", "decode_fail");
 80049d2:	4a77      	ldr	r2, [pc, #476]	@ (8004bb0 <motion_on_start_move+0x1fc>)
 80049d4:	4b77      	ldr	r3, [pc, #476]	@ (8004bb4 <motion_on_start_move+0x200>)
 80049d6:	9301      	str	r3, [sp, #4]
 80049d8:	4b77      	ldr	r3, [pc, #476]	@ (8004bb8 <motion_on_start_move+0x204>)
 80049da:	9300      	str	r3, [sp, #0]
 80049dc:	4613      	mov	r3, r2
 80049de:	f06f 0201 	mvn.w	r2, #1
 80049e2:	2164      	movs	r1, #100	@ 0x64
 80049e4:	2002      	movs	r0, #2
 80049e6:	f7fd fe11 	bl	800260c <log_event_auto>
 80049ea:	e0de      	b.n	8004baa <motion_on_start_move+0x1f6>
        return;
    }
    uint8_t started = 0u;
 80049ec:	2300      	movs	r3, #0
 80049ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint32_t primask = motion_lock();
 80049f2:	f7fe f837 	bl	8002a64 <motion_lock>
 80049f6:	61f8      	str	r0, [r7, #28]

#if MOTION_DEBUG_FLOW
    {
        uint16_t depth = (uint16_t)(g_queue_count + (g_has_active_segment ? 1u : 0u));
 80049f8:	4b70      	ldr	r3, [pc, #448]	@ (8004bbc <motion_on_start_move+0x208>)
 80049fa:	781b      	ldrb	r3, [r3, #0]
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <motion_on_start_move+0x52>
 8004a02:	2201      	movs	r2, #1
 8004a04:	e000      	b.n	8004a08 <motion_on_start_move+0x54>
 8004a06:	2200      	movs	r2, #0
 8004a08:	4b6d      	ldr	r3, [pc, #436]	@ (8004bc0 <motion_on_start_move+0x20c>)
 8004a0a:	881b      	ldrh	r3, [r3, #0]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	837b      	strh	r3, [r7, #26]
        printf("[FLOW start_move request depth=%u active=%u ids=(",
               (unsigned)((depth > 255u) ? 255u : depth), (unsigned)g_active_frame_id);
 8004a10:	8b7b      	ldrh	r3, [r7, #26]
 8004a12:	2bff      	cmp	r3, #255	@ 0xff
 8004a14:	bf28      	it	cs
 8004a16:	23ff      	movcs	r3, #255	@ 0xff
 8004a18:	b29b      	uxth	r3, r3
        printf("[FLOW start_move request depth=%u active=%u ids=(",
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	4b69      	ldr	r3, [pc, #420]	@ (8004bc4 <motion_on_start_move+0x210>)
 8004a1e:	781b      	ldrb	r3, [r3, #0]
 8004a20:	461a      	mov	r2, r3
 8004a22:	4869      	ldr	r0, [pc, #420]	@ (8004bc8 <motion_on_start_move+0x214>)
 8004a24:	f00a fe82 	bl	800f72c <iprintf>
        for (uint16_t i = 0; i < g_queue_count; ++i) {
 8004a28:	2300      	movs	r3, #0
 8004a2a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8004a2c:	e01a      	b.n	8004a64 <motion_on_start_move+0xb0>
            uint8_t idxq = (uint8_t)(((uint16_t)g_queue_head + i) % MOTION_QUEUE_CAPACITY);
 8004a2e:	4b67      	ldr	r3, [pc, #412]	@ (8004bcc <motion_on_start_move+0x218>)
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	461a      	mov	r2, r3
 8004a34:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004a36:	4413      	add	r3, r2
 8004a38:	74fb      	strb	r3, [r7, #19]
            unsigned id = (unsigned)g_queue[idxq].req.frameId;
 8004a3a:	7cfb      	ldrb	r3, [r7, #19]
 8004a3c:	4a64      	ldr	r2, [pc, #400]	@ (8004bd0 <motion_on_start_move+0x21c>)
 8004a3e:	212c      	movs	r1, #44	@ 0x2c
 8004a40:	fb01 f303 	mul.w	r3, r1, r3
 8004a44:	4413      	add	r3, r2
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	60fb      	str	r3, [r7, #12]
            printf(i ? ",%u" : "%u", id);
 8004a4a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d001      	beq.n	8004a54 <motion_on_start_move+0xa0>
 8004a50:	4b60      	ldr	r3, [pc, #384]	@ (8004bd4 <motion_on_start_move+0x220>)
 8004a52:	e000      	b.n	8004a56 <motion_on_start_move+0xa2>
 8004a54:	4b60      	ldr	r3, [pc, #384]	@ (8004bd8 <motion_on_start_move+0x224>)
 8004a56:	68f9      	ldr	r1, [r7, #12]
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f00a fe67 	bl	800f72c <iprintf>
        for (uint16_t i = 0; i < g_queue_count; ++i) {
 8004a5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004a60:	3301      	adds	r3, #1
 8004a62:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8004a64:	4b56      	ldr	r3, [pc, #344]	@ (8004bc0 <motion_on_start_move+0x20c>)
 8004a66:	881b      	ldrh	r3, [r3, #0]
 8004a68:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d3df      	bcc.n	8004a2e <motion_on_start_move+0x7a>
        }
        printf(") ]\r\n");
 8004a6e:	485b      	ldr	r0, [pc, #364]	@ (8004bdc <motion_on_start_move+0x228>)
 8004a70:	f00a fec4 	bl	800f7fc <puts>
    }
#endif

    if (!safety_is_safe()) {
 8004a74:	f000 fd58 	bl	8005528 <safety_is_safe>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d103      	bne.n	8004a86 <motion_on_start_move+0xd2>
        started = 0u;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004a84:	e016      	b.n	8004ab4 <motion_on_start_move+0x100>
    } else if (!g_has_active_segment) {
 8004a86:	4b4d      	ldr	r3, [pc, #308]	@ (8004bbc <motion_on_start_move+0x208>)
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d10b      	bne.n	8004aa8 <motion_on_start_move+0xf4>
        if (motion_try_start_next_locked()) {
 8004a90:	f7fe fc6c 	bl	800336c <motion_try_start_next_locked>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00c      	beq.n	8004ab4 <motion_on_start_move+0x100>
            g_status.state = MOTION_RUNNING;
 8004a9a:	4b51      	ldr	r3, [pc, #324]	@ (8004be0 <motion_on_start_move+0x22c>)
 8004a9c:	2202      	movs	r2, #2
 8004a9e:	701a      	strb	r2, [r3, #0]
            started = 1u;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004aa6:	e005      	b.n	8004ab4 <motion_on_start_move+0x100>
        }
    } else {
        g_status.state = MOTION_RUNNING;
 8004aa8:	4b4d      	ldr	r3, [pc, #308]	@ (8004be0 <motion_on_start_move+0x22c>)
 8004aaa:	2202      	movs	r2, #2
 8004aac:	701a      	strb	r2, [r3, #0]
        started = 1u;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    motion_refresh_status_locked();
 8004ab4:	f7fe f8e0 	bl	8002c78 <motion_refresh_status_locked>
    motion_unlock(primask);
 8004ab8:	69f8      	ldr	r0, [r7, #28]
 8004aba:	f7fd ffe4 	bl	8002a86 <motion_unlock>

    (void)HAL_TIM_Base_Start_IT(&htim6);
 8004abe:	4849      	ldr	r0, [pc, #292]	@ (8004be4 <motion_on_start_move+0x230>)
 8004ac0:	f006 fe72 	bl	800b7a8 <HAL_TIM_Base_Start_IT>
    (void)HAL_TIM_Base_Start_IT(&htim7);
 8004ac4:	4848      	ldr	r0, [pc, #288]	@ (8004be8 <motion_on_start_move+0x234>)
 8004ac6:	f006 fe6f 	bl	800b7a8 <HAL_TIM_Base_Start_IT>

    // Arma sessões CSV para iniciarem no primeiro STEP; zera contadores
    if (started) {
 8004aca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d040      	beq.n	8004b54 <motion_on_start_move+0x1a0>
        uint32_t pm = motion_lock();
 8004ad2:	f7fd ffc7 	bl	8002a64 <motion_lock>
 8004ad6:	6178      	str	r0, [r7, #20]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004ad8:	2300      	movs	r3, #0
 8004ada:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ade:	e032      	b.n	8004b46 <motion_on_start_move+0x192>
            g_csv_armed[a] = 1u;             // iniciar ao primeiro STEP
 8004ae0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ae4:	4a41      	ldr	r2, [pc, #260]	@ (8004bec <motion_on_start_move+0x238>)
 8004ae6:	2101      	movs	r1, #1
 8004ae8:	54d1      	strb	r1, [r2, r3]
            g_csv_active[a] = 0u;            // ainda não iniciou
 8004aea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004aee:	4a40      	ldr	r2, [pc, #256]	@ (8004bf0 <motion_on_start_move+0x23c>)
 8004af0:	2100      	movs	r1, #0
 8004af2:	54d1      	strb	r1, [r2, r3]
            g_csv_t0_ms[a]  = 0u;
 8004af4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004af8:	4a3e      	ldr	r2, [pc, #248]	@ (8004bf4 <motion_on_start_move+0x240>)
 8004afa:	2100      	movs	r1, #0
 8004afc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_stepcount[a] = 0u;         // zera contador de passos
 8004b00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b04:	4a3c      	ldr	r2, [pc, #240]	@ (8004bf8 <motion_on_start_move+0x244>)
 8004b06:	2100      	movs	r1, #0
 8004b08:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_ms[a] = 0u;           // será setado no primeiro STEP
 8004b0c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b10:	4a3a      	ldr	r2, [pc, #232]	@ (8004bfc <motion_on_start_move+0x248>)
 8004b12:	2100      	movs	r1, #0
 8004b14:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_t0_t6[a] = 0u;
 8004b18:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b1c:	4a38      	ldr	r2, [pc, #224]	@ (8004c00 <motion_on_start_move+0x24c>)
 8004b1e:	2100      	movs	r1, #0
 8004b20:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_t6[a] = 0u;
 8004b24:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b28:	4a36      	ldr	r2, [pc, #216]	@ (8004c04 <motion_on_start_move+0x250>)
 8004b2a:	2100      	movs	r1, #0
 8004b2c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;               // reinicia id incremental por start_move
 8004b30:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b34:	4a34      	ldr	r2, [pc, #208]	@ (8004c08 <motion_on_start_move+0x254>)
 8004b36:	2100      	movs	r1, #0
 8004b38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004b3c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b40:	3301      	adds	r3, #1
 8004b42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b46:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d9c8      	bls.n	8004ae0 <motion_on_start_move+0x12c>
        }
        motion_unlock(pm);
 8004b4e:	6978      	ldr	r0, [r7, #20]
 8004b50:	f7fd ff99 	bl	8002a86 <motion_unlock>
        /* agenda primeira produção 1ms à frente do tempo atual */
        g_csv_next_prod_t6 = g_tim6_ticks + (uint32_t)T6_TICKS_PER_MS;
#endif
    }

    motion_send_start_response(req.frameId, started ? 0u : 1u, g_status.queue_depth);
 8004b54:	7a38      	ldrb	r0, [r7, #8]
 8004b56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	bf0c      	ite	eq
 8004b5e:	2301      	moveq	r3, #1
 8004b60:	2300      	movne	r3, #0
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	4619      	mov	r1, r3
 8004b66:	4b1e      	ldr	r3, [pc, #120]	@ (8004be0 <motion_on_start_move+0x22c>)
 8004b68:	785b      	ldrb	r3, [r3, #1]
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	f7fe fd47 	bl	8003600 <motion_send_start_response>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", started ? "running" : "ignored");
 8004b72:	4a0f      	ldr	r2, [pc, #60]	@ (8004bb0 <motion_on_start_move+0x1fc>)
 8004b74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d001      	beq.n	8004b80 <motion_on_start_move+0x1cc>
 8004b7c:	4b23      	ldr	r3, [pc, #140]	@ (8004c0c <motion_on_start_move+0x258>)
 8004b7e:	e000      	b.n	8004b82 <motion_on_start_move+0x1ce>
 8004b80:	4b23      	ldr	r3, [pc, #140]	@ (8004c10 <motion_on_start_move+0x25c>)
 8004b82:	9301      	str	r3, [sp, #4]
 8004b84:	4b0c      	ldr	r3, [pc, #48]	@ (8004bb8 <motion_on_start_move+0x204>)
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	2102      	movs	r1, #2
 8004b8e:	2002      	movs	r0, #2
 8004b90:	f7fd fd3c 	bl	800260c <log_event_auto>
#if MOTION_DEBUG_FLOW
    printf("[FLOW start_move %s]\r\n", started ? "running" : "ignored");
 8004b94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d001      	beq.n	8004ba0 <motion_on_start_move+0x1ec>
 8004b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8004c0c <motion_on_start_move+0x258>)
 8004b9e:	e000      	b.n	8004ba2 <motion_on_start_move+0x1ee>
 8004ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8004c10 <motion_on_start_move+0x25c>)
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	481b      	ldr	r0, [pc, #108]	@ (8004c14 <motion_on_start_move+0x260>)
 8004ba6:	f00a fdc1 	bl	800f72c <iprintf>
#endif
}
 8004baa:	3728      	adds	r7, #40	@ 0x28
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	08010ac0 	.word	0x08010ac0
 8004bb4:	08010be0 	.word	0x08010be0
 8004bb8:	08010cb0 	.word	0x08010cb0
 8004bbc:	2000016c 	.word	0x2000016c
 8004bc0:	20002d72 	.word	0x20002d72
 8004bc4:	20002d74 	.word	0x20002d74
 8004bc8:	08010cbc 	.word	0x08010cbc
 8004bcc:	20002d70 	.word	0x20002d70
 8004bd0:	20000170 	.word	0x20000170
 8004bd4:	08010cf0 	.word	0x08010cf0
 8004bd8:	08010cf4 	.word	0x08010cf4
 8004bdc:	08010cf8 	.word	0x08010cf8
 8004be0:	200000d4 	.word	0x200000d4
 8004be4:	20003128 	.word	0x20003128
 8004be8:	20003174 	.word	0x20003174
 8004bec:	20002e40 	.word	0x20002e40
 8004bf0:	20002e18 	.word	0x20002e18
 8004bf4:	20002e1c 	.word	0x20002e1c
 8004bf8:	20002e28 	.word	0x20002e28
 8004bfc:	20002e34 	.word	0x20002e34
 8004c00:	20002e44 	.word	0x20002e44
 8004c04:	20002e50 	.word	0x20002e50
 8004c08:	20002e5c 	.word	0x20002e5c
 8004c0c:	08010d00 	.word	0x08010d00
 8004c10:	08010d08 	.word	0x08010d08
 8004c14:	08010d10 	.word	0x08010d10

08004c18 <motion_on_move_end>:

void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b088      	sub	sp, #32
 8004c1c:	af04      	add	r7, sp, #16
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
    move_end_req_t req;
    if (move_end_req_decoder(frame, len, &req) != PROTO_OK) {
 8004c22:	f107 0308 	add.w	r3, r7, #8
 8004c26:	461a      	mov	r2, r3
 8004c28:	6839      	ldr	r1, [r7, #0]
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f7fb fe6f 	bl	800090e <move_end_req_decoder>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d00c      	beq.n	8004c50 <motion_on_move_end+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "move_end", "decode_fail");
 8004c36:	4a1f      	ldr	r2, [pc, #124]	@ (8004cb4 <motion_on_move_end+0x9c>)
 8004c38:	4b1f      	ldr	r3, [pc, #124]	@ (8004cb8 <motion_on_move_end+0xa0>)
 8004c3a:	9301      	str	r3, [sp, #4]
 8004c3c:	4b1f      	ldr	r3, [pc, #124]	@ (8004cbc <motion_on_move_end+0xa4>)
 8004c3e:	9300      	str	r3, [sp, #0]
 8004c40:	4613      	mov	r3, r2
 8004c42:	f06f 0201 	mvn.w	r2, #1
 8004c46:	2164      	movs	r1, #100	@ 0x64
 8004c48:	2002      	movs	r0, #2
 8004c4a:	f7fd fcdf 	bl	800260c <log_event_auto>
 8004c4e:	e02e      	b.n	8004cae <motion_on_move_end+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 8004c50:	f7fd ff08 	bl	8002a64 <motion_lock>
 8004c54:	60f8      	str	r0, [r7, #12]
    motion_stop_all_axes_locked();
 8004c56:	f7fe f9b5 	bl	8002fc4 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 8004c5a:	f7fe fa09 	bl	8003070 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 8004c5e:	4b18      	ldr	r3, [pc, #96]	@ (8004cc0 <motion_on_move_end+0xa8>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	701a      	strb	r2, [r3, #0]
    g_status.state = MOTION_STOPPING;
 8004c64:	4b17      	ldr	r3, [pc, #92]	@ (8004cc4 <motion_on_move_end+0xac>)
 8004c66:	2204      	movs	r2, #4
 8004c68:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8004c6a:	f7fe f805 	bl	8002c78 <motion_refresh_status_locked>
    motion_unlock(primask);
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f7fd ff09 	bl	8002a86 <motion_unlock>

    motion_send_move_end_response(req.frameId, 1u /* stopped by host */);
 8004c74:	7a3b      	ldrb	r3, [r7, #8]
 8004c76:	2101      	movs	r1, #1
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7fe fcfb 	bl	8003674 <motion_send_move_end_response>

    primask = motion_lock();
 8004c7e:	f7fd fef1 	bl	8002a64 <motion_lock>
 8004c82:	60f8      	str	r0, [r7, #12]
    g_status.state = MOTION_IDLE;
 8004c84:	4b0f      	ldr	r3, [pc, #60]	@ (8004cc4 <motion_on_move_end+0xac>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8004c8a:	f7fd fff5 	bl	8002c78 <motion_refresh_status_locked>
    motion_unlock(primask);
 8004c8e:	68f8      	ldr	r0, [r7, #12]
 8004c90:	f7fd fef9 	bl	8002a86 <motion_unlock>

    LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopped");
 8004c94:	4a07      	ldr	r2, [pc, #28]	@ (8004cb4 <motion_on_move_end+0x9c>)
 8004c96:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc8 <motion_on_move_end+0xb0>)
 8004c98:	9302      	str	r3, [sp, #8]
 8004c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8004ccc <motion_on_move_end+0xb4>)
 8004c9c:	9301      	str	r3, [sp, #4]
 8004c9e:	4b07      	ldr	r3, [pc, #28]	@ (8004cbc <motion_on_move_end+0xa4>)
 8004ca0:	9300      	str	r3, [sp, #0]
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	2102      	movs	r1, #2
 8004ca8:	2002      	movs	r0, #2
 8004caa:	f7fd fcaf 	bl	800260c <log_event_auto>
}
 8004cae:	3710      	adds	r7, #16
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	08010ac0 	.word	0x08010ac0
 8004cb8:	08010be0 	.word	0x08010be0
 8004cbc:	08010b98 	.word	0x08010b98
 8004cc0:	2000016c 	.word	0x2000016c
 8004cc4:	200000d4 	.word	0x200000d4
 8004cc8:	08010d28 	.word	0x08010d28
 8004ccc:	08010bb4 	.word	0x08010bb4

08004cd0 <motion_on_set_origin>:

/* =======================
 *  set_origin e encoder_status (telemetria)
 * ======================= */
void motion_on_set_origin(const uint8_t *frame, uint32_t len) {
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b094      	sub	sp, #80	@ 0x50
 8004cd4:	af04      	add	r7, sp, #16
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
    set_origin_req_t req;
    if (set_origin_req_decoder(frame, len, &req) != PROTO_OK) {
 8004cda:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004cde:	461a      	mov	r2, r3
 8004ce0:	6839      	ldr	r1, [r7, #0]
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7fc f8a7 	bl	8000e36 <set_origin_req_decoder>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00c      	beq.n	8004d08 <motion_on_set_origin+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_origin", "decode_fail");
 8004cee:	4a49      	ldr	r2, [pc, #292]	@ (8004e14 <motion_on_set_origin+0x144>)
 8004cf0:	4b49      	ldr	r3, [pc, #292]	@ (8004e18 <motion_on_set_origin+0x148>)
 8004cf2:	9301      	str	r3, [sp, #4]
 8004cf4:	4b49      	ldr	r3, [pc, #292]	@ (8004e1c <motion_on_set_origin+0x14c>)
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	f06f 0201 	mvn.w	r2, #1
 8004cfe:	2164      	movs	r1, #100	@ 0x64
 8004d00:	2002      	movs	r0, #2
 8004d02:	f7fd fc83 	bl	800260c <log_event_auto>
 8004d06:	e082      	b.n	8004e0e <motion_on_set_origin+0x13e>
        return;
    }
    uint8_t m = req.mask & 0x07u;
 8004d08:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004d0c:	f003 0307 	and.w	r3, r3, #7
 8004d10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004d14:	2300      	movs	r3, #0
 8004d16:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8004d1a:	e046      	b.n	8004daa <motion_on_set_origin+0xda>
        if (m & (1u << axis)) {
 8004d1c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8004d20:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004d24:	fa22 f303 	lsr.w	r3, r2, r3
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d037      	beq.n	8004da0 <motion_on_set_origin+0xd0>
            /* Define base externa como a posição absoluta atual e zera relativo */
            int64_t pos = g_encoder_position[axis];
 8004d30:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004d34:	4a3a      	ldr	r2, [pc, #232]	@ (8004e20 <motion_on_set_origin+0x150>)
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	4413      	add	r3, r2
 8004d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            if (pos > INT32_MAX) pos = INT32_MAX; else if (pos < INT32_MIN) pos = INT32_MIN;
 8004d42:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004d46:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004d4a:	f173 0300 	sbcs.w	r3, r3, #0
 8004d4e:	db06      	blt.n	8004d5e <motion_on_set_origin+0x8e>
 8004d50:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8004d54:	f04f 0300 	mov.w	r3, #0
 8004d58:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8004d5c:	e00c      	b.n	8004d78 <motion_on_set_origin+0xa8>
 8004d5e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004d62:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004d66:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8004d6a:	da05      	bge.n	8004d78 <motion_on_set_origin+0xa8>
 8004d6c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004d70:	f04f 33ff 	mov.w	r3, #4294967295
 8004d74:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            g_origin_base32[axis] = (int32_t)pos;
 8004d78:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004d7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d7e:	4929      	ldr	r1, [pc, #164]	@ (8004e24 <motion_on_set_origin+0x154>)
 8004d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_origin[axis] = g_encoder_position[axis];
 8004d84:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004d88:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8004d8c:	4a24      	ldr	r2, [pc, #144]	@ (8004e20 <motion_on_set_origin+0x150>)
 8004d8e:	00db      	lsls	r3, r3, #3
 8004d90:	4413      	add	r3, r2
 8004d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d96:	4824      	ldr	r0, [pc, #144]	@ (8004e28 <motion_on_set_origin+0x158>)
 8004d98:	00c9      	lsls	r1, r1, #3
 8004d9a:	4401      	add	r1, r0
 8004d9c:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004da0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004da4:	3301      	adds	r3, #1
 8004da6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8004daa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d9b4      	bls.n	8004d1c <motion_on_set_origin+0x4c>
        }
    }
    set_origin_resp_t resp;
    resp.frameId = req.frameId;
 8004db2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004db6:	773b      	strb	r3, [r7, #28]
    resp.x0 = g_origin_base32[AXIS_X];
 8004db8:	4b1a      	ldr	r3, [pc, #104]	@ (8004e24 <motion_on_set_origin+0x154>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	623b      	str	r3, [r7, #32]
    resp.y0 = g_origin_base32[AXIS_Y];
 8004dbe:	4b19      	ldr	r3, [pc, #100]	@ (8004e24 <motion_on_set_origin+0x154>)
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	627b      	str	r3, [r7, #36]	@ 0x24
    resp.z0 = g_origin_base32[AXIS_Z];
 8004dc4:	4b17      	ldr	r3, [pc, #92]	@ (8004e24 <motion_on_set_origin+0x154>)
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t raw[16];
    if (set_origin_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 8004dca:	f107 010c 	add.w	r1, r7, #12
 8004dce:	f107 031c 	add.w	r3, r7, #28
 8004dd2:	2210      	movs	r2, #16
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f7fc fc2c 	bl	8001632 <set_origin_resp_encoder>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d105      	bne.n	8004dec <motion_on_set_origin+0x11c>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8004de0:	f107 030c 	add.w	r3, r7, #12
 8004de4:	2110      	movs	r1, #16
 8004de6:	4618      	mov	r0, r3
 8004de8:	f000 fe16 	bl	8005a18 <app_resp_push>
    }
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_origin", "mask=0x%02X mode=%u", (unsigned)req.mask, (unsigned)req.mode);
 8004dec:	4a09      	ldr	r2, [pc, #36]	@ (8004e14 <motion_on_set_origin+0x144>)
 8004dee:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004df2:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8004df6:	9103      	str	r1, [sp, #12]
 8004df8:	9302      	str	r3, [sp, #8]
 8004dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8004e2c <motion_on_set_origin+0x15c>)
 8004dfc:	9301      	str	r3, [sp, #4]
 8004dfe:	4b07      	ldr	r3, [pc, #28]	@ (8004e1c <motion_on_set_origin+0x14c>)
 8004e00:	9300      	str	r3, [sp, #0]
 8004e02:	4613      	mov	r3, r2
 8004e04:	2200      	movs	r2, #0
 8004e06:	2102      	movs	r1, #2
 8004e08:	2002      	movs	r0, #2
 8004e0a:	f7fd fbff 	bl	800260c <log_event_auto>
}
 8004e0e:	3740      	adds	r7, #64	@ 0x40
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	08010ac0 	.word	0x08010ac0
 8004e18:	08010be0 	.word	0x08010be0
 8004e1c:	08010d30 	.word	0x08010d30
 8004e20:	20002d78 	.word	0x20002d78
 8004e24:	20002dc4 	.word	0x20002dc4
 8004e28:	20002da0 	.word	0x20002da0
 8004e2c:	08010d3c 	.word	0x08010d3c

08004e30 <motion_on_encoder_status>:

void motion_on_encoder_status(const uint8_t *frame, uint32_t len) {
 8004e30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e34:	b09e      	sub	sp, #120	@ 0x78
 8004e36:	af02      	add	r7, sp, #8
 8004e38:	60f8      	str	r0, [r7, #12]
 8004e3a:	60b9      	str	r1, [r7, #8]
    encoder_status_req_t req;
    if (encoder_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8004e3c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004e40:	461a      	mov	r2, r3
 8004e42:	68b9      	ldr	r1, [r7, #8]
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f7fb fc49 	bl	80006dc <encoder_status_req_decoder>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00c      	beq.n	8004e6a <motion_on_encoder_status+0x3a>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "enc_status", "decode_fail");
 8004e50:	4a65      	ldr	r2, [pc, #404]	@ (8004fe8 <motion_on_encoder_status+0x1b8>)
 8004e52:	4b66      	ldr	r3, [pc, #408]	@ (8004fec <motion_on_encoder_status+0x1bc>)
 8004e54:	9301      	str	r3, [sp, #4]
 8004e56:	4b66      	ldr	r3, [pc, #408]	@ (8004ff0 <motion_on_encoder_status+0x1c0>)
 8004e58:	9300      	str	r3, [sp, #0]
 8004e5a:	4613      	mov	r3, r2
 8004e5c:	f06f 0201 	mvn.w	r2, #1
 8004e60:	2164      	movs	r1, #100	@ 0x64
 8004e62:	2002      	movs	r0, #2
 8004e64:	f7fd fbd2 	bl	800260c <log_event_auto>
 8004e68:	e0b9      	b.n	8004fde <motion_on_encoder_status+0x1ae>
        return;
    }
    /* posição_rel = position - origin; posição_abs = origin_base + posição_rel */
    int32_t rel[3];
    int32_t abs[3];
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8004e70:	e080      	b.n	8004f74 <motion_on_encoder_status+0x144>
        int64_t r = g_encoder_position[axis] - g_encoder_origin[axis];
 8004e72:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004e76:	4a5f      	ldr	r2, [pc, #380]	@ (8004ff4 <motion_on_encoder_status+0x1c4>)
 8004e78:	00db      	lsls	r3, r3, #3
 8004e7a:	4413      	add	r3, r2
 8004e7c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004e80:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004e84:	4a5c      	ldr	r2, [pc, #368]	@ (8004ff8 <motion_on_encoder_status+0x1c8>)
 8004e86:	00db      	lsls	r3, r3, #3
 8004e88:	4413      	add	r3, r2
 8004e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8e:	ebb0 0a02 	subs.w	sl, r0, r2
 8004e92:	eb61 0b03 	sbc.w	fp, r1, r3
 8004e96:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
        if (r > INT32_MAX) r = INT32_MAX; else if (r < INT32_MIN) r = INT32_MIN;
 8004e9a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8004e9e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004ea2:	f173 0300 	sbcs.w	r3, r3, #0
 8004ea6:	db06      	blt.n	8004eb6 <motion_on_encoder_status+0x86>
 8004ea8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8004eac:	f04f 0300 	mov.w	r3, #0
 8004eb0:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8004eb4:	e00c      	b.n	8004ed0 <motion_on_encoder_status+0xa0>
 8004eb6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8004eba:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004ebe:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8004ec2:	da05      	bge.n	8004ed0 <motion_on_encoder_status+0xa0>
 8004ec4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8004ecc:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
        rel[axis] = (int32_t)r;
 8004ed0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004ed4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	3368      	adds	r3, #104	@ 0x68
 8004eda:	f107 0108 	add.w	r1, r7, #8
 8004ede:	440b      	add	r3, r1
 8004ee0:	f843 2c28 	str.w	r2, [r3, #-40]
        int64_t a = (int64_t)g_origin_base32[axis] + (int64_t)rel[axis];
 8004ee4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004ee8:	4a44      	ldr	r2, [pc, #272]	@ (8004ffc <motion_on_encoder_status+0x1cc>)
 8004eea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eee:	17da      	asrs	r2, r3, #31
 8004ef0:	461c      	mov	r4, r3
 8004ef2:	4615      	mov	r5, r2
 8004ef4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	3368      	adds	r3, #104	@ 0x68
 8004efc:	f107 0208 	add.w	r2, r7, #8
 8004f00:	4413      	add	r3, r2
 8004f02:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8004f06:	17da      	asrs	r2, r3, #31
 8004f08:	4698      	mov	r8, r3
 8004f0a:	4691      	mov	r9, r2
 8004f0c:	eb14 0308 	adds.w	r3, r4, r8
 8004f10:	603b      	str	r3, [r7, #0]
 8004f12:	eb45 0309 	adc.w	r3, r5, r9
 8004f16:	607b      	str	r3, [r7, #4]
 8004f18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f1c:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        if (a > INT32_MAX) a = INT32_MAX; else if (a < INT32_MIN) a = INT32_MIN;
 8004f20:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004f28:	f173 0300 	sbcs.w	r3, r3, #0
 8004f2c:	db06      	blt.n	8004f3c <motion_on_encoder_status+0x10c>
 8004f2e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8004f32:	f04f 0300 	mov.w	r3, #0
 8004f36:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8004f3a:	e00c      	b.n	8004f56 <motion_on_encoder_status+0x126>
 8004f3c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f40:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004f44:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8004f48:	da05      	bge.n	8004f56 <motion_on_encoder_status+0x126>
 8004f4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f52:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        abs[axis] = (int32_t)a;
 8004f56:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004f5a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	3368      	adds	r3, #104	@ 0x68
 8004f60:	f107 0108 	add.w	r1, r7, #8
 8004f64:	440b      	add	r3, r1
 8004f66:	f843 2c34 	str.w	r2, [r3, #-52]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004f6a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004f6e:	3301      	adds	r3, #1
 8004f70:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8004f74:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004f78:	2b02      	cmp	r3, #2
 8004f7a:	f67f af7a 	bls.w	8004e72 <motion_on_encoder_status+0x42>
    }
    encoder_status_resp_t resp;
    resp.frameId = req.frameId;
 8004f7e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8004f82:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    resp.pidErrX = (uint8_t)g_status.pidErrX;
 8004f86:	4b1e      	ldr	r3, [pc, #120]	@ (8005000 <motion_on_encoder_status+0x1d0>)
 8004f88:	795b      	ldrb	r3, [r3, #5]
 8004f8a:	b25b      	sxtb	r3, r3
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    resp.pidErrY = (uint8_t)g_status.pidErrY;
 8004f92:	4b1b      	ldr	r3, [pc, #108]	@ (8005000 <motion_on_encoder_status+0x1d0>)
 8004f94:	799b      	ldrb	r3, [r3, #6]
 8004f96:	b25b      	sxtb	r3, r3
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    resp.pidErrZ = (uint8_t)g_status.pidErrZ;
 8004f9e:	4b18      	ldr	r3, [pc, #96]	@ (8005000 <motion_on_encoder_status+0x1d0>)
 8004fa0:	79db      	ldrb	r3, [r3, #7]
 8004fa2:	b25b      	sxtb	r3, r3
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    resp.delta = 0; /* opcional */
 8004faa:	2300      	movs	r3, #0
 8004fac:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    resp.absX = abs[AXIS_X];
 8004fb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fb2:	633b      	str	r3, [r7, #48]	@ 0x30
    resp.absY = abs[AXIS_Y];
 8004fb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fb6:	637b      	str	r3, [r7, #52]	@ 0x34
    resp.absZ = abs[AXIS_Z];
 8004fb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fba:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint8_t raw[20];
    if (encoder_status_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 8004fbc:	f107 0114 	add.w	r1, r7, #20
 8004fc0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004fc4:	2214      	movs	r2, #20
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fc f820 	bl	800100c <encoder_status_resp_encoder>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d105      	bne.n	8004fde <motion_on_encoder_status+0x1ae>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8004fd2:	f107 0314 	add.w	r3, r7, #20
 8004fd6:	2114      	movs	r1, #20
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f000 fd1d 	bl	8005a18 <app_resp_push>
    }
}
 8004fde:	3770      	adds	r7, #112	@ 0x70
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fe6:	bf00      	nop
 8004fe8:	08010ac0 	.word	0x08010ac0
 8004fec:	08010be0 	.word	0x08010be0
 8004ff0:	08010d50 	.word	0x08010d50
 8004ff4:	20002d78 	.word	0x20002d78
 8004ff8:	20002da0 	.word	0x20002da0
 8004ffc:	20002dc4 	.word	0x20002dc4
 8005000:	200000d4 	.word	0x200000d4

08005004 <motion_on_set_microsteps>:

void motion_on_set_microsteps(const uint8_t *frame, uint32_t len) {
 8005004:	b580      	push	{r7, lr}
 8005006:	b088      	sub	sp, #32
 8005008:	af04      	add	r7, sp, #16
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
    set_microsteps_req_t req;
    if (set_microsteps_req_decoder(frame, len, &req) != PROTO_OK) {
 800500e:	f107 0308 	add.w	r3, r7, #8
 8005012:	461a      	mov	r2, r3
 8005014:	6839      	ldr	r1, [r7, #0]
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7fb fe92 	bl	8000d40 <set_microsteps_req_decoder>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00c      	beq.n	800503c <motion_on_set_microsteps+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps", "decode_fail");
 8005022:	4a20      	ldr	r2, [pc, #128]	@ (80050a4 <motion_on_set_microsteps+0xa0>)
 8005024:	4b20      	ldr	r3, [pc, #128]	@ (80050a8 <motion_on_set_microsteps+0xa4>)
 8005026:	9301      	str	r3, [sp, #4]
 8005028:	4b20      	ldr	r3, [pc, #128]	@ (80050ac <motion_on_set_microsteps+0xa8>)
 800502a:	9300      	str	r3, [sp, #0]
 800502c:	4613      	mov	r3, r2
 800502e:	f06f 0201 	mvn.w	r2, #1
 8005032:	2164      	movs	r1, #100	@ 0x64
 8005034:	2002      	movs	r0, #2
 8005036:	f7fd fae9 	bl	800260c <log_event_auto>
        return;
 800503a:	e02f      	b.n	800509c <motion_on_set_microsteps+0x98>
    }
    if (g_status.state == MOTION_RUNNING) {
 800503c:	4b1c      	ldr	r3, [pc, #112]	@ (80050b0 <motion_on_set_microsteps+0xac>)
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b02      	cmp	r3, #2
 8005044:	d10c      	bne.n	8005060 <motion_on_set_microsteps+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps", "busy_running");
 8005046:	4a17      	ldr	r2, [pc, #92]	@ (80050a4 <motion_on_set_microsteps+0xa0>)
 8005048:	4b1a      	ldr	r3, [pc, #104]	@ (80050b4 <motion_on_set_microsteps+0xb0>)
 800504a:	9301      	str	r3, [sp, #4]
 800504c:	4b17      	ldr	r3, [pc, #92]	@ (80050ac <motion_on_set_microsteps+0xa8>)
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	4613      	mov	r3, r2
 8005052:	f06f 0203 	mvn.w	r2, #3
 8005056:	2164      	movs	r1, #100	@ 0x64
 8005058:	2002      	movs	r0, #2
 800505a:	f7fd fad7 	bl	800260c <log_event_auto>
        return;
 800505e:	e01d      	b.n	800509c <motion_on_set_microsteps+0x98>
    }
    uint16_t ms = (req.microsteps == 0u) ? 1u : req.microsteps;
 8005060:	897b      	ldrh	r3, [r7, #10]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d001      	beq.n	800506a <motion_on_set_microsteps+0x66>
 8005066:	897b      	ldrh	r3, [r7, #10]
 8005068:	e000      	b.n	800506c <motion_on_set_microsteps+0x68>
 800506a:	2301      	movs	r3, #1
 800506c:	81fb      	strh	r3, [r7, #14]
    if (ms > 256u) ms = 256u;
 800506e:	89fb      	ldrh	r3, [r7, #14]
 8005070:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005074:	d902      	bls.n	800507c <motion_on_set_microsteps+0x78>
 8005076:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800507a:	81fb      	strh	r3, [r7, #14]
    g_microstep_factor = ms;
 800507c:	4a0e      	ldr	r2, [pc, #56]	@ (80050b8 <motion_on_set_microsteps+0xb4>)
 800507e:	89fb      	ldrh	r3, [r7, #14]
 8005080:	8013      	strh	r3, [r2, #0]
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps", "ms=%u", (unsigned)ms);
 8005082:	4a08      	ldr	r2, [pc, #32]	@ (80050a4 <motion_on_set_microsteps+0xa0>)
 8005084:	89fb      	ldrh	r3, [r7, #14]
 8005086:	9302      	str	r3, [sp, #8]
 8005088:	4b0c      	ldr	r3, [pc, #48]	@ (80050bc <motion_on_set_microsteps+0xb8>)
 800508a:	9301      	str	r3, [sp, #4]
 800508c:	4b07      	ldr	r3, [pc, #28]	@ (80050ac <motion_on_set_microsteps+0xa8>)
 800508e:	9300      	str	r3, [sp, #0]
 8005090:	4613      	mov	r3, r2
 8005092:	2200      	movs	r2, #0
 8005094:	2102      	movs	r1, #2
 8005096:	2002      	movs	r0, #2
 8005098:	f7fd fab8 	bl	800260c <log_event_auto>
}
 800509c:	3710      	adds	r7, #16
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	08010ac0 	.word	0x08010ac0
 80050a8:	08010be0 	.word	0x08010be0
 80050ac:	08010d5c 	.word	0x08010d5c
 80050b0:	200000d4 	.word	0x200000d4
 80050b4:	08010d6c 	.word	0x08010d6c
 80050b8:	20000010 	.word	0x20000010
 80050bc:	08010d7c 	.word	0x08010d7c

080050c0 <motion_demo_set_continuous>:
    }
    motion_unlock(primask);
}

void motion_demo_set_continuous(uint8_t enable)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b086      	sub	sp, #24
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	4603      	mov	r3, r0
 80050c8:	71fb      	strb	r3, [r7, #7]
    uint32_t primask = motion_lock();
 80050ca:	f7fd fccb 	bl	8002a64 <motion_lock>
 80050ce:	6138      	str	r0, [r7, #16]
    g_demo_continuous = (enable ? 1u : 0u);
 80050d0:	79fb      	ldrb	r3, [r7, #7]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <motion_demo_set_continuous+0x1a>
 80050d6:	2201      	movs	r2, #1
 80050d8:	e000      	b.n	80050dc <motion_demo_set_continuous+0x1c>
 80050da:	2200      	movs	r2, #0
 80050dc:	4b48      	ldr	r3, [pc, #288]	@ (8005200 <motion_demo_set_continuous+0x140>)
 80050de:	701a      	strb	r2, [r3, #0]

    if (g_demo_continuous) {
 80050e0:	4b47      	ldr	r3, [pc, #284]	@ (8005200 <motion_demo_set_continuous+0x140>)
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d077      	beq.n	80051da <motion_demo_set_continuous+0x11a>
        g_has_active_segment = 1u;
 80050ea:	4b46      	ldr	r3, [pc, #280]	@ (8005204 <motion_demo_set_continuous+0x144>)
 80050ec:	2201      	movs	r2, #1
 80050ee:	701a      	strb	r2, [r3, #0]

        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80050f0:	2300      	movs	r3, #0
 80050f2:	75fb      	strb	r3, [r7, #23]
 80050f4:	e068      	b.n	80051c8 <motion_demo_set_continuous+0x108>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80050f6:	7dfa      	ldrb	r2, [r7, #23]
 80050f8:	4613      	mov	r3, r2
 80050fa:	005b      	lsls	r3, r3, #1
 80050fc:	4413      	add	r3, r2
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	4a41      	ldr	r2, [pc, #260]	@ (8005208 <motion_demo_set_continuous+0x148>)
 8005102:	4413      	add	r3, r2
 8005104:	60fb      	str	r3, [r7, #12]

            ax->total_steps       = 0xFFFFFFFFu; 
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f04f 32ff 	mov.w	r2, #4294967295
 800510c:	601a      	str	r2, [r3, #0]
            ax->target_steps      = 0u;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2200      	movs	r2, #0
 8005112:	605a      	str	r2, [r3, #4]
            ax->emitted_steps     = 0u;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2200      	movs	r2, #0
 8005118:	609a      	str	r2, [r3, #8]

            /* tabela em "k steps/s" (~1 kHz) -> converte para steps/s */
            uint16_t vtab         = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 800511a:	4b3c      	ldr	r3, [pc, #240]	@ (800520c <motion_demo_set_continuous+0x14c>)
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	b2db      	uxtb	r3, r3
 8005120:	f003 0303 	and.w	r3, r3, #3
 8005124:	4a3a      	ldr	r2, [pc, #232]	@ (8005210 <motion_demo_set_continuous+0x150>)
 8005126:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800512a:	817b      	strh	r3, [r7, #10]
            ax->velocity_per_tick = vtab;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	897a      	ldrh	r2, [r7, #10]
 8005130:	819a      	strh	r2, [r3, #12]
            ax->v_target_sps      = ((uint32_t)vtab) * 1000u;
 8005132:	897b      	ldrh	r3, [r7, #10]
 8005134:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005138:	fb03 f202 	mul.w	r2, r3, r2
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	621a      	str	r2, [r3, #32]
            if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005148:	4293      	cmp	r3, r2
 800514a:	d903      	bls.n	8005154 <motion_demo_set_continuous+0x94>
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005152:	621a      	str	r2, [r3, #32]
            ax->v_actual_sps      = 0u;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	625a      	str	r2, [r3, #36]	@ 0x24
            ax->accel_sps2        = DEMO_ACCEL_SPS2;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	4a2d      	ldr	r2, [pc, #180]	@ (8005214 <motion_demo_set_continuous+0x154>)
 800515e:	629a      	str	r2, [r3, #40]	@ 0x28

            ax->dda_accum_q16     = 0u;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2200      	movs	r2, #0
 8005164:	619a      	str	r2, [r3, #24]
            ax->dda_inc_q16       = 0u;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	61da      	str	r2, [r3, #28]

            ax->step_high         = 0u;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2200      	movs	r2, #0
 8005170:	751a      	strb	r2, [r3, #20]
            ax->step_low          = 0u;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	755a      	strb	r2, [r3, #21]
            ax->en_settle_ticks   = MOTION_ENABLE_SETTLE_TICKS;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2202      	movs	r2, #2
 800517c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

            motion_hw_step_low(axis);
 8005188:	7dfb      	ldrb	r3, [r7, #23]
 800518a:	4618      	mov	r0, r3
 800518c:	f7fd fbd8 	bl	8002940 <motion_hw_step_low>
            motion_hw_set_dir(axis, 1u);     /* forward */
 8005190:	7dfb      	ldrb	r3, [r7, #23]
 8005192:	2101      	movs	r1, #1
 8005194:	4618      	mov	r0, r3
 8005196:	f7fd fb2f 	bl	80027f8 <motion_hw_set_dir>
            motion_hw_enable(axis, 1u);      /* ativo em baixo no TMC5160 */
 800519a:	7dfb      	ldrb	r3, [r7, #23]
 800519c:	2101      	movs	r1, #1
 800519e:	4618      	mov	r0, r3
 80051a0:	f7fd fb6a 	bl	8002878 <motion_hw_enable>
            /* Não zera origem automaticamente; mantém a referência definida via set_origin */
            g_encoder_delta_tick[axis] = 0;
 80051a4:	7dfb      	ldrb	r3, [r7, #23]
 80051a6:	4a1c      	ldr	r2, [pc, #112]	@ (8005218 <motion_demo_set_continuous+0x158>)
 80051a8:	2100      	movs	r1, #0
 80051aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_pi_i_accum[axis] = 0;
 80051ae:	7dfb      	ldrb	r3, [r7, #23]
 80051b0:	4a1a      	ldr	r2, [pc, #104]	@ (800521c <motion_demo_set_continuous+0x15c>)
 80051b2:	2100      	movs	r1, #0
 80051b4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_pi_prev_err[axis] = 0;
 80051b8:	7dfb      	ldrb	r3, [r7, #23]
 80051ba:	4a19      	ldr	r2, [pc, #100]	@ (8005220 <motion_demo_set_continuous+0x160>)
 80051bc:	2100      	movs	r1, #0
 80051be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80051c2:	7dfb      	ldrb	r3, [r7, #23]
 80051c4:	3301      	adds	r3, #1
 80051c6:	75fb      	strb	r3, [r7, #23]
 80051c8:	7dfb      	ldrb	r3, [r7, #23]
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d993      	bls.n	80050f6 <motion_demo_set_continuous+0x36>
        }
        g_status.state = MOTION_RUNNING;
 80051ce:	4b15      	ldr	r3, [pc, #84]	@ (8005224 <motion_demo_set_continuous+0x164>)
 80051d0:	2202      	movs	r2, #2
 80051d2:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 80051d4:	f7fd fd50 	bl	8002c78 <motion_refresh_status_locked>
 80051d8:	e00b      	b.n	80051f2 <motion_demo_set_continuous+0x132>
    } else {
        motion_stop_all_axes_locked();
 80051da:	f7fd fef3 	bl	8002fc4 <motion_stop_all_axes_locked>
        motion_queue_clear_locked();
 80051de:	f7fd ff47 	bl	8003070 <motion_queue_clear_locked>
        g_has_active_segment = 0u;
 80051e2:	4b08      	ldr	r3, [pc, #32]	@ (8005204 <motion_demo_set_continuous+0x144>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	701a      	strb	r2, [r3, #0]
        g_status.state = MOTION_IDLE;
 80051e8:	4b0e      	ldr	r3, [pc, #56]	@ (8005224 <motion_demo_set_continuous+0x164>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 80051ee:	f7fd fd43 	bl	8002c78 <motion_refresh_status_locked>
    }
    motion_unlock(primask);
 80051f2:	6938      	ldr	r0, [r7, #16]
 80051f4:	f7fd fc47 	bl	8002a86 <motion_unlock>
}
 80051f8:	bf00      	nop
 80051fa:	3718      	adds	r7, #24
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	20002e68 	.word	0x20002e68
 8005204:	2000016c 	.word	0x2000016c
 8005208:	200000dc 	.word	0x200000dc
 800520c:	20000012 	.word	0x20000012
 8005210:	0801110c 	.word	0x0801110c
 8005214:	00030d40 	.word	0x00030d40
 8005218:	20002db8 	.word	0x20002db8
 800521c:	20002de8 	.word	0x20002de8
 8005220:	20002df4 	.word	0x20002df4
 8005224:	200000d4 	.word	0x200000d4

08005228 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
    if (!htim) return;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00f      	beq.n	8005256 <HAL_TIM_PeriodElapsedCallback+0x2e>
    if (htim->Instance == TIM6) {
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a09      	ldr	r2, [pc, #36]	@ (8005260 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d102      	bne.n	8005246 <HAL_TIM_PeriodElapsedCallback+0x1e>
        motion_on_tim6_tick();
 8005240:	f7fe fb58 	bl	80038f4 <motion_on_tim6_tick>
 8005244:	e008      	b.n	8005258 <HAL_TIM_PeriodElapsedCallback+0x30>
    } else if (htim->Instance == TIM7) {
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a06      	ldr	r2, [pc, #24]	@ (8005264 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d103      	bne.n	8005258 <HAL_TIM_PeriodElapsedCallback+0x30>
        motion_on_tim7_tick();
 8005250:	f7fe fe4e 	bl	8003ef0 <motion_on_tim7_tick>
 8005254:	e000      	b.n	8005258 <HAL_TIM_PeriodElapsedCallback+0x30>
    if (!htim) return;
 8005256:	bf00      	nop
    } else {
        (void)htim;
    }
}
 8005258:	3708      	adds	r7, #8
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	40001000 	.word	0x40001000
 8005264:	40001400 	.word	0x40001400

08005268 <motion_emergency_stop>:

void motion_emergency_stop(void)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b082      	sub	sp, #8
 800526c:	af00      	add	r7, sp, #0
    uint32_t primask = motion_lock();
 800526e:	f7fd fbf9 	bl	8002a64 <motion_lock>
 8005272:	6078      	str	r0, [r7, #4]

    g_demo_continuous = 0u;
 8005274:	4b15      	ldr	r3, [pc, #84]	@ (80052cc <motion_emergency_stop+0x64>)
 8005276:	2200      	movs	r2, #0
 8005278:	701a      	strb	r2, [r3, #0]
    motion_stop_all_axes_locked();
 800527a:	f7fd fea3 	bl	8002fc4 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 800527e:	f7fd fef7 	bl	8003070 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 8005282:	4b13      	ldr	r3, [pc, #76]	@ (80052d0 <motion_emergency_stop+0x68>)
 8005284:	2200      	movs	r2, #0
 8005286:	701a      	strb	r2, [r3, #0]

    g_status.state = MOTION_STOPPING;
 8005288:	4b12      	ldr	r3, [pc, #72]	@ (80052d4 <motion_emergency_stop+0x6c>)
 800528a:	2204      	movs	r2, #4
 800528c:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 800528e:	f7fd fcf3 	bl	8002c78 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7fd fbf7 	bl	8002a86 <motion_unlock>

    primask = motion_lock();
 8005298:	f7fd fbe4 	bl	8002a64 <motion_lock>
 800529c:	6078      	str	r0, [r7, #4]
    g_status.state = MOTION_IDLE;
 800529e:	4b0d      	ldr	r3, [pc, #52]	@ (80052d4 <motion_emergency_stop+0x6c>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80052a4:	f7fd fce8 	bl	8002c78 <motion_refresh_status_locked>
    motion_unlock(primask);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f7fd fbec 	bl	8002a86 <motion_unlock>
    /* Notifica término por emergência (se houver frame ativo) */
    if (g_active_frame_id) {
 80052ae:	4b0a      	ldr	r3, [pc, #40]	@ (80052d8 <motion_emergency_stop+0x70>)
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d005      	beq.n	80052c2 <motion_emergency_stop+0x5a>
        motion_send_move_end_response(g_active_frame_id, 2u /* emergency */);
 80052b6:	4b08      	ldr	r3, [pc, #32]	@ (80052d8 <motion_emergency_stop+0x70>)
 80052b8:	781b      	ldrb	r3, [r3, #0]
 80052ba:	2102      	movs	r1, #2
 80052bc:	4618      	mov	r0, r3
 80052be:	f7fe f9d9 	bl	8003674 <motion_send_move_end_response>
    }
}
 80052c2:	bf00      	nop
 80052c4:	3708      	adds	r7, #8
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop
 80052cc:	20002e68 	.word	0x20002e68
 80052d0:	2000016c 	.word	0x2000016c
 80052d4:	200000d4 	.word	0x200000d4
 80052d8:	20002d74 	.word	0x20002d74

080052dc <motion_demo_is_active>:

uint8_t motion_demo_is_active(void)
{
 80052dc:	b480      	push	{r7}
 80052de:	af00      	add	r7, sp, #0
    return g_demo_continuous ? 1u : 0u;
 80052e0:	4b06      	ldr	r3, [pc, #24]	@ (80052fc <motion_demo_is_active+0x20>)
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <motion_demo_is_active+0x12>
 80052ea:	2301      	movs	r3, #1
 80052ec:	e000      	b.n	80052f0 <motion_demo_is_active+0x14>
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	20002e68 	.word	0x20002e68

08005300 <motion_demo_cycle_speed>:

void motion_demo_cycle_speed(void)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
    g_demo_speed_idx = (uint8_t)((g_demo_speed_idx + 1u) & 0x3u);
 8005306:	4b2d      	ldr	r3, [pc, #180]	@ (80053bc <motion_demo_cycle_speed+0xbc>)
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	b2db      	uxtb	r3, r3
 800530c:	3301      	adds	r3, #1
 800530e:	b2db      	uxtb	r3, r3
 8005310:	f003 0303 	and.w	r3, r3, #3
 8005314:	b2da      	uxtb	r2, r3
 8005316:	4b29      	ldr	r3, [pc, #164]	@ (80053bc <motion_demo_cycle_speed+0xbc>)
 8005318:	701a      	strb	r2, [r3, #0]

    /* Se demo  ativo, atualiza v_target_sps imediatamente (rampa cuida do resto) */
    if (g_demo_continuous) {
 800531a:	4b29      	ldr	r3, [pc, #164]	@ (80053c0 <motion_demo_cycle_speed+0xc0>)
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	b2db      	uxtb	r3, r3
 8005320:	2b00      	cmp	r3, #0
 8005322:	d047      	beq.n	80053b4 <motion_demo_cycle_speed+0xb4>
        uint16_t vtab = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 8005324:	4b25      	ldr	r3, [pc, #148]	@ (80053bc <motion_demo_cycle_speed+0xbc>)
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	b2db      	uxtb	r3, r3
 800532a:	f003 0303 	and.w	r3, r3, #3
 800532e:	4a25      	ldr	r2, [pc, #148]	@ (80053c4 <motion_demo_cycle_speed+0xc4>)
 8005330:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005334:	80bb      	strh	r3, [r7, #4]
        uint32_t primask = motion_lock();
 8005336:	f7fd fb95 	bl	8002a64 <motion_lock>
 800533a:	6038      	str	r0, [r7, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800533c:	2300      	movs	r3, #0
 800533e:	71fb      	strb	r3, [r7, #7]
 8005340:	e032      	b.n	80053a8 <motion_demo_cycle_speed+0xa8>
            g_axis_state[axis].velocity_per_tick = vtab;
 8005342:	79fa      	ldrb	r2, [r7, #7]
 8005344:	4920      	ldr	r1, [pc, #128]	@ (80053c8 <motion_demo_cycle_speed+0xc8>)
 8005346:	4613      	mov	r3, r2
 8005348:	005b      	lsls	r3, r3, #1
 800534a:	4413      	add	r3, r2
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	440b      	add	r3, r1
 8005350:	330c      	adds	r3, #12
 8005352:	88ba      	ldrh	r2, [r7, #4]
 8005354:	801a      	strh	r2, [r3, #0]
            g_axis_state[axis].v_target_sps      = ((uint32_t)vtab) * 1000u;
 8005356:	88bb      	ldrh	r3, [r7, #4]
 8005358:	79fa      	ldrb	r2, [r7, #7]
 800535a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800535e:	fb03 f101 	mul.w	r1, r3, r1
 8005362:	4819      	ldr	r0, [pc, #100]	@ (80053c8 <motion_demo_cycle_speed+0xc8>)
 8005364:	4613      	mov	r3, r2
 8005366:	005b      	lsls	r3, r3, #1
 8005368:	4413      	add	r3, r2
 800536a:	011b      	lsls	r3, r3, #4
 800536c:	4403      	add	r3, r0
 800536e:	3320      	adds	r3, #32
 8005370:	6019      	str	r1, [r3, #0]
            if (g_axis_state[axis].v_target_sps > MOTION_MAX_SPS) g_axis_state[axis].v_target_sps = MOTION_MAX_SPS;
 8005372:	79fa      	ldrb	r2, [r7, #7]
 8005374:	4914      	ldr	r1, [pc, #80]	@ (80053c8 <motion_demo_cycle_speed+0xc8>)
 8005376:	4613      	mov	r3, r2
 8005378:	005b      	lsls	r3, r3, #1
 800537a:	4413      	add	r3, r2
 800537c:	011b      	lsls	r3, r3, #4
 800537e:	440b      	add	r3, r1
 8005380:	3320      	adds	r3, #32
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005388:	4293      	cmp	r3, r2
 800538a:	d90a      	bls.n	80053a2 <motion_demo_cycle_speed+0xa2>
 800538c:	79fa      	ldrb	r2, [r7, #7]
 800538e:	490e      	ldr	r1, [pc, #56]	@ (80053c8 <motion_demo_cycle_speed+0xc8>)
 8005390:	4613      	mov	r3, r2
 8005392:	005b      	lsls	r3, r3, #1
 8005394:	4413      	add	r3, r2
 8005396:	011b      	lsls	r3, r3, #4
 8005398:	440b      	add	r3, r1
 800539a:	3320      	adds	r3, #32
 800539c:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80053a0:	601a      	str	r2, [r3, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80053a2:	79fb      	ldrb	r3, [r7, #7]
 80053a4:	3301      	adds	r3, #1
 80053a6:	71fb      	strb	r3, [r7, #7]
 80053a8:	79fb      	ldrb	r3, [r7, #7]
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d9c9      	bls.n	8005342 <motion_demo_cycle_speed+0x42>
        }
        motion_unlock(primask);
 80053ae:	6838      	ldr	r0, [r7, #0]
 80053b0:	f7fd fb69 	bl	8002a86 <motion_unlock>
    }
}
 80053b4:	bf00      	nop
 80053b6:	3708      	adds	r7, #8
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}
 80053bc:	20000012 	.word	0x20000012
 80053c0:	20002e68 	.word	0x20002e68
 80053c4:	0801110c 	.word	0x0801110c
 80053c8:	200000dc 	.word	0x200000dc

080053cc <probe_service_init>:

LOG_SVC_DEFINE(LOG_SVC_PROBE, "probe");

static probe_status_t g_probe;

void probe_service_init(void) {
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af04      	add	r7, sp, #16
	g_probe.axis_done_mask = 0;
 80053d2:	4b0e      	ldr	r3, [pc, #56]	@ (800540c <probe_service_init+0x40>)
 80053d4:	2200      	movs	r2, #0
 80053d6:	701a      	strb	r2, [r3, #0]
	g_probe.error_flags = 0;
 80053d8:	4b0c      	ldr	r3, [pc, #48]	@ (800540c <probe_service_init+0x40>)
 80053da:	2200      	movs	r2, #0
 80053dc:	705a      	strb	r2, [r3, #1]
	g_probe.latched_pos_x = g_probe.latched_pos_y = g_probe.latched_pos_z = 0;
 80053de:	2300      	movs	r3, #0
 80053e0:	4a0a      	ldr	r2, [pc, #40]	@ (800540c <probe_service_init+0x40>)
 80053e2:	60d3      	str	r3, [r2, #12]
 80053e4:	4a09      	ldr	r2, [pc, #36]	@ (800540c <probe_service_init+0x40>)
 80053e6:	6093      	str	r3, [r2, #8]
 80053e8:	4a08      	ldr	r2, [pc, #32]	@ (800540c <probe_service_init+0x40>)
 80053ea:	6053      	str	r3, [r2, #4]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 80053ec:	4a08      	ldr	r2, [pc, #32]	@ (8005410 <probe_service_init+0x44>)
 80053ee:	4b09      	ldr	r3, [pc, #36]	@ (8005414 <probe_service_init+0x48>)
 80053f0:	9302      	str	r3, [sp, #8]
 80053f2:	4b09      	ldr	r3, [pc, #36]	@ (8005418 <probe_service_init+0x4c>)
 80053f4:	9301      	str	r3, [sp, #4]
 80053f6:	4b09      	ldr	r3, [pc, #36]	@ (800541c <probe_service_init+0x50>)
 80053f8:	9300      	str	r3, [sp, #0]
 80053fa:	4613      	mov	r3, r2
 80053fc:	2200      	movs	r2, #0
 80053fe:	2100      	movs	r1, #0
 8005400:	2004      	movs	r0, #4
 8005402:	f7fd f903 	bl	800260c <log_event_auto>
}
 8005406:	bf00      	nop
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}
 800540c:	20002e6c 	.word	0x20002e6c
 8005410:	08010d84 	.word	0x08010d84
 8005414:	08010d8c 	.word	0x08010d8c
 8005418:	08010d90 	.word	0x08010d90
 800541c:	08010d94 	.word	0x08010d94

08005420 <probe_on_move_probe_level>:
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af04      	add	r7, sp, #16
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 800542a:	4a08      	ldr	r2, [pc, #32]	@ (800544c <probe_on_move_probe_level+0x2c>)
 800542c:	4b08      	ldr	r3, [pc, #32]	@ (8005450 <probe_on_move_probe_level+0x30>)
 800542e:	9302      	str	r3, [sp, #8]
 8005430:	4b08      	ldr	r3, [pc, #32]	@ (8005454 <probe_on_move_probe_level+0x34>)
 8005432:	9301      	str	r3, [sp, #4]
 8005434:	4b08      	ldr	r3, [pc, #32]	@ (8005458 <probe_on_move_probe_level+0x38>)
 8005436:	9300      	str	r3, [sp, #0]
 8005438:	4613      	mov	r3, r2
 800543a:	2200      	movs	r2, #0
 800543c:	2101      	movs	r1, #1
 800543e:	2004      	movs	r0, #4
 8005440:	f7fd f8e4 	bl	800260c <log_event_auto>
}
 8005444:	bf00      	nop
 8005446:	3708      	adds	r7, #8
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}
 800544c:	08010d84 	.word	0x08010d84
 8005450:	08010d9c 	.word	0x08010d9c
 8005454:	08010d90 	.word	0x08010d90
 8005458:	08010dac 	.word	0x08010dac

0800545c <safety_service_init>:

LOG_SVC_DEFINE(LOG_SVC_SAFETY, "safety");

static volatile safety_state_t g_state = SAFETY_NORMAL;

void safety_service_init(void) {
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af04      	add	r7, sp, #16
	g_state = SAFETY_NORMAL;
 8005462:	4b09      	ldr	r3, [pc, #36]	@ (8005488 <safety_service_init+0x2c>)
 8005464:	2200      	movs	r2, #0
 8005466:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "normal");
 8005468:	4a08      	ldr	r2, [pc, #32]	@ (800548c <safety_service_init+0x30>)
 800546a:	4b09      	ldr	r3, [pc, #36]	@ (8005490 <safety_service_init+0x34>)
 800546c:	9302      	str	r3, [sp, #8]
 800546e:	4b09      	ldr	r3, [pc, #36]	@ (8005494 <safety_service_init+0x38>)
 8005470:	9301      	str	r3, [sp, #4]
 8005472:	4b09      	ldr	r3, [pc, #36]	@ (8005498 <safety_service_init+0x3c>)
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	4613      	mov	r3, r2
 8005478:	2200      	movs	r2, #0
 800547a:	2100      	movs	r1, #0
 800547c:	2005      	movs	r0, #5
 800547e:	f7fd f8c5 	bl	800260c <log_event_auto>
}
 8005482:	bf00      	nop
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}
 8005488:	20002e7c 	.word	0x20002e7c
 800548c:	08010dc0 	.word	0x08010dc0
 8005490:	08010dc8 	.word	0x08010dc8
 8005494:	08010dd0 	.word	0x08010dd0
 8005498:	08010dd4 	.word	0x08010dd4

0800549c <safety_estop_assert>:
void safety_estop_assert(void) {
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af04      	add	r7, sp, #16
	g_state = SAFETY_ESTOP;
 80054a2:	4b09      	ldr	r3, [pc, #36]	@ (80054c8 <safety_estop_assert+0x2c>)
 80054a4:	2201      	movs	r2, #1
 80054a6:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_ASSERT, PROTO_OK, "estop", "assert");
 80054a8:	4a08      	ldr	r2, [pc, #32]	@ (80054cc <safety_estop_assert+0x30>)
 80054aa:	4b09      	ldr	r3, [pc, #36]	@ (80054d0 <safety_estop_assert+0x34>)
 80054ac:	9302      	str	r3, [sp, #8]
 80054ae:	4b09      	ldr	r3, [pc, #36]	@ (80054d4 <safety_estop_assert+0x38>)
 80054b0:	9301      	str	r3, [sp, #4]
 80054b2:	4b09      	ldr	r3, [pc, #36]	@ (80054d8 <safety_estop_assert+0x3c>)
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	4613      	mov	r3, r2
 80054b8:	2200      	movs	r2, #0
 80054ba:	210a      	movs	r1, #10
 80054bc:	2005      	movs	r0, #5
 80054be:	f7fd f8a5 	bl	800260c <log_event_auto>
}
 80054c2:	bf00      	nop
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	20002e7c 	.word	0x20002e7c
 80054cc:	08010dc0 	.word	0x08010dc0
 80054d0:	08010ddc 	.word	0x08010ddc
 80054d4:	08010dd0 	.word	0x08010dd0
 80054d8:	08010de4 	.word	0x08010de4

080054dc <safety_estop_release>:
void safety_estop_release(void) {
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af04      	add	r7, sp, #16
	if (g_state == SAFETY_ESTOP)
 80054e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005514 <safety_estop_release+0x38>)
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d102      	bne.n	80054f2 <safety_estop_release+0x16>
		g_state = SAFETY_RECOVERY_WAIT;
 80054ec:	4b09      	ldr	r3, [pc, #36]	@ (8005514 <safety_estop_release+0x38>)
 80054ee:	2202      	movs	r2, #2
 80054f0:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_RELEASE, PROTO_OK, "estop", "release");
 80054f2:	4a09      	ldr	r2, [pc, #36]	@ (8005518 <safety_estop_release+0x3c>)
 80054f4:	4b09      	ldr	r3, [pc, #36]	@ (800551c <safety_estop_release+0x40>)
 80054f6:	9302      	str	r3, [sp, #8]
 80054f8:	4b09      	ldr	r3, [pc, #36]	@ (8005520 <safety_estop_release+0x44>)
 80054fa:	9301      	str	r3, [sp, #4]
 80054fc:	4b09      	ldr	r3, [pc, #36]	@ (8005524 <safety_estop_release+0x48>)
 80054fe:	9300      	str	r3, [sp, #0]
 8005500:	4613      	mov	r3, r2
 8005502:	2200      	movs	r2, #0
 8005504:	210b      	movs	r1, #11
 8005506:	2005      	movs	r0, #5
 8005508:	f7fd f880 	bl	800260c <log_event_auto>
}
 800550c:	bf00      	nop
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	20002e7c 	.word	0x20002e7c
 8005518:	08010dc0 	.word	0x08010dc0
 800551c:	08010dec 	.word	0x08010dec
 8005520:	08010dd0 	.word	0x08010dd0
 8005524:	08010de4 	.word	0x08010de4

08005528 <safety_is_safe>:
int safety_is_safe(void) {
 8005528:	b480      	push	{r7}
 800552a:	af00      	add	r7, sp, #0
	return g_state == SAFETY_NORMAL;
 800552c:	4b06      	ldr	r3, [pc, #24]	@ (8005548 <safety_is_safe+0x20>)
 800552e:	781b      	ldrb	r3, [r3, #0]
 8005530:	b2db      	uxtb	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	bf0c      	ite	eq
 8005536:	2301      	moveq	r3, #1
 8005538:	2300      	movne	r3, #0
 800553a:	b2db      	uxtb	r3, r3
}
 800553c:	4618      	mov	r0, r3
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	20002e7c 	.word	0x20002e7c

0800554c <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8005558:	6879      	ldr	r1, [r7, #4]
 800555a:	68b8      	ldr	r0, [r7, #8]
 800555c:	f7ff f90e 	bl	800477c <motion_on_move_queue_add>
}
 8005560:	bf00      	nop
 8005562:	3710      	adds	r7, #16
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8005574:	6879      	ldr	r1, [r7, #4]
 8005576:	68b8      	ldr	r0, [r7, #8]
 8005578:	f7ff f9c4 	bl	8004904 <motion_on_move_queue_status>
}
 800557c:	bf00      	nop
 800557e:	3710      	adds	r7, #16
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 8005590:	6879      	ldr	r1, [r7, #4]
 8005592:	68b8      	ldr	r0, [r7, #8]
 8005594:	f7ff fa0e 	bl	80049b4 <motion_on_start_move>
}
 8005598:	bf00      	nop
 800559a:	3710      	adds	r7, #16
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 80055ac:	6879      	ldr	r1, [r7, #4]
 80055ae:	68b8      	ldr	r0, [r7, #8]
 80055b0:	f7fc fb00 	bl	8001bb4 <home_on_move_home>
}
 80055b4:	bf00      	nop
 80055b6:	3710      	adds	r7, #16
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 80055c8:	6879      	ldr	r1, [r7, #4]
 80055ca:	68b8      	ldr	r0, [r7, #8]
 80055cc:	f7ff ff28 	bl	8005420 <probe_on_move_probe_level>
}
 80055d0:	bf00      	nop
 80055d2:	3710      	adds	r7, #16
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 80055e4:	6879      	ldr	r1, [r7, #4]
 80055e6:	68b8      	ldr	r0, [r7, #8]
 80055e8:	f7ff fb16 	bl	8004c18 <motion_on_move_end>
}
 80055ec:	bf00      	nop
 80055ee:	3710      	adds	r7, #16
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 8005600:	6879      	ldr	r1, [r7, #4]
 8005602:	68b8      	ldr	r0, [r7, #8]
 8005604:	f7fc fe3a 	bl	800227c <led_on_led_ctrl>
}
 8005608:	bf00      	nop
 800560a:	3710      	adds	r7, #16
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 8005610:	b480      	push	{r7}
 8005612:	b085      	sub	sp, #20
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	607a      	str	r2, [r7, #4]
    (void) r;
    (void) f;
    (void) l; /* opcional */
}
 800561c:	bf00      	nop
 800561e:	3714      	adds	r7, #20
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <h_set_origin>:

// Novos serviços: set_origin e encoder_status (telemetria)
static void h_set_origin(router_t *r, const uint8_t *f, uint32_t l) {
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_origin(f, l);
 8005634:	6879      	ldr	r1, [r7, #4]
 8005636:	68b8      	ldr	r0, [r7, #8]
 8005638:	f7ff fb4a 	bl	8004cd0 <motion_on_set_origin>
}
 800563c:	bf00      	nop
 800563e:	3710      	adds	r7, #16
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <h_encoder_status>:
static void h_encoder_status(router_t *r, const uint8_t *f, uint32_t l) {
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_encoder_status(f, l);
 8005650:	6879      	ldr	r1, [r7, #4]
 8005652:	68b8      	ldr	r0, [r7, #8]
 8005654:	f7ff fbec 	bl	8004e30 <motion_on_encoder_status>
}
 8005658:	bf00      	nop
 800565a:	3710      	adds	r7, #16
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <h_set_microsteps>:
static void h_set_microsteps(router_t *r, const uint8_t *f, uint32_t l) {
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps(f, l);
 800566c:	6879      	ldr	r1, [r7, #4]
 800566e:	68b8      	ldr	r0, [r7, #8]
 8005670:	f7ff fcc8 	bl	8005004 <motion_on_set_microsteps>
}
 8005674:	bf00      	nop
 8005676:	3710      	adds	r7, #16
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
	(void) r;
	//test_spi_on_hello(f, l);
}
 8005688:	bf00      	nop
 800568a:	3714      	adds	r7, #20
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
	if (!h)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d024      	beq.n	80056ec <services_register_handlers+0x58>
		return;
	h->on_move_queue_add = h_move_queue_add;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a14      	ldr	r2, [pc, #80]	@ (80056f8 <services_register_handlers+0x64>)
 80056a6:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a14      	ldr	r2, [pc, #80]	@ (80056fc <services_register_handlers+0x68>)
 80056ac:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a13      	ldr	r2, [pc, #76]	@ (8005700 <services_register_handlers+0x6c>)
 80056b2:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a13      	ldr	r2, [pc, #76]	@ (8005704 <services_register_handlers+0x70>)
 80056b8:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a12      	ldr	r2, [pc, #72]	@ (8005708 <services_register_handlers+0x74>)
 80056be:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a12      	ldr	r2, [pc, #72]	@ (800570c <services_register_handlers+0x78>)
 80056c4:	615a      	str	r2, [r3, #20]
    h->on_led_ctrl = h_led_ctrl;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a11      	ldr	r2, [pc, #68]	@ (8005710 <services_register_handlers+0x7c>)
 80056ca:	619a      	str	r2, [r3, #24]
    h->on_fpga_status = h_fpga_status;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a11      	ldr	r2, [pc, #68]	@ (8005714 <services_register_handlers+0x80>)
 80056d0:	61da      	str	r2, [r3, #28]
    h->on_set_origin = h_set_origin;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a10      	ldr	r2, [pc, #64]	@ (8005718 <services_register_handlers+0x84>)
 80056d6:	621a      	str	r2, [r3, #32]
    h->on_encoder_status = h_encoder_status;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	4a10      	ldr	r2, [pc, #64]	@ (800571c <services_register_handlers+0x88>)
 80056dc:	625a      	str	r2, [r3, #36]	@ 0x24
    h->on_set_microsteps = h_set_microsteps;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a0f      	ldr	r2, [pc, #60]	@ (8005720 <services_register_handlers+0x8c>)
 80056e2:	629a      	str	r2, [r3, #40]	@ 0x28
    h->on_test_hello = h_test_hello;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a0f      	ldr	r2, [pc, #60]	@ (8005724 <services_register_handlers+0x90>)
 80056e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80056ea:	e000      	b.n	80056ee <services_register_handlers+0x5a>
		return;
 80056ec:	bf00      	nop
}
 80056ee:	370c      	adds	r7, #12
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	0800554d 	.word	0x0800554d
 80056fc:	08005569 	.word	0x08005569
 8005700:	08005585 	.word	0x08005585
 8005704:	080055a1 	.word	0x080055a1
 8005708:	080055bd 	.word	0x080055bd
 800570c:	080055d9 	.word	0x080055d9
 8005710:	080055f5 	.word	0x080055f5
 8005714:	08005611 	.word	0x08005611
 8005718:	08005629 	.word	0x08005629
 800571c:	08005645 	.word	0x08005645
 8005720:	08005661 	.word	0x08005661
 8005724:	0800567d 	.word	0x0800567d

08005728 <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 8005730:	2216      	movs	r2, #22
 8005732:	2100      	movs	r1, #0
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f00a fa31 	bl	800fb9c <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	3316      	adds	r3, #22
 800573e:	2214      	movs	r2, #20
 8005740:	21a5      	movs	r1, #165	@ 0xa5
 8005742:	4618      	mov	r0, r3
 8005744:	f00a fa2a 	bl	800fb9c <memset>
}
 8005748:	bf00      	nop
 800574a:	3708      	adds	r7, #8
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 8005750:	b480      	push	{r7}
 8005752:	b085      	sub	sp, #20
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	460b      	mov	r3, r1
 800575a:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 800575c:	2300      	movs	r3, #0
 800575e:	60fb      	str	r3, [r7, #12]
 8005760:	e00b      	b.n	800577a <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	4413      	add	r3, r2
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	78fa      	ldrb	r2, [r7, #3]
 800576c:	429a      	cmp	r2, r3
 800576e:	d001      	beq.n	8005774 <is_fill42+0x24>
 8005770:	2300      	movs	r3, #0
 8005772:	e006      	b.n	8005782 <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	3301      	adds	r3, #1
 8005778:	60fb      	str	r3, [r7, #12]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2b29      	cmp	r3, #41	@ 0x29
 800577e:	d9f0      	bls.n	8005762 <is_fill42+0x12>
    return 1;
 8005780:	2301      	movs	r3, #1
}
 8005782:	4618      	mov	r0, r3
 8005784:	3714      	adds	r7, #20
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr

0800578e <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 800578e:	b480      	push	{r7}
 8005790:	b087      	sub	sp, #28
 8005792:	af00      	add	r7, sp, #0
 8005794:	60f8      	str	r0, [r7, #12]
 8005796:	60b9      	str	r1, [r7, #8]
 8005798:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 800579a:	2300      	movs	r3, #0
 800579c:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 800579e:	e002      	b.n	80057a6 <find_frame+0x18>
 80057a0:	8afb      	ldrh	r3, [r7, #22]
 80057a2:	3301      	adds	r3, #1
 80057a4:	82fb      	strh	r3, [r7, #22]
 80057a6:	8afb      	ldrh	r3, [r7, #22]
 80057a8:	2b29      	cmp	r3, #41	@ 0x29
 80057aa:	d805      	bhi.n	80057b8 <find_frame+0x2a>
 80057ac:	8afb      	ldrh	r3, [r7, #22]
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	4413      	add	r3, r2
 80057b2:	781b      	ldrb	r3, [r3, #0]
 80057b4:	2baa      	cmp	r3, #170	@ 0xaa
 80057b6:	d1f3      	bne.n	80057a0 <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 80057b8:	8afb      	ldrh	r3, [r7, #22]
 80057ba:	2b29      	cmp	r3, #41	@ 0x29
 80057bc:	d901      	bls.n	80057c2 <find_frame+0x34>
 80057be:	2300      	movs	r3, #0
 80057c0:	e01d      	b.n	80057fe <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 80057c2:	8afb      	ldrh	r3, [r7, #22]
 80057c4:	3301      	adds	r3, #1
 80057c6:	82bb      	strh	r3, [r7, #20]
 80057c8:	e015      	b.n	80057f6 <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 80057ca:	8abb      	ldrh	r3, [r7, #20]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	4413      	add	r3, r2
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	2b55      	cmp	r3, #85	@ 0x55
 80057d4:	d10c      	bne.n	80057f0 <find_frame+0x62>
            *off = i;
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	8afa      	ldrh	r2, [r7, #22]
 80057da:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 80057dc:	8aba      	ldrh	r2, [r7, #20]
 80057de:	8afb      	ldrh	r3, [r7, #22]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	3301      	adds	r3, #1
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	801a      	strh	r2, [r3, #0]
            return 1;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e006      	b.n	80057fe <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 80057f0:	8abb      	ldrh	r3, [r7, #20]
 80057f2:	3301      	adds	r3, #1
 80057f4:	82bb      	strh	r3, [r7, #20]
 80057f6:	8abb      	ldrh	r3, [r7, #20]
 80057f8:	2b29      	cmp	r3, #41	@ 0x29
 80057fa:	d9e6      	bls.n	80057ca <find_frame+0x3c>
        }
    }
    return 0;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	371c      	adds	r7, #28
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
	...

0800580c <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b08e      	sub	sp, #56	@ 0x38
 8005810:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 8005812:	2300      	movs	r3, #0
 8005814:	637b      	str	r3, [r7, #52]	@ 0x34

    if (!g_resp_fifo) {
 8005816:	4b21      	ldr	r3, [pc, #132]	@ (800589c <prepare_next_tx+0x90>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d106      	bne.n	800582c <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 800581e:	4820      	ldr	r0, [pc, #128]	@ (80058a0 <prepare_next_tx+0x94>)
 8005820:	f7ff ff82 	bl	8005728 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8005824:	4b1f      	ldr	r3, [pc, #124]	@ (80058a4 <prepare_next_tx+0x98>)
 8005826:	2200      	movs	r2, #0
 8005828:	701a      	strb	r2, [r3, #0]
 800582a:	e034      	b.n	8005896 <prepare_next_tx+0x8a>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 800582c:	4b1b      	ldr	r3, [pc, #108]	@ (800589c <prepare_next_tx+0x90>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	1d39      	adds	r1, r7, #4
 8005832:	222a      	movs	r2, #42	@ 0x2a
 8005834:	4618      	mov	r0, r3
 8005836:	f7fb ffe7 	bl	8001808 <resp_fifo_pop>
 800583a:	6378      	str	r0, [r7, #52]	@ 0x34
    if (n > 0) {
 800583c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800583e:	2b00      	cmp	r3, #0
 8005840:	dd23      	ble.n	800588a <prepare_next_tx+0x7e>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 8005842:	222a      	movs	r2, #42	@ 0x2a
 8005844:	2100      	movs	r1, #0
 8005846:	4816      	ldr	r0, [pc, #88]	@ (80058a0 <prepare_next_tx+0x94>)
 8005848:	f00a f9a8 	bl	800fb9c <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 800584c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800584e:	2b14      	cmp	r3, #20
 8005850:	dc02      	bgt.n	8005858 <prepare_next_tx+0x4c>
 8005852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005854:	b29b      	uxth	r3, r3
 8005856:	e000      	b.n	800585a <prepare_next_tx+0x4e>
 8005858:	2314      	movs	r3, #20
 800585a:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 800585c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800585e:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8005862:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 8005864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005866:	b29a      	uxth	r2, r3
 8005868:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 800586e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005870:	4a0b      	ldr	r2, [pc, #44]	@ (80058a0 <prepare_next_tx+0x94>)
 8005872:	1898      	adds	r0, r3, r2
 8005874:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005876:	1d3a      	adds	r2, r7, #4
 8005878:	4413      	add	r3, r2
 800587a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800587c:	4619      	mov	r1, r3
 800587e:	f00a fa18 	bl	800fcb2 <memcpy>
        g_state = APP_SPI_PENDING;
 8005882:	4b08      	ldr	r3, [pc, #32]	@ (80058a4 <prepare_next_tx+0x98>)
 8005884:	2202      	movs	r2, #2
 8005886:	701a      	strb	r2, [r3, #0]
 8005888:	e005      	b.n	8005896 <prepare_next_tx+0x8a>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 800588a:	4805      	ldr	r0, [pc, #20]	@ (80058a0 <prepare_next_tx+0x94>)
 800588c:	f7ff ff4c 	bl	8005728 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8005890:	4b04      	ldr	r3, [pc, #16]	@ (80058a4 <prepare_next_tx+0x98>)
 8005892:	2200      	movs	r2, #0
 8005894:	701a      	strb	r2, [r3, #0]
    }
}
 8005896:	3738      	adds	r7, #56	@ 0x38
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	20002ef8 	.word	0x20002ef8
 80058a0:	20002f28 	.word	0x20002f28
 80058a4:	20002f54 	.word	0x20002f54

080058a8 <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	af00      	add	r7, sp, #0
    if (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 80058ac:	480d      	ldr	r0, [pc, #52]	@ (80058e4 <restart_spi_dma+0x3c>)
 80058ae:	f005 fbb9 	bl	800b024 <HAL_SPI_GetState>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d003      	beq.n	80058c0 <restart_spi_dma+0x18>
        g_spi_error_flag = 1u;
 80058b8:	4b0b      	ldr	r3, [pc, #44]	@ (80058e8 <restart_spi_dma+0x40>)
 80058ba:	2201      	movs	r2, #1
 80058bc:	701a      	strb	r2, [r3, #0]
        return;
 80058be:	e00f      	b.n	80058e0 <restart_spi_dma+0x38>
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi2,
 80058c0:	232a      	movs	r3, #42	@ 0x2a
 80058c2:	4a0a      	ldr	r2, [pc, #40]	@ (80058ec <restart_spi_dma+0x44>)
 80058c4:	490a      	ldr	r1, [pc, #40]	@ (80058f0 <restart_spi_dma+0x48>)
 80058c6:	4807      	ldr	r0, [pc, #28]	@ (80058e4 <restart_spi_dma+0x3c>)
 80058c8:	f005 f8ea 	bl	800aaa0 <HAL_SPI_TransmitReceive_DMA>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d003      	beq.n	80058da <restart_spi_dma+0x32>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 80058d2:	4b05      	ldr	r3, [pc, #20]	@ (80058e8 <restart_spi_dma+0x40>)
 80058d4:	2201      	movs	r2, #1
 80058d6:	701a      	strb	r2, [r3, #0]
        return;
 80058d8:	e002      	b.n	80058e0 <restart_spi_dma+0x38>
    }

    g_state = APP_SPI_BUSY;
 80058da:	4b06      	ldr	r3, [pc, #24]	@ (80058f4 <restart_spi_dma+0x4c>)
 80058dc:	2201      	movs	r2, #1
 80058de:	701a      	strb	r2, [r3, #0]
}
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	20002f98 	.word	0x20002f98
 80058e8:	20002f53 	.word	0x20002f53
 80058ec:	20002efc 	.word	0x20002efc
 80058f0:	20002f28 	.word	0x20002f28
 80058f4:	20002f54 	.word	0x20002f54

080058f8 <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 80058fc:	2230      	movs	r2, #48	@ 0x30
 80058fe:	2100      	movs	r1, #0
 8005900:	4813      	ldr	r0, [pc, #76]	@ (8005950 <app_init+0x58>)
 8005902:	f00a f94b 	bl	800fb9c <memset>
    services_register_handlers(&g_handlers);
 8005906:	4812      	ldr	r0, [pc, #72]	@ (8005950 <app_init+0x58>)
 8005908:	f7ff fec4 	bl	8005694 <services_register_handlers>

    /* Inicializa serviços (ordem: log/diag, safety, periféricos simples, motion) */
#if LOG_ENABLE
    log_service_init();
 800590c:	f7fc fdd2 	bl	80024b4 <log_service_init>
#endif
    safety_service_init();
 8005910:	f7ff fda4 	bl	800545c <safety_service_init>
    led_service_init();
 8005914:	f7fc fc1a 	bl	800214c <led_service_init>
    home_service_init();
 8005918:	f7fc f928 	bl	8001b6c <home_service_init>
    probe_service_init();
 800591c:	f7ff fd56 	bl	80053cc <probe_service_init>
    motion_service_init();
 8005920:	f7fd fee0 	bl	80036e4 <motion_service_init>

    g_resp_fifo = resp_fifo_create();
 8005924:	f7fb ff13 	bl	800174e <resp_fifo_create>
 8005928:	4603      	mov	r3, r0
 800592a:	4a0a      	ldr	r2, [pc, #40]	@ (8005954 <app_init+0x5c>)
 800592c:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 800592e:	4b09      	ldr	r3, [pc, #36]	@ (8005954 <app_init+0x5c>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a07      	ldr	r2, [pc, #28]	@ (8005950 <app_init+0x58>)
 8005934:	4619      	mov	r1, r3
 8005936:	4808      	ldr	r0, [pc, #32]	@ (8005958 <app_init+0x60>)
 8005938:	f7fb ffac 	bl	8001894 <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 800593c:	4807      	ldr	r0, [pc, #28]	@ (800595c <app_init+0x64>)
 800593e:	f7ff fef3 	bl	8005728 <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 8005942:	f7ff ffb1 	bl	80058a8 <restart_spi_dma>
    g_state = APP_SPI_READY;
 8005946:	4b06      	ldr	r3, [pc, #24]	@ (8005960 <app_init+0x68>)
 8005948:	2200      	movs	r2, #0
 800594a:	701a      	strb	r2, [r3, #0]
}
 800594c:	bf00      	nop
 800594e:	bd80      	pop	{r7, pc}
 8005950:	20002ec8 	.word	0x20002ec8
 8005954:	20002ef8 	.word	0x20002ef8
 8005958:	20002e80 	.word	0x20002e80
 800595c:	20002f28 	.word	0x20002f28
 8005960:	20002f54 	.word	0x20002f54

08005964 <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 800596a:	4b19      	ldr	r3, [pc, #100]	@ (80059d0 <app_poll+0x6c>)
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b00      	cmp	r3, #0
 8005972:	d028      	beq.n	80059c6 <app_poll+0x62>
    g_spi_round_done = 0u;
 8005974:	4b16      	ldr	r3, [pc, #88]	@ (80059d0 <app_poll+0x6c>)
 8005976:	2200      	movs	r2, #0
 8005978:	701a      	strb	r2, [r3, #0]

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 800597a:	213c      	movs	r1, #60	@ 0x3c
 800597c:	4815      	ldr	r0, [pc, #84]	@ (80059d4 <app_poll+0x70>)
 800597e:	f7ff fee7 	bl	8005750 <is_fill42>
 8005982:	4603      	mov	r3, r0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d119      	bne.n	80059bc <app_poll+0x58>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 8005988:	2300      	movs	r3, #0
 800598a:	80fb      	strh	r3, [r7, #6]
 800598c:	2300      	movs	r3, #0
 800598e:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 8005990:	1d3a      	adds	r2, r7, #4
 8005992:	1dbb      	adds	r3, r7, #6
 8005994:	4619      	mov	r1, r3
 8005996:	480f      	ldr	r0, [pc, #60]	@ (80059d4 <app_poll+0x70>)
 8005998:	f7ff fef9 	bl	800578e <find_frame>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d009      	beq.n	80059b6 <app_poll+0x52>
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 80059a2:	88fb      	ldrh	r3, [r7, #6]
 80059a4:	461a      	mov	r2, r3
 80059a6:	4b0b      	ldr	r3, [pc, #44]	@ (80059d4 <app_poll+0x70>)
 80059a8:	4413      	add	r3, r2
 80059aa:	88ba      	ldrh	r2, [r7, #4]
 80059ac:	4619      	mov	r1, r3
 80059ae:	480a      	ldr	r0, [pc, #40]	@ (80059d8 <app_poll+0x74>)
 80059b0:	f7fc f8b4 	bl	8001b1c <router_feed_bytes>
 80059b4:	e002      	b.n	80059bc <app_poll+0x58>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 80059b6:	4b09      	ldr	r3, [pc, #36]	@ (80059dc <app_poll+0x78>)
 80059b8:	2201      	movs	r2, #1
 80059ba:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 80059bc:	f7ff ff26 	bl	800580c <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 80059c0:	f7ff ff72 	bl	80058a8 <restart_spi_dma>
 80059c4:	e000      	b.n	80059c8 <app_poll+0x64>
    if (!g_spi_round_done) return;
 80059c6:	bf00      	nop
}
 80059c8:	3708      	adds	r7, #8
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	20002f52 	.word	0x20002f52
 80059d4:	20002efc 	.word	0x20002efc
 80059d8:	20002e80 	.word	0x20002e80
 80059dc:	20002f53 	.word	0x20002f53

080059e0 <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d008      	beq.n	8005a00 <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a07      	ldr	r2, [pc, #28]	@ (8005a10 <app_spi_isr_txrx_done+0x30>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d105      	bne.n	8005a04 <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 80059f8:	4b06      	ldr	r3, [pc, #24]	@ (8005a14 <app_spi_isr_txrx_done+0x34>)
 80059fa:	2201      	movs	r2, #1
 80059fc:	701a      	strb	r2, [r3, #0]
 80059fe:	e002      	b.n	8005a06 <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 8005a00:	bf00      	nop
 8005a02:	e000      	b.n	8005a06 <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8005a04:	bf00      	nop
}
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr
 8005a10:	40003800 	.word	0x40003800
 8005a14:	20002f52 	.word	0x20002f52

08005a18 <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 8005a22:	4b0f      	ldr	r3, [pc, #60]	@ (8005a60 <app_resp_push+0x48>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d005      	beq.n	8005a36 <app_resp_push+0x1e>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d002      	beq.n	8005a36 <app_resp_push+0x1e>
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d102      	bne.n	8005a3c <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 8005a36:	f04f 33ff 	mov.w	r3, #4294967295
 8005a3a:	e00d      	b.n	8005a58 <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	2b14      	cmp	r3, #20
 8005a40:	d902      	bls.n	8005a48 <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 8005a42:	f06f 0303 	mvn.w	r3, #3
 8005a46:	e007      	b.n	8005a58 <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 8005a48:	4b05      	ldr	r3, [pc, #20]	@ (8005a60 <app_resp_push+0x48>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	683a      	ldr	r2, [r7, #0]
 8005a4e:	6879      	ldr	r1, [r7, #4]
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7fb fe85 	bl	8001760 <resp_fifo_push>
 8005a56:	4603      	mov	r3, r0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3708      	adds	r7, #8
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	20002ef8 	.word	0x20002ef8

08005a64 <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b08e      	sub	sp, #56	@ 0x38
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8005a6c:	f107 0314 	add.w	r3, r7, #20
 8005a70:	2224      	movs	r2, #36	@ 0x24
 8005a72:	2100      	movs	r1, #0
 8005a74:	4618      	mov	r0, r3
 8005a76:	f00a f891 	bl	800fb9c <memset>
    TIM_MasterConfigTypeDef master = {0};
 8005a7a:	f107 0308 	add.w	r3, r7, #8
 8005a7e:	2200      	movs	r2, #0
 8005a80:	601a      	str	r2, [r3, #0]
 8005a82:	605a      	str	r2, [r3, #4]
 8005a84:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 8005a86:	2303      	movs	r3, #3
 8005a88:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 8005a92:	2300      	movs	r3, #0
 8005a94:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 8005a96:	2300      	movs	r3, #0
 8005a98:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 8005aaa:	f107 0314 	add.w	r3, r7, #20
 8005aae:	4619      	mov	r1, r3
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f006 fba5 	bl	800c200 <HAL_TIM_Encoder_Init>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d001      	beq.n	8005ac0 <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 8005abc:	f000 fb78 	bl	80061b0 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 8005ac8:	f107 0308 	add.w	r3, r7, #8
 8005acc:	4619      	mov	r1, r3
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f008 fa7a 	bl	800dfc8 <HAL_TIMEx_MasterConfigSynchronization>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d001      	beq.n	8005ade <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 8005ada:	f000 fb69 	bl	80061b0 <Error_Handler>
    }
}
 8005ade:	bf00      	nop
 8005ae0:	3738      	adds	r7, #56	@ 0x38
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 8005ae6:	b580      	push	{r7, lr}
 8005ae8:	b08a      	sub	sp, #40	@ 0x28
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	60f8      	str	r0, [r7, #12]
 8005aee:	60b9      	str	r1, [r7, #8]
 8005af0:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 8005af2:	f107 0314 	add.w	r3, r7, #20
 8005af6:	2200      	movs	r2, #0
 8005af8:	601a      	str	r2, [r3, #0]
 8005afa:	605a      	str	r2, [r3, #4]
 8005afc:	609a      	str	r2, [r3, #8]
 8005afe:	60da      	str	r2, [r3, #12]
 8005b00:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 8005b06:	2301      	movs	r3, #1
 8005b08:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 8005b12:	f107 0314 	add.w	r3, r7, #20
 8005b16:	4619      	mov	r1, r3
 8005b18:	68f8      	ldr	r0, [r7, #12]
 8005b1a:	f001 fe1d 	bl	8007758 <HAL_GPIO_Init>
}
 8005b1e:	bf00      	nop
 8005b20:	3728      	adds	r7, #40	@ 0x28
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
	...

08005b28 <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b086      	sub	sp, #24
 8005b2c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8005b2e:	1d3b      	adds	r3, r7, #4
 8005b30:	2200      	movs	r2, #0
 8005b32:	601a      	str	r2, [r3, #0]
 8005b34:	605a      	str	r2, [r3, #4]
 8005b36:	609a      	str	r2, [r3, #8]
 8005b38:	60da      	str	r2, [r3, #12]
 8005b3a:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 8005b3c:	2203      	movs	r2, #3
 8005b3e:	2113      	movs	r1, #19
 8005b40:	4825      	ldr	r0, [pc, #148]	@ (8005bd8 <board_config_apply_motion_gpio+0xb0>)
 8005b42:	f7ff ffd0 	bl	8005ae6 <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8005b46:	2203      	movs	r2, #3
 8005b48:	2104      	movs	r1, #4
 8005b4a:	4823      	ldr	r0, [pc, #140]	@ (8005bd8 <board_config_apply_motion_gpio+0xb0>)
 8005b4c:	f7ff ffcb 	bl	8005ae6 <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8005b50:	2203      	movs	r2, #3
 8005b52:	210c      	movs	r1, #12
 8005b54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005b58:	f7ff ffc5 	bl	8005ae6 <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	2130      	movs	r1, #48	@ 0x30
 8005b60:	481e      	ldr	r0, [pc, #120]	@ (8005bdc <board_config_apply_motion_gpio+0xb4>)
 8005b62:	f7ff ffc0 	bl	8005ae6 <configure_output>
    configure_output(GPIOD, GPIO_PIN_14, GPIO_SPEED_FREQ_LOW);
 8005b66:	2200      	movs	r2, #0
 8005b68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005b6c:	481c      	ldr	r0, [pc, #112]	@ (8005be0 <board_config_apply_motion_gpio+0xb8>)
 8005b6e:	f7ff ffba 	bl	8005ae6 <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8005b72:	2200      	movs	r2, #0
 8005b74:	2117      	movs	r1, #23
 8005b76:	4818      	ldr	r0, [pc, #96]	@ (8005bd8 <board_config_apply_motion_gpio+0xb0>)
 8005b78:	f002 f89a 	bl	8007cb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	210c      	movs	r1, #12
 8005b80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005b84:	f002 f894 	bl	8007cb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);     /* EN_X desabilitado (alto) */
 8005b88:	2201      	movs	r2, #1
 8005b8a:	2110      	movs	r1, #16
 8005b8c:	4813      	ldr	r0, [pc, #76]	@ (8005bdc <board_config_apply_motion_gpio+0xb4>)
 8005b8e:	f002 f88f 	bl	8007cb0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);   /* EN_Y habilitado (baixo) */
 8005b92:	2200      	movs	r2, #0
 8005b94:	2120      	movs	r1, #32
 8005b96:	4811      	ldr	r0, [pc, #68]	@ (8005bdc <board_config_apply_motion_gpio+0xb4>)
 8005b98:	f002 f88a 	bl	8007cb0 <HAL_GPIO_WritePin>
    // EN_Z (PD14) ativo em nível baixo por solicitação: inicia habilitado
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005ba2:	480f      	ldr	r0, [pc, #60]	@ (8005be0 <board_config_apply_motion_gpio+0xb8>)
 8005ba4:	f002 f884 	bl	8007cb0 <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005ba8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8005bac:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	60fb      	str	r3, [r7, #12]
     */
#if 0
    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;  /* PC0/PC1/PC2 como EXTI */
    HAL_GPIO_Init(GPIOC, &init);
#else
    init.Pin = GPIO_PIN_1;                             /* Somente PC1 como EXTI */
 8005bb2:	2302      	movs	r3, #2
 8005bb4:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8005bb6:	1d3b      	adds	r3, r7, #4
 8005bb8:	4619      	mov	r1, r3
 8005bba:	4808      	ldr	r0, [pc, #32]	@ (8005bdc <board_config_apply_motion_gpio+0xb4>)
 8005bbc:	f001 fdcc 	bl	8007758 <HAL_GPIO_Init>
#endif

    init.Pin = GPIO_PIN_13;                            /* EXTI do PC13 permanece */
 8005bc0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005bc4:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8005bc6:	1d3b      	adds	r3, r7, #4
 8005bc8:	4619      	mov	r1, r3
 8005bca:	4804      	ldr	r0, [pc, #16]	@ (8005bdc <board_config_apply_motion_gpio+0xb4>)
 8005bcc:	f001 fdc4 	bl	8007758 <HAL_GPIO_Init>
}
 8005bd0:	bf00      	nop
 8005bd2:	3718      	adds	r7, #24
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	48000400 	.word	0x48000400
 8005bdc:	48000800 	.word	0x48000800
 8005be0:	48000c00 	.word	0x48000c00

08005be4 <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim3);
 8005be8:	4803      	ldr	r0, [pc, #12]	@ (8005bf8 <board_config_force_encoder_quadrature+0x14>)
 8005bea:	f7ff ff3b 	bl	8005a64 <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 8005bee:	4803      	ldr	r0, [pc, #12]	@ (8005bfc <board_config_force_encoder_quadrature+0x18>)
 8005bf0:	f7ff ff38 	bl	8005a64 <configure_encoder_timer>
}
 8005bf4:	bf00      	nop
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	20003090 	.word	0x20003090
 8005bfc:	200030dc 	.word	0x200030dc

08005c00 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8005c04:	2200      	movs	r2, #0
 8005c06:	2100      	movs	r1, #0
 8005c08:	2006      	movs	r0, #6
 8005c0a:	f001 fa0f 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8005c0e:	2006      	movs	r0, #6
 8005c10:	f001 fa38 	bl	8007084 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8005c14:	2200      	movs	r2, #0
 8005c16:	2100      	movs	r1, #0
 8005c18:	2007      	movs	r0, #7
 8005c1a:	f001 fa07 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8005c1e:	2007      	movs	r0, #7
 8005c20:	f001 fa30 	bl	8007084 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8005c24:	2200      	movs	r2, #0
 8005c26:	2100      	movs	r1, #0
 8005c28:	2008      	movs	r0, #8
 8005c2a:	f001 f9ff 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8005c2e:	2008      	movs	r0, #8
 8005c30:	f001 fa28 	bl	8007084 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8005c34:	2200      	movs	r2, #0
 8005c36:	2100      	movs	r1, #0
 8005c38:	2028      	movs	r0, #40	@ 0x28
 8005c3a:	f001 f9f7 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005c3e:	2028      	movs	r0, #40	@ 0x28
 8005c40:	f001 fa20 	bl	8007084 <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005c44:	2200      	movs	r2, #0
 8005c46:	2101      	movs	r1, #1
 8005c48:	2036      	movs	r0, #54	@ 0x36
 8005c4a:	f001 f9ef 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005c4e:	2036      	movs	r0, #54	@ 0x36
 8005c50:	f001 fa18 	bl	8007084 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 8005c54:	2200      	movs	r2, #0
 8005c56:	2102      	movs	r1, #2
 8005c58:	200e      	movs	r0, #14
 8005c5a:	f001 f9e7 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8005c5e:	200e      	movs	r0, #14
 8005c60:	f001 fa10 	bl	8007084 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8005c64:	2200      	movs	r2, #0
 8005c66:	2102      	movs	r1, #2
 8005c68:	200f      	movs	r0, #15
 8005c6a:	f001 f9df 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8005c6e:	200f      	movs	r0, #15
 8005c70:	f001 fa08 	bl	8007084 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8005c74:	2200      	movs	r2, #0
 8005c76:	2103      	movs	r1, #3
 8005c78:	2037      	movs	r0, #55	@ 0x37
 8005c7a:	f001 f9d7 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005c7e:	2037      	movs	r0, #55	@ 0x37
 8005c80:	f001 fa00 	bl	8007084 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8005c84:	2200      	movs	r2, #0
 8005c86:	2104      	movs	r1, #4
 8005c88:	2025      	movs	r0, #37	@ 0x25
 8005c8a:	f001 f9cf 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005c8e:	2025      	movs	r0, #37	@ 0x25
 8005c90:	f001 f9f8 	bl	8007084 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8005c94:	2200      	movs	r2, #0
 8005c96:	2105      	movs	r1, #5
 8005c98:	2024      	movs	r0, #36	@ 0x24
 8005c9a:	f001 f9c7 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8005c9e:	2024      	movs	r0, #36	@ 0x24
 8005ca0:	f001 f9f0 	bl	8007084 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	2106      	movs	r1, #6
 8005ca8:	2018      	movs	r0, #24
 8005caa:	f001 f9bf 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005cae:	2018      	movs	r0, #24
 8005cb0:	f001 f9e8 	bl	8007084 <HAL_NVIC_EnableIRQ>
}
 8005cb4:	bf00      	nop
 8005cb6:	bd80      	pop	{r7, pc}

08005cb8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005cbe:	4b10      	ldr	r3, [pc, #64]	@ (8005d00 <MX_DMA_Init+0x48>)
 8005cc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cc2:	4a0f      	ldr	r2, [pc, #60]	@ (8005d00 <MX_DMA_Init+0x48>)
 8005cc4:	f043 0301 	orr.w	r3, r3, #1
 8005cc8:	6493      	str	r3, [r2, #72]	@ 0x48
 8005cca:	4b0d      	ldr	r3, [pc, #52]	@ (8005d00 <MX_DMA_Init+0x48>)
 8005ccc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	607b      	str	r3, [r7, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	2100      	movs	r1, #0
 8005cda:	200e      	movs	r0, #14
 8005cdc:	f001 f9a6 	bl	800702c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8005ce0:	200e      	movs	r0, #14
 8005ce2:	f001 f9cf 	bl	8007084 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	2100      	movs	r1, #0
 8005cea:	200f      	movs	r0, #15
 8005cec:	f001 f99e 	bl	800702c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8005cf0:	200f      	movs	r0, #15
 8005cf2:	f001 f9c7 	bl	8007084 <HAL_NVIC_EnableIRQ>

}
 8005cf6:	bf00      	nop
 8005cf8:	3708      	adds	r7, #8
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	40021000 	.word	0x40021000

08005d04 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b08c      	sub	sp, #48	@ 0x30
 8005d08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d0a:	f107 031c 	add.w	r3, r7, #28
 8005d0e:	2200      	movs	r2, #0
 8005d10:	601a      	str	r2, [r3, #0]
 8005d12:	605a      	str	r2, [r3, #4]
 8005d14:	609a      	str	r2, [r3, #8]
 8005d16:	60da      	str	r2, [r3, #12]
 8005d18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005d1a:	4b4d      	ldr	r3, [pc, #308]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d1e:	4a4c      	ldr	r2, [pc, #304]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d20:	f043 0310 	orr.w	r3, r3, #16
 8005d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005d26:	4b4a      	ldr	r3, [pc, #296]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d2a:	f003 0310 	and.w	r3, r3, #16
 8005d2e:	61bb      	str	r3, [r7, #24]
 8005d30:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d32:	4b47      	ldr	r3, [pc, #284]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d36:	4a46      	ldr	r2, [pc, #280]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d38:	f043 0304 	orr.w	r3, r3, #4
 8005d3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005d3e:	4b44      	ldr	r3, [pc, #272]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d42:	f003 0304 	and.w	r3, r3, #4
 8005d46:	617b      	str	r3, [r7, #20]
 8005d48:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005d4a:	4b41      	ldr	r3, [pc, #260]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d4e:	4a40      	ldr	r2, [pc, #256]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005d56:	4b3e      	ldr	r3, [pc, #248]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d5e:	613b      	str	r3, [r7, #16]
 8005d60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d62:	4b3b      	ldr	r3, [pc, #236]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d66:	4a3a      	ldr	r2, [pc, #232]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d68:	f043 0301 	orr.w	r3, r3, #1
 8005d6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005d6e:	4b38      	ldr	r3, [pc, #224]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	60fb      	str	r3, [r7, #12]
 8005d78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d7a:	4b35      	ldr	r3, [pc, #212]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d7e:	4a34      	ldr	r2, [pc, #208]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d80:	f043 0302 	orr.w	r3, r3, #2
 8005d84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005d86:	4b32      	ldr	r3, [pc, #200]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d8a:	f003 0302 	and.w	r3, r3, #2
 8005d8e:	60bb      	str	r3, [r7, #8]
 8005d90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005d92:	4b2f      	ldr	r3, [pc, #188]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d96:	4a2e      	ldr	r2, [pc, #184]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005d98:	f043 0308 	orr.w	r3, r3, #8
 8005d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005d9e:	4b2c      	ldr	r3, [pc, #176]	@ (8005e50 <MX_GPIO_Init+0x14c>)
 8005da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005da2:	f003 0308 	and.w	r3, r3, #8
 8005da6:	607b      	str	r3, [r7, #4]
 8005da8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8005daa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005dae:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005db0:	2303      	movs	r3, #3
 8005db2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005db4:	2300      	movs	r3, #0
 8005db6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005db8:	f107 031c 	add.w	r3, r7, #28
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	4825      	ldr	r0, [pc, #148]	@ (8005e54 <MX_GPIO_Init+0x150>)
 8005dc0:	f001 fcca 	bl	8007758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8005dc4:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 8005dc8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005dd2:	f107 031c 	add.w	r3, r7, #28
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	481f      	ldr	r0, [pc, #124]	@ (8005e58 <MX_GPIO_Init+0x154>)
 8005dda:	f001 fcbd 	bl	8007758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005dde:	2303      	movs	r3, #3
 8005de0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005de2:	2303      	movs	r3, #3
 8005de4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005de6:	2300      	movs	r3, #0
 8005de8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8005dea:	f107 031c 	add.w	r3, r7, #28
 8005dee:	4619      	mov	r1, r3
 8005df0:	481a      	ldr	r0, [pc, #104]	@ (8005e5c <MX_GPIO_Init+0x158>)
 8005df2:	f001 fcb1 	bl	8007758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 8005df6:	f649 7338 	movw	r3, #40760	@ 0x9f38
 8005dfa:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e00:	2300      	movs	r3, #0
 8005e02:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e04:	f107 031c 	add.w	r3, r7, #28
 8005e08:	4619      	mov	r1, r3
 8005e0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005e0e:	f001 fca3 	bl	8007758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8005e12:	f64d 7337 	movw	r3, #57143	@ 0xdf37
 8005e16:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e20:	f107 031c 	add.w	r3, r7, #28
 8005e24:	4619      	mov	r1, r3
 8005e26:	480e      	ldr	r0, [pc, #56]	@ (8005e60 <MX_GPIO_Init+0x15c>)
 8005e28:	f001 fc96 	bl	8007758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005e2c:	f64f 73e4 	movw	r3, #65508	@ 0xffe4
 8005e30:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005e32:	2303      	movs	r3, #3
 8005e34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e36:	2300      	movs	r3, #0
 8005e38:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005e3a:	f107 031c 	add.w	r3, r7, #28
 8005e3e:	4619      	mov	r1, r3
 8005e40:	4808      	ldr	r0, [pc, #32]	@ (8005e64 <MX_GPIO_Init+0x160>)
 8005e42:	f001 fc89 	bl	8007758 <HAL_GPIO_Init>

}
 8005e46:	bf00      	nop
 8005e48:	3730      	adds	r7, #48	@ 0x30
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	40021000 	.word	0x40021000
 8005e54:	48001000 	.word	0x48001000
 8005e58:	48000800 	.word	0x48000800
 8005e5c:	48001c00 	.word	0x48001c00
 8005e60:	48000400 	.word	0x48000400
 8005e64:	48000c00 	.word	0x48000c00

08005e68 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8005e6c:	4b16      	ldr	r3, [pc, #88]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005e6e:	4a17      	ldr	r2, [pc, #92]	@ (8005ecc <MX_LPTIM1_Init+0x64>)
 8005e70:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8005e72:	4b15      	ldr	r3, [pc, #84]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8005e78:	4b13      	ldr	r3, [pc, #76]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 8005e7e:	4b12      	ldr	r3, [pc, #72]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005e80:	2200      	movs	r2, #0
 8005e82:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8005e84:	4b10      	ldr	r3, [pc, #64]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8005e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005e8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005e90:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8005e92:	4b0d      	ldr	r3, [pc, #52]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8005e98:	4b0b      	ldr	r3, [pc, #44]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8005e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005ea0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8005ea4:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8005ea6:	4b08      	ldr	r3, [pc, #32]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8005eac:	4b06      	ldr	r3, [pc, #24]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005eae:	2200      	movs	r2, #0
 8005eb0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8005eb2:	4805      	ldr	r0, [pc, #20]	@ (8005ec8 <MX_LPTIM1_Init+0x60>)
 8005eb4:	f001 ff62 	bl	8007d7c <HAL_LPTIM_Init>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d001      	beq.n	8005ec2 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 8005ebe:	f000 f977 	bl	80061b0 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8005ec2:	bf00      	nop
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	20002f58 	.word	0x20002f58
 8005ecc:	40007c00 	.word	0x40007c00

08005ed0 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b0ac      	sub	sp, #176	@ 0xb0
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ed8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8005edc:	2200      	movs	r2, #0
 8005ede:	601a      	str	r2, [r3, #0]
 8005ee0:	605a      	str	r2, [r3, #4]
 8005ee2:	609a      	str	r2, [r3, #8]
 8005ee4:	60da      	str	r2, [r3, #12]
 8005ee6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ee8:	f107 0314 	add.w	r3, r7, #20
 8005eec:	2288      	movs	r2, #136	@ 0x88
 8005eee:	2100      	movs	r1, #0
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f009 fe53 	bl	800fb9c <memset>
  if(lptimHandle->Instance==LPTIM1)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a25      	ldr	r2, [pc, #148]	@ (8005f90 <HAL_LPTIM_MspInit+0xc0>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d143      	bne.n	8005f88 <HAL_LPTIM_MspInit+0xb8>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8005f00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f04:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8005f06:	2300      	movs	r3, #0
 8005f08:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005f0a:	f107 0314 	add.w	r3, r7, #20
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f003 fc50 	bl	80097b4 <HAL_RCCEx_PeriphCLKConfig>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d001      	beq.n	8005f1e <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 8005f1a:	f000 f949 	bl	80061b0 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8005f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8005f94 <HAL_LPTIM_MspInit+0xc4>)
 8005f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f22:	4a1c      	ldr	r2, [pc, #112]	@ (8005f94 <HAL_LPTIM_MspInit+0xc4>)
 8005f24:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005f28:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f2a:	4b1a      	ldr	r3, [pc, #104]	@ (8005f94 <HAL_LPTIM_MspInit+0xc4>)
 8005f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f32:	613b      	str	r3, [r7, #16]
 8005f34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f36:	4b17      	ldr	r3, [pc, #92]	@ (8005f94 <HAL_LPTIM_MspInit+0xc4>)
 8005f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f3a:	4a16      	ldr	r2, [pc, #88]	@ (8005f94 <HAL_LPTIM_MspInit+0xc4>)
 8005f3c:	f043 0304 	orr.w	r3, r3, #4
 8005f40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f42:	4b14      	ldr	r3, [pc, #80]	@ (8005f94 <HAL_LPTIM_MspInit+0xc4>)
 8005f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f46:	f003 0304 	and.w	r3, r3, #4
 8005f4a:	60fb      	str	r3, [r7, #12]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8005f4e:	2305      	movs	r3, #5
 8005f50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f54:	2302      	movs	r3, #2
 8005f56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f60:	2300      	movs	r3, #0
 8005f62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8005f66:	2301      	movs	r3, #1
 8005f68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f6c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8005f70:	4619      	mov	r1, r3
 8005f72:	4809      	ldr	r0, [pc, #36]	@ (8005f98 <HAL_LPTIM_MspInit+0xc8>)
 8005f74:	f001 fbf0 	bl	8007758 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8005f78:	2200      	movs	r2, #0
 8005f7a:	2100      	movs	r1, #0
 8005f7c:	2041      	movs	r0, #65	@ 0x41
 8005f7e:	f001 f855 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8005f82:	2041      	movs	r0, #65	@ 0x41
 8005f84:	f001 f87e 	bl	8007084 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8005f88:	bf00      	nop
 8005f8a:	37b0      	adds	r7, #176	@ 0xb0
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}
 8005f90:	40007c00 	.word	0x40007c00
 8005f94:	40021000 	.word	0x40021000
 8005f98:	48000800 	.word	0x48000800

08005f9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005fa0:	f000 fedf 	bl	8006d62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005fa4:	f000 f82a 	bl	8005ffc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005fa8:	f7ff feac 	bl	8005d04 <MX_GPIO_Init>
  MX_DMA_Init();
 8005fac:	f7ff fe84 	bl	8005cb8 <MX_DMA_Init>
  MX_SPI2_Init();
 8005fb0:	f000 f922 	bl	80061f8 <MX_SPI2_Init>
  MX_TIM6_Init();
 8005fb4:	f000 fbf0 	bl	8006798 <MX_TIM6_Init>
  MX_TIM5_Init();
 8005fb8:	f000 fb98 	bl	80066ec <MX_TIM5_Init>
  MX_TIM7_Init();
 8005fbc:	f000 fc22 	bl	8006804 <MX_TIM7_Init>
  MX_TIM3_Init();
 8005fc0:	f000 fb3e 	bl	8006640 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8005fc4:	f000 fe16 	bl	8006bf4 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 8005fc8:	f000 fc52 	bl	8006870 <MX_TIM15_Init>
  MX_LPTIM1_Init();
 8005fcc:	f7ff ff4c 	bl	8005e68 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 8005fd0:	f7ff fdaa 	bl	8005b28 <board_config_apply_motion_gpio>
    board_config_force_encoder_quadrature();
 8005fd4:	f7ff fe06 	bl	8005be4 <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 8005fd8:	f7ff fe12 	bl	8005c00 <board_config_apply_interrupt_priorities>
    app_init();
 8005fdc:	f7ff fc8c 	bl	80058f8 <app_init>
    // Inicia timers do laço de passos (TIM6) e controle/status (TIM7)
    HAL_TIM_Base_Start_IT(&htim6);
 8005fe0:	4804      	ldr	r0, [pc, #16]	@ (8005ff4 <main+0x58>)
 8005fe2:	f005 fbe1 	bl	800b7a8 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 8005fe6:	4804      	ldr	r0, [pc, #16]	@ (8005ff8 <main+0x5c>)
 8005fe8:	f005 fbde 	bl	800b7a8 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 8005fec:	f7ff fcba 	bl	8005964 <app_poll>
 8005ff0:	e7fc      	b.n	8005fec <main+0x50>
 8005ff2:	bf00      	nop
 8005ff4:	20003128 	.word	0x20003128
 8005ff8:	20003174 	.word	0x20003174

08005ffc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b096      	sub	sp, #88	@ 0x58
 8006000:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006002:	f107 0314 	add.w	r3, r7, #20
 8006006:	2244      	movs	r2, #68	@ 0x44
 8006008:	2100      	movs	r1, #0
 800600a:	4618      	mov	r0, r3
 800600c:	f009 fdc6 	bl	800fb9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006010:	463b      	mov	r3, r7
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]
 8006016:	605a      	str	r2, [r3, #4]
 8006018:	609a      	str	r2, [r3, #8]
 800601a:	60da      	str	r2, [r3, #12]
 800601c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800601e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006022:	f002 fb9f 	bl	8008764 <HAL_PWREx_ControlVoltageScaling>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d001      	beq.n	8006030 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800602c:	f000 f8c0 	bl	80061b0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8006030:	2310      	movs	r3, #16
 8006032:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8006034:	2301      	movs	r3, #1
 8006036:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8006038:	2300      	movs	r3, #0
 800603a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800603c:	2360      	movs	r3, #96	@ 0x60
 800603e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006040:	2302      	movs	r3, #2
 8006042:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8006044:	2301      	movs	r3, #1
 8006046:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006048:	2301      	movs	r3, #1
 800604a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800604c:	2328      	movs	r3, #40	@ 0x28
 800604e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006050:	2307      	movs	r3, #7
 8006052:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006054:	2302      	movs	r3, #2
 8006056:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006058:	2302      	movs	r3, #2
 800605a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800605c:	f107 0314 	add.w	r3, r7, #20
 8006060:	4618      	mov	r0, r3
 8006062:	f002 fbe1 	bl	8008828 <HAL_RCC_OscConfig>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d001      	beq.n	8006070 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800606c:	f000 f8a0 	bl	80061b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006070:	230f      	movs	r3, #15
 8006072:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006074:	2303      	movs	r3, #3
 8006076:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006078:	2300      	movs	r3, #0
 800607a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800607c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006080:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006082:	2300      	movs	r3, #0
 8006084:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006086:	463b      	mov	r3, r7
 8006088:	2104      	movs	r1, #4
 800608a:	4618      	mov	r0, r3
 800608c:	f003 f8ce 	bl	800922c <HAL_RCC_ClockConfig>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d001      	beq.n	800609a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8006096:	f000 f88b 	bl	80061b0 <Error_Handler>
  }
}
 800609a:	bf00      	nop
 800609c:	3758      	adds	r7, #88	@ 0x58
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}

080060a2 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80060a2:	b580      	push	{r7, lr}
 80060a4:	b082      	sub	sp, #8
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f7ff fc98 	bl	80059e0 <app_spi_isr_txrx_done>
}
 80060b0:	bf00      	nop
 80060b2:	3708      	adds	r7, #8
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b082      	sub	sp, #8
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
    if (hspi == NULL) return;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d013      	beq.n	80060ee <HAL_SPI_ErrorCallback+0x36>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a0c      	ldr	r2, [pc, #48]	@ (80060fc <HAL_SPI_ErrorCallback+0x44>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d110      	bne.n	80060f2 <HAL_SPI_ErrorCallback+0x3a>

    g_spi_last_error = hspi->ErrorCode;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060d4:	4a0a      	ldr	r2, [pc, #40]	@ (8006100 <HAL_SPI_ErrorCallback+0x48>)
 80060d6:	6013      	str	r3, [r2, #0]
    g_spi_error_count++;
 80060d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006104 <HAL_SPI_ErrorCallback+0x4c>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	3301      	adds	r3, #1
 80060de:	4a09      	ldr	r2, [pc, #36]	@ (8006104 <HAL_SPI_ErrorCallback+0x4c>)
 80060e0:	6013      	str	r3, [r2, #0]

    /* Indicação visual simples para diagnóstico */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80060e2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80060e6:	4808      	ldr	r0, [pc, #32]	@ (8006108 <HAL_SPI_ErrorCallback+0x50>)
 80060e8:	f001 fe0e 	bl	8007d08 <HAL_GPIO_TogglePin>
 80060ec:	e002      	b.n	80060f4 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi == NULL) return;
 80060ee:	bf00      	nop
 80060f0:	e000      	b.n	80060f4 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 80060f2:	bf00      	nop
}
 80060f4:	3708      	adds	r7, #8
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	40003800 	.word	0x40003800
 8006100:	20002f94 	.word	0x20002f94
 8006104:	20002f90 	.word	0x20002f90
 8006108:	48000400 	.word	0x48000400

0800610c <HAL_GPIO_EXTI_Callback>:
/* Botões de segurança (EXTI):
 * - B1 (PC13): E-STOP imediato (pressionado = nível baixo)
 * - B2 (PC0): Release/recover + funções extras do demo (pressionado = baixo)
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	4603      	mov	r3, r0
 8006114:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 8006116:	88fb      	ldrh	r3, [r7, #6]
 8006118:	2b01      	cmp	r3, #1
 800611a:	d019      	beq.n	8006150 <HAL_GPIO_EXTI_Callback+0x44>
 800611c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006120:	d135      	bne.n	800618e <HAL_GPIO_EXTI_Callback+0x82>
    case GPIO_PIN_13: /* B1 - E-STOP */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8006122:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006126:	481e      	ldr	r0, [pc, #120]	@ (80061a0 <HAL_GPIO_EXTI_Callback+0x94>)
 8006128:	f001 fda2 	bl	8007c70 <HAL_GPIO_ReadPin>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d12f      	bne.n	8006192 <HAL_GPIO_EXTI_Callback+0x86>
            /* Pressionado: aciona E-STOP e para tudo agora */
            safety_estop_assert();
 8006132:	f7ff f9b3 	bl	800549c <safety_estop_assert>
            motion_emergency_stop();
 8006136:	f7ff f897 	bl	8005268 <motion_emergency_stop>
            /* Opcionalmente interrompe os timers para cessar qualquer atividade em ISR */
            HAL_TIM_Base_Stop_IT(&htim6);
 800613a:	481a      	ldr	r0, [pc, #104]	@ (80061a4 <HAL_GPIO_EXTI_Callback+0x98>)
 800613c:	f005 fbe8 	bl	800b910 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Stop_IT(&htim7);
 8006140:	4819      	ldr	r0, [pc, #100]	@ (80061a8 <HAL_GPIO_EXTI_Callback+0x9c>)
 8006142:	f005 fbe5 	bl	800b910 <HAL_TIM_Base_Stop_IT>
            /* Se houver PWM em TIM15 (LED/auxiliar), pare também */
            HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8006146:	2100      	movs	r1, #0
 8006148:	4818      	ldr	r0, [pc, #96]	@ (80061ac <HAL_GPIO_EXTI_Callback+0xa0>)
 800614a:	f005 ff25 	bl	800bf98 <HAL_TIM_PWM_Stop>
        }
        break;
 800614e:	e020      	b.n	8006192 <HAL_GPIO_EXTI_Callback+0x86>
    case GPIO_PIN_0:  /* B2 - Release/Resume + demo speed step */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8006150:	2101      	movs	r1, #1
 8006152:	4813      	ldr	r0, [pc, #76]	@ (80061a0 <HAL_GPIO_EXTI_Callback+0x94>)
 8006154:	f001 fd8c 	bl	8007c70 <HAL_GPIO_ReadPin>
 8006158:	4603      	mov	r3, r0
 800615a:	2b00      	cmp	r3, #0
 800615c:	d11b      	bne.n	8006196 <HAL_GPIO_EXTI_Callback+0x8a>
            /* Libera segurança */
            safety_estop_release();
 800615e:	f7ff f9bd 	bl	80054dc <safety_estop_release>
            /* Garante que os timers base voltem a rodar */
            HAL_TIM_Base_Start_IT(&htim6);
 8006162:	4810      	ldr	r0, [pc, #64]	@ (80061a4 <HAL_GPIO_EXTI_Callback+0x98>)
 8006164:	f005 fb20 	bl	800b7a8 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 8006168:	480f      	ldr	r0, [pc, #60]	@ (80061a8 <HAL_GPIO_EXTI_Callback+0x9c>)
 800616a:	f005 fb1d 	bl	800b7a8 <HAL_TIM_Base_Start_IT>
            /* Reativa movimentos conforme contexto */
            if (motion_demo_is_active()) {
 800616e:	f7ff f8b5 	bl	80052dc <motion_demo_is_active>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d002      	beq.n	800617e <HAL_GPIO_EXTI_Callback+0x72>
                /* Cicla velocidade no modo demo contínuo */
                motion_demo_cycle_speed();
 8006178:	f7ff f8c2 	bl	8005300 <motion_demo_cycle_speed>
                motion_demo_set_continuous(1);
                /* Se usa PWM em TIM15 para indicação, retome */
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
            }
        }
        break;
 800617c:	e00b      	b.n	8006196 <HAL_GPIO_EXTI_Callback+0x8a>
                motion_demo_set_continuous(1);
 800617e:	2001      	movs	r0, #1
 8006180:	f7fe ff9e 	bl	80050c0 <motion_demo_set_continuous>
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8006184:	2100      	movs	r1, #0
 8006186:	4809      	ldr	r0, [pc, #36]	@ (80061ac <HAL_GPIO_EXTI_Callback+0xa0>)
 8006188:	f005 fd56 	bl	800bc38 <HAL_TIM_PWM_Start>
        break;
 800618c:	e003      	b.n	8006196 <HAL_GPIO_EXTI_Callback+0x8a>
    case GPIO_PIN_1:
    case GPIO_PIN_2:
    default:
        /* Reservado para sensores PROX/limites; sem ação específica aqui */
        break;
 800618e:	bf00      	nop
 8006190:	e002      	b.n	8006198 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 8006192:	bf00      	nop
 8006194:	e000      	b.n	8006198 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 8006196:	bf00      	nop
    }
}
 8006198:	bf00      	nop
 800619a:	3708      	adds	r7, #8
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	48000800 	.word	0x48000800
 80061a4:	20003128 	.word	0x20003128
 80061a8:	20003174 	.word	0x20003174
 80061ac:	200031c0 	.word	0x200031c0

080061b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 80061b4:	f04f 32ff 	mov.w	r2, #4294967295
 80061b8:	2164      	movs	r1, #100	@ 0x64
 80061ba:	2000      	movs	r0, #0
 80061bc:	f7fc f988 	bl	80024d0 <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 80061c0:	4a04      	ldr	r2, [pc, #16]	@ (80061d4 <Error_Handler+0x24>)
 80061c2:	4905      	ldr	r1, [pc, #20]	@ (80061d8 <Error_Handler+0x28>)
 80061c4:	4805      	ldr	r0, [pc, #20]	@ (80061dc <Error_Handler+0x2c>)
 80061c6:	f7fc f997 	bl	80024f8 <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 80061ca:	b672      	cpsid	i
}
 80061cc:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 80061ce:	bf00      	nop
 80061d0:	e7fd      	b.n	80061ce <Error_Handler+0x1e>
 80061d2:	bf00      	nop
 80061d4:	08010df4 	.word	0x08010df4
 80061d8:	08010e04 	.word	0x08010e04
 80061dc:	08010e0c 	.word	0x08010e0c

080061e0 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80061ea:	bf00      	nop
 80061ec:	370c      	adds	r7, #12
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr
	...

080061f8 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80061fc:	4b18      	ldr	r3, [pc, #96]	@ (8006260 <MX_SPI2_Init+0x68>)
 80061fe:	4a19      	ldr	r2, [pc, #100]	@ (8006264 <MX_SPI2_Init+0x6c>)
 8006200:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8006202:	4b17      	ldr	r3, [pc, #92]	@ (8006260 <MX_SPI2_Init+0x68>)
 8006204:	2200      	movs	r2, #0
 8006206:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006208:	4b15      	ldr	r3, [pc, #84]	@ (8006260 <MX_SPI2_Init+0x68>)
 800620a:	2200      	movs	r2, #0
 800620c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800620e:	4b14      	ldr	r3, [pc, #80]	@ (8006260 <MX_SPI2_Init+0x68>)
 8006210:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8006214:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8006216:	4b12      	ldr	r3, [pc, #72]	@ (8006260 <MX_SPI2_Init+0x68>)
 8006218:	2202      	movs	r2, #2
 800621a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800621c:	4b10      	ldr	r3, [pc, #64]	@ (8006260 <MX_SPI2_Init+0x68>)
 800621e:	2201      	movs	r2, #1
 8006220:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8006222:	4b0f      	ldr	r3, [pc, #60]	@ (8006260 <MX_SPI2_Init+0x68>)
 8006224:	2200      	movs	r2, #0
 8006226:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006228:	4b0d      	ldr	r3, [pc, #52]	@ (8006260 <MX_SPI2_Init+0x68>)
 800622a:	2200      	movs	r2, #0
 800622c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800622e:	4b0c      	ldr	r3, [pc, #48]	@ (8006260 <MX_SPI2_Init+0x68>)
 8006230:	2200      	movs	r2, #0
 8006232:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006234:	4b0a      	ldr	r3, [pc, #40]	@ (8006260 <MX_SPI2_Init+0x68>)
 8006236:	2200      	movs	r2, #0
 8006238:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800623a:	4b09      	ldr	r3, [pc, #36]	@ (8006260 <MX_SPI2_Init+0x68>)
 800623c:	2207      	movs	r2, #7
 800623e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006240:	4b07      	ldr	r3, [pc, #28]	@ (8006260 <MX_SPI2_Init+0x68>)
 8006242:	2200      	movs	r2, #0
 8006244:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8006246:	4b06      	ldr	r3, [pc, #24]	@ (8006260 <MX_SPI2_Init+0x68>)
 8006248:	2200      	movs	r2, #0
 800624a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800624c:	4804      	ldr	r0, [pc, #16]	@ (8006260 <MX_SPI2_Init+0x68>)
 800624e:	f004 fa39 	bl	800a6c4 <HAL_SPI_Init>
 8006252:	4603      	mov	r3, r0
 8006254:	2b00      	cmp	r3, #0
 8006256:	d001      	beq.n	800625c <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 8006258:	f7ff ffaa 	bl	80061b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800625c:	bf00      	nop
 800625e:	bd80      	pop	{r7, pc}
 8006260:	20002f98 	.word	0x20002f98
 8006264:	40003800 	.word	0x40003800

08006268 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b08a      	sub	sp, #40	@ 0x28
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006270:	f107 0314 	add.w	r3, r7, #20
 8006274:	2200      	movs	r2, #0
 8006276:	601a      	str	r2, [r3, #0]
 8006278:	605a      	str	r2, [r3, #4]
 800627a:	609a      	str	r2, [r3, #8]
 800627c:	60da      	str	r2, [r3, #12]
 800627e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a44      	ldr	r2, [pc, #272]	@ (8006398 <HAL_SPI_MspInit+0x130>)
 8006286:	4293      	cmp	r3, r2
 8006288:	f040 8082 	bne.w	8006390 <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800628c:	4b43      	ldr	r3, [pc, #268]	@ (800639c <HAL_SPI_MspInit+0x134>)
 800628e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006290:	4a42      	ldr	r2, [pc, #264]	@ (800639c <HAL_SPI_MspInit+0x134>)
 8006292:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006296:	6593      	str	r3, [r2, #88]	@ 0x58
 8006298:	4b40      	ldr	r3, [pc, #256]	@ (800639c <HAL_SPI_MspInit+0x134>)
 800629a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800629c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062a0:	613b      	str	r3, [r7, #16]
 80062a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80062a4:	4b3d      	ldr	r3, [pc, #244]	@ (800639c <HAL_SPI_MspInit+0x134>)
 80062a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062a8:	4a3c      	ldr	r2, [pc, #240]	@ (800639c <HAL_SPI_MspInit+0x134>)
 80062aa:	f043 0308 	orr.w	r3, r3, #8
 80062ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80062b0:	4b3a      	ldr	r3, [pc, #232]	@ (800639c <HAL_SPI_MspInit+0x134>)
 80062b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062b4:	f003 0308 	and.w	r3, r3, #8
 80062b8:	60fb      	str	r3, [r7, #12]
 80062ba:	68fb      	ldr	r3, [r7, #12]
    PD0     ------> SPI2_NSS
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 80062bc:	231b      	movs	r3, #27
 80062be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062c0:	2302      	movs	r3, #2
 80062c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062c4:	2300      	movs	r3, #0
 80062c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80062c8:	2303      	movs	r3, #3
 80062ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80062cc:	2305      	movs	r3, #5
 80062ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80062d0:	f107 0314 	add.w	r3, r7, #20
 80062d4:	4619      	mov	r1, r3
 80062d6:	4832      	ldr	r0, [pc, #200]	@ (80063a0 <HAL_SPI_MspInit+0x138>)
 80062d8:	f001 fa3e 	bl	8007758 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 80062dc:	4b31      	ldr	r3, [pc, #196]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 80062de:	4a32      	ldr	r2, [pc, #200]	@ (80063a8 <HAL_SPI_MspInit+0x140>)
 80062e0:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 80062e2:	4b30      	ldr	r3, [pc, #192]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 80062e4:	2201      	movs	r2, #1
 80062e6:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80062e8:	4b2e      	ldr	r3, [pc, #184]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 80062ea:	2200      	movs	r2, #0
 80062ec:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80062ee:	4b2d      	ldr	r3, [pc, #180]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 80062f0:	2200      	movs	r2, #0
 80062f2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80062f4:	4b2b      	ldr	r3, [pc, #172]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 80062f6:	2280      	movs	r2, #128	@ 0x80
 80062f8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80062fa:	4b2a      	ldr	r3, [pc, #168]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 80062fc:	2200      	movs	r2, #0
 80062fe:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006300:	4b28      	ldr	r3, [pc, #160]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 8006302:	2200      	movs	r2, #0
 8006304:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8006306:	4b27      	ldr	r3, [pc, #156]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 8006308:	2220      	movs	r2, #32
 800630a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800630c:	4b25      	ldr	r3, [pc, #148]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 800630e:	2200      	movs	r2, #0
 8006310:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8006312:	4824      	ldr	r0, [pc, #144]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 8006314:	f000 feda 	bl	80070cc <HAL_DMA_Init>
 8006318:	4603      	mov	r3, r0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d001      	beq.n	8006322 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 800631e:	f7ff ff47 	bl	80061b0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a1f      	ldr	r2, [pc, #124]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 8006326:	659a      	str	r2, [r3, #88]	@ 0x58
 8006328:	4a1e      	ldr	r2, [pc, #120]	@ (80063a4 <HAL_SPI_MspInit+0x13c>)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 800632e:	4b1f      	ldr	r3, [pc, #124]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 8006330:	4a1f      	ldr	r2, [pc, #124]	@ (80063b0 <HAL_SPI_MspInit+0x148>)
 8006332:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8006334:	4b1d      	ldr	r3, [pc, #116]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 8006336:	2201      	movs	r2, #1
 8006338:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800633a:	4b1c      	ldr	r3, [pc, #112]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 800633c:	2210      	movs	r2, #16
 800633e:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006340:	4b1a      	ldr	r3, [pc, #104]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 8006342:	2200      	movs	r2, #0
 8006344:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006346:	4b19      	ldr	r3, [pc, #100]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 8006348:	2280      	movs	r2, #128	@ 0x80
 800634a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800634c:	4b17      	ldr	r3, [pc, #92]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 800634e:	2200      	movs	r2, #0
 8006350:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006352:	4b16      	ldr	r3, [pc, #88]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 8006354:	2200      	movs	r2, #0
 8006356:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8006358:	4b14      	ldr	r3, [pc, #80]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 800635a:	2220      	movs	r2, #32
 800635c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800635e:	4b13      	ldr	r3, [pc, #76]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 8006360:	2200      	movs	r2, #0
 8006362:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8006364:	4811      	ldr	r0, [pc, #68]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 8006366:	f000 feb1 	bl	80070cc <HAL_DMA_Init>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d001      	beq.n	8006374 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8006370:	f7ff ff1e 	bl	80061b0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	4a0d      	ldr	r2, [pc, #52]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 8006378:	655a      	str	r2, [r3, #84]	@ 0x54
 800637a:	4a0c      	ldr	r2, [pc, #48]	@ (80063ac <HAL_SPI_MspInit+0x144>)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8006380:	2200      	movs	r2, #0
 8006382:	2100      	movs	r1, #0
 8006384:	2024      	movs	r0, #36	@ 0x24
 8006386:	f000 fe51 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800638a:	2024      	movs	r0, #36	@ 0x24
 800638c:	f000 fe7a 	bl	8007084 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8006390:	bf00      	nop
 8006392:	3728      	adds	r7, #40	@ 0x28
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	40003800 	.word	0x40003800
 800639c:	40021000 	.word	0x40021000
 80063a0:	48000c00 	.word	0x48000c00
 80063a4:	20002ffc 	.word	0x20002ffc
 80063a8:	40020044 	.word	0x40020044
 80063ac:	20003044 	.word	0x20003044
 80063b0:	40020058 	.word	0x40020058

080063b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80063ba:	4b0f      	ldr	r3, [pc, #60]	@ (80063f8 <HAL_MspInit+0x44>)
 80063bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063be:	4a0e      	ldr	r2, [pc, #56]	@ (80063f8 <HAL_MspInit+0x44>)
 80063c0:	f043 0301 	orr.w	r3, r3, #1
 80063c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80063c6:	4b0c      	ldr	r3, [pc, #48]	@ (80063f8 <HAL_MspInit+0x44>)
 80063c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063ca:	f003 0301 	and.w	r3, r3, #1
 80063ce:	607b      	str	r3, [r7, #4]
 80063d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80063d2:	4b09      	ldr	r3, [pc, #36]	@ (80063f8 <HAL_MspInit+0x44>)
 80063d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063d6:	4a08      	ldr	r2, [pc, #32]	@ (80063f8 <HAL_MspInit+0x44>)
 80063d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80063de:	4b06      	ldr	r3, [pc, #24]	@ (80063f8 <HAL_MspInit+0x44>)
 80063e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063e6:	603b      	str	r3, [r7, #0]
 80063e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80063ea:	bf00      	nop
 80063ec:	370c      	adds	r7, #12
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr
 80063f6:	bf00      	nop
 80063f8:	40021000 	.word	0x40021000

080063fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80063fc:	b480      	push	{r7}
 80063fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8006400:	bf00      	nop
 8006402:	e7fd      	b.n	8006400 <NMI_Handler+0x4>

08006404 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006404:	b480      	push	{r7}
 8006406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006408:	bf00      	nop
 800640a:	e7fd      	b.n	8006408 <HardFault_Handler+0x4>

0800640c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800640c:	b480      	push	{r7}
 800640e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006410:	bf00      	nop
 8006412:	e7fd      	b.n	8006410 <MemManage_Handler+0x4>

08006414 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006414:	b480      	push	{r7}
 8006416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006418:	bf00      	nop
 800641a:	e7fd      	b.n	8006418 <BusFault_Handler+0x4>

0800641c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800641c:	b480      	push	{r7}
 800641e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006420:	bf00      	nop
 8006422:	e7fd      	b.n	8006420 <UsageFault_Handler+0x4>

08006424 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006424:	b480      	push	{r7}
 8006426:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006428:	bf00      	nop
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr

08006432 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006432:	b480      	push	{r7}
 8006434:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006436:	bf00      	nop
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006440:	b480      	push	{r7}
 8006442:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006444:	bf00      	nop
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr

0800644e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800644e:	b580      	push	{r7, lr}
 8006450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006452:	f000 fcdb 	bl	8006e0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006456:	bf00      	nop
 8006458:	bd80      	pop	{r7, pc}
	...

0800645c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8006460:	4802      	ldr	r0, [pc, #8]	@ (800646c <DMA1_Channel4_IRQHandler+0x10>)
 8006462:	f001 f89a 	bl	800759a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8006466:	bf00      	nop
 8006468:	bd80      	pop	{r7, pc}
 800646a:	bf00      	nop
 800646c:	20002ffc 	.word	0x20002ffc

08006470 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8006474:	4802      	ldr	r0, [pc, #8]	@ (8006480 <DMA1_Channel5_IRQHandler+0x10>)
 8006476:	f001 f890 	bl	800759a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800647a:	bf00      	nop
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	20003044 	.word	0x20003044

08006484 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8006488:	4802      	ldr	r0, [pc, #8]	@ (8006494 <SPI2_IRQHandler+0x10>)
 800648a:	f004 fcad 	bl	800ade8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800648e:	bf00      	nop
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	20002f98 	.word	0x20002f98

08006498 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800649c:	4802      	ldr	r0, [pc, #8]	@ (80064a8 <TIM6_DAC_IRQHandler+0x10>)
 800649e:	f006 f92f 	bl	800c700 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80064a2:	bf00      	nop
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	20003128 	.word	0x20003128

080064ac <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80064b0:	4802      	ldr	r0, [pc, #8]	@ (80064bc <TIM7_IRQHandler+0x10>)
 80064b2:	f006 f925 	bl	800c700 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80064b6:	bf00      	nop
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	20003174 	.word	0x20003174

080064c0 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 80064c4:	4802      	ldr	r0, [pc, #8]	@ (80064d0 <LPTIM1_IRQHandler+0x10>)
 80064c6:	f001 ff1f 	bl	8008308 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 80064ca:	bf00      	nop
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	20002f58 	.word	0x20002f58

080064d4 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80064d8:	2001      	movs	r0, #1
 80064da:	f001 fc37 	bl	8007d4c <HAL_GPIO_EXTI_IRQHandler>
}
 80064de:	bf00      	nop
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80064e2:	b580      	push	{r7, lr}
 80064e4:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80064e6:	2002      	movs	r0, #2
 80064e8:	f001 fc30 	bl	8007d4c <HAL_GPIO_EXTI_IRQHandler>
}
 80064ec:	bf00      	nop
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80064f4:	2004      	movs	r0, #4
 80064f6:	f001 fc29 	bl	8007d4c <HAL_GPIO_EXTI_IRQHandler>
}
 80064fa:	bf00      	nop
 80064fc:	bd80      	pop	{r7, pc}

080064fe <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80064fe:	b580      	push	{r7, lr}
 8006500:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8006502:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006506:	f001 fc21 	bl	8007d4c <HAL_GPIO_EXTI_IRQHandler>
}
 800650a:	bf00      	nop
 800650c:	bd80      	pop	{r7, pc}

0800650e <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 800650e:	b580      	push	{r7, lr}
 8006510:	b086      	sub	sp, #24
 8006512:	af00      	add	r7, sp, #0
 8006514:	60f8      	str	r0, [r7, #12]
 8006516:	60b9      	str	r1, [r7, #8]
 8006518:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800651a:	2300      	movs	r3, #0
 800651c:	617b      	str	r3, [r7, #20]
 800651e:	e00a      	b.n	8006536 <_read+0x28>
		*ptr++ = __io_getchar();
 8006520:	f3af 8000 	nop.w
 8006524:	4601      	mov	r1, r0
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	1c5a      	adds	r2, r3, #1
 800652a:	60ba      	str	r2, [r7, #8]
 800652c:	b2ca      	uxtb	r2, r1
 800652e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	3301      	adds	r3, #1
 8006534:	617b      	str	r3, [r7, #20]
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	429a      	cmp	r2, r3
 800653c:	dbf0      	blt.n	8006520 <_read+0x12>
	}

	return len;
 800653e:	687b      	ldr	r3, [r7, #4]
}
 8006540:	4618      	mov	r0, r3
 8006542:	3718      	adds	r7, #24
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8006550:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006554:	4618      	mov	r0, r3
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <_fstat>:

int _fstat(int file, struct stat *st) {
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
 8006568:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006570:	605a      	str	r2, [r3, #4]
	return 0;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <_isatty>:

int _isatty(int file) {
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8006588:	2301      	movs	r3, #1
}
 800658a:	4618      	mov	r0, r3
 800658c:	370c      	adds	r7, #12
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr

08006596 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8006596:	b480      	push	{r7}
 8006598:	b085      	sub	sp, #20
 800659a:	af00      	add	r7, sp, #0
 800659c:	60f8      	str	r0, [r7, #12]
 800659e:	60b9      	str	r1, [r7, #8]
 80065a0:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80065a2:	2300      	movs	r3, #0
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3714      	adds	r7, #20
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b086      	sub	sp, #24
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80065b8:	4a14      	ldr	r2, [pc, #80]	@ (800660c <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80065ba:	4b15      	ldr	r3, [pc, #84]	@ (8006610 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80065c4:	4b13      	ldr	r3, [pc, #76]	@ (8006614 <_sbrk+0x64>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d102      	bne.n	80065d2 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 80065cc:	4b11      	ldr	r3, [pc, #68]	@ (8006614 <_sbrk+0x64>)
 80065ce:	4a12      	ldr	r2, [pc, #72]	@ (8006618 <_sbrk+0x68>)
 80065d0:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80065d2:	4b10      	ldr	r3, [pc, #64]	@ (8006614 <_sbrk+0x64>)
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4413      	add	r3, r2
 80065da:	693a      	ldr	r2, [r7, #16]
 80065dc:	429a      	cmp	r2, r3
 80065de:	d207      	bcs.n	80065f0 <_sbrk+0x40>
		errno = ENOMEM;
 80065e0:	f009 fb3a 	bl	800fc58 <__errno>
 80065e4:	4603      	mov	r3, r0
 80065e6:	220c      	movs	r2, #12
 80065e8:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80065ea:	f04f 33ff 	mov.w	r3, #4294967295
 80065ee:	e009      	b.n	8006604 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 80065f0:	4b08      	ldr	r3, [pc, #32]	@ (8006614 <_sbrk+0x64>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 80065f6:	4b07      	ldr	r3, [pc, #28]	@ (8006614 <_sbrk+0x64>)
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4413      	add	r3, r2
 80065fe:	4a05      	ldr	r2, [pc, #20]	@ (8006614 <_sbrk+0x64>)
 8006600:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8006602:	68fb      	ldr	r3, [r7, #12]
}
 8006604:	4618      	mov	r0, r3
 8006606:	3718      	adds	r7, #24
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	20018000 	.word	0x20018000
 8006610:	00000400 	.word	0x00000400
 8006614:	2000308c 	.word	0x2000308c
 8006618:	200033e8 	.word	0x200033e8

0800661c <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 800661c:	b480      	push	{r7}
 800661e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8006620:	4b06      	ldr	r3, [pc, #24]	@ (800663c <SystemInit+0x20>)
 8006622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006626:	4a05      	ldr	r2, [pc, #20]	@ (800663c <SystemInit+0x20>)
 8006628:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800662c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8006630:	bf00      	nop
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop
 800663c:	e000ed00 	.word	0xe000ed00

08006640 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b08c      	sub	sp, #48	@ 0x30
 8006644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006646:	f107 030c 	add.w	r3, r7, #12
 800664a:	2224      	movs	r2, #36	@ 0x24
 800664c:	2100      	movs	r1, #0
 800664e:	4618      	mov	r0, r3
 8006650:	f009 faa4 	bl	800fb9c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006654:	463b      	mov	r3, r7
 8006656:	2200      	movs	r2, #0
 8006658:	601a      	str	r2, [r3, #0]
 800665a:	605a      	str	r2, [r3, #4]
 800665c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800665e:	4b21      	ldr	r3, [pc, #132]	@ (80066e4 <MX_TIM3_Init+0xa4>)
 8006660:	4a21      	ldr	r2, [pc, #132]	@ (80066e8 <MX_TIM3_Init+0xa8>)
 8006662:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8006664:	4b1f      	ldr	r3, [pc, #124]	@ (80066e4 <MX_TIM3_Init+0xa4>)
 8006666:	2200      	movs	r2, #0
 8006668:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800666a:	4b1e      	ldr	r3, [pc, #120]	@ (80066e4 <MX_TIM3_Init+0xa4>)
 800666c:	2200      	movs	r2, #0
 800666e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006670:	4b1c      	ldr	r3, [pc, #112]	@ (80066e4 <MX_TIM3_Init+0xa4>)
 8006672:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006676:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006678:	4b1a      	ldr	r3, [pc, #104]	@ (80066e4 <MX_TIM3_Init+0xa4>)
 800667a:	2200      	movs	r2, #0
 800667c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800667e:	4b19      	ldr	r3, [pc, #100]	@ (80066e4 <MX_TIM3_Init+0xa4>)
 8006680:	2200      	movs	r2, #0
 8006682:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006684:	2301      	movs	r3, #1
 8006686:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006688:	2300      	movs	r3, #0
 800668a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800668c:	2301      	movs	r3, #1
 800668e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006690:	2300      	movs	r3, #0
 8006692:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006694:	2300      	movs	r3, #0
 8006696:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006698:	2300      	movs	r3, #0
 800669a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800669c:	2301      	movs	r3, #1
 800669e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80066a0:	2300      	movs	r3, #0
 80066a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80066a4:	2300      	movs	r3, #0
 80066a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80066a8:	f107 030c 	add.w	r3, r7, #12
 80066ac:	4619      	mov	r1, r3
 80066ae:	480d      	ldr	r0, [pc, #52]	@ (80066e4 <MX_TIM3_Init+0xa4>)
 80066b0:	f005 fda6 	bl	800c200 <HAL_TIM_Encoder_Init>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d001      	beq.n	80066be <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80066ba:	f7ff fd79 	bl	80061b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80066be:	2300      	movs	r3, #0
 80066c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80066c2:	2300      	movs	r3, #0
 80066c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80066c6:	463b      	mov	r3, r7
 80066c8:	4619      	mov	r1, r3
 80066ca:	4806      	ldr	r0, [pc, #24]	@ (80066e4 <MX_TIM3_Init+0xa4>)
 80066cc:	f007 fc7c 	bl	800dfc8 <HAL_TIMEx_MasterConfigSynchronization>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d001      	beq.n	80066da <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80066d6:	f7ff fd6b 	bl	80061b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80066da:	bf00      	nop
 80066dc:	3730      	adds	r7, #48	@ 0x30
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	20003090 	.word	0x20003090
 80066e8:	40000400 	.word	0x40000400

080066ec <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b08c      	sub	sp, #48	@ 0x30
 80066f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80066f2:	f107 030c 	add.w	r3, r7, #12
 80066f6:	2224      	movs	r2, #36	@ 0x24
 80066f8:	2100      	movs	r1, #0
 80066fa:	4618      	mov	r0, r3
 80066fc:	f009 fa4e 	bl	800fb9c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006700:	463b      	mov	r3, r7
 8006702:	2200      	movs	r2, #0
 8006704:	601a      	str	r2, [r3, #0]
 8006706:	605a      	str	r2, [r3, #4]
 8006708:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800670a:	4b21      	ldr	r3, [pc, #132]	@ (8006790 <MX_TIM5_Init+0xa4>)
 800670c:	4a21      	ldr	r2, [pc, #132]	@ (8006794 <MX_TIM5_Init+0xa8>)
 800670e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8006710:	4b1f      	ldr	r3, [pc, #124]	@ (8006790 <MX_TIM5_Init+0xa4>)
 8006712:	2200      	movs	r2, #0
 8006714:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006716:	4b1e      	ldr	r3, [pc, #120]	@ (8006790 <MX_TIM5_Init+0xa4>)
 8006718:	2200      	movs	r2, #0
 800671a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800671c:	4b1c      	ldr	r3, [pc, #112]	@ (8006790 <MX_TIM5_Init+0xa4>)
 800671e:	f04f 32ff 	mov.w	r2, #4294967295
 8006722:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006724:	4b1a      	ldr	r3, [pc, #104]	@ (8006790 <MX_TIM5_Init+0xa4>)
 8006726:	2200      	movs	r2, #0
 8006728:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800672a:	4b19      	ldr	r3, [pc, #100]	@ (8006790 <MX_TIM5_Init+0xa4>)
 800672c:	2200      	movs	r2, #0
 800672e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006730:	2301      	movs	r3, #1
 8006732:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006734:	2300      	movs	r3, #0
 8006736:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006738:	2301      	movs	r3, #1
 800673a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800673c:	2300      	movs	r3, #0
 800673e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006740:	2300      	movs	r3, #0
 8006742:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006744:	2300      	movs	r3, #0
 8006746:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006748:	2301      	movs	r3, #1
 800674a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800674c:	2300      	movs	r3, #0
 800674e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006750:	2300      	movs	r3, #0
 8006752:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8006754:	f107 030c 	add.w	r3, r7, #12
 8006758:	4619      	mov	r1, r3
 800675a:	480d      	ldr	r0, [pc, #52]	@ (8006790 <MX_TIM5_Init+0xa4>)
 800675c:	f005 fd50 	bl	800c200 <HAL_TIM_Encoder_Init>
 8006760:	4603      	mov	r3, r0
 8006762:	2b00      	cmp	r3, #0
 8006764:	d001      	beq.n	800676a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8006766:	f7ff fd23 	bl	80061b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800676a:	2300      	movs	r3, #0
 800676c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800676e:	2300      	movs	r3, #0
 8006770:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8006772:	463b      	mov	r3, r7
 8006774:	4619      	mov	r1, r3
 8006776:	4806      	ldr	r0, [pc, #24]	@ (8006790 <MX_TIM5_Init+0xa4>)
 8006778:	f007 fc26 	bl	800dfc8 <HAL_TIMEx_MasterConfigSynchronization>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d001      	beq.n	8006786 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8006782:	f7ff fd15 	bl	80061b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8006786:	bf00      	nop
 8006788:	3730      	adds	r7, #48	@ 0x30
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	200030dc 	.word	0x200030dc
 8006794:	40000c00 	.word	0x40000c00

08006798 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800679e:	1d3b      	adds	r3, r7, #4
 80067a0:	2200      	movs	r2, #0
 80067a2:	601a      	str	r2, [r3, #0]
 80067a4:	605a      	str	r2, [r3, #4]
 80067a6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80067a8:	4b14      	ldr	r3, [pc, #80]	@ (80067fc <MX_TIM6_Init+0x64>)
 80067aa:	4a15      	ldr	r2, [pc, #84]	@ (8006800 <MX_TIM6_Init+0x68>)
 80067ac:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 80067ae:	4b13      	ldr	r3, [pc, #76]	@ (80067fc <MX_TIM6_Init+0x64>)
 80067b0:	224f      	movs	r2, #79	@ 0x4f
 80067b2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067b4:	4b11      	ldr	r3, [pc, #68]	@ (80067fc <MX_TIM6_Init+0x64>)
 80067b6:	2200      	movs	r2, #0
 80067b8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 80067ba:	4b10      	ldr	r3, [pc, #64]	@ (80067fc <MX_TIM6_Init+0x64>)
 80067bc:	2213      	movs	r2, #19
 80067be:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80067c0:	4b0e      	ldr	r3, [pc, #56]	@ (80067fc <MX_TIM6_Init+0x64>)
 80067c2:	2280      	movs	r2, #128	@ 0x80
 80067c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80067c6:	480d      	ldr	r0, [pc, #52]	@ (80067fc <MX_TIM6_Init+0x64>)
 80067c8:	f004 fee4 	bl	800b594 <HAL_TIM_Base_Init>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d001      	beq.n	80067d6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80067d2:	f7ff fced 	bl	80061b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80067d6:	2320      	movs	r3, #32
 80067d8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80067da:	2300      	movs	r3, #0
 80067dc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80067de:	1d3b      	adds	r3, r7, #4
 80067e0:	4619      	mov	r1, r3
 80067e2:	4806      	ldr	r0, [pc, #24]	@ (80067fc <MX_TIM6_Init+0x64>)
 80067e4:	f007 fbf0 	bl	800dfc8 <HAL_TIMEx_MasterConfigSynchronization>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d001      	beq.n	80067f2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80067ee:	f7ff fcdf 	bl	80061b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80067f2:	bf00      	nop
 80067f4:	3710      	adds	r7, #16
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	20003128 	.word	0x20003128
 8006800:	40001000 	.word	0x40001000

08006804 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800680a:	1d3b      	adds	r3, r7, #4
 800680c:	2200      	movs	r2, #0
 800680e:	601a      	str	r2, [r3, #0]
 8006810:	605a      	str	r2, [r3, #4]
 8006812:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8006814:	4b14      	ldr	r3, [pc, #80]	@ (8006868 <MX_TIM7_Init+0x64>)
 8006816:	4a15      	ldr	r2, [pc, #84]	@ (800686c <MX_TIM7_Init+0x68>)
 8006818:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 800681a:	4b13      	ldr	r3, [pc, #76]	@ (8006868 <MX_TIM7_Init+0x64>)
 800681c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8006820:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006822:	4b11      	ldr	r3, [pc, #68]	@ (8006868 <MX_TIM7_Init+0x64>)
 8006824:	2200      	movs	r2, #0
 8006826:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8006828:	4b0f      	ldr	r3, [pc, #60]	@ (8006868 <MX_TIM7_Init+0x64>)
 800682a:	2209      	movs	r2, #9
 800682c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800682e:	4b0e      	ldr	r3, [pc, #56]	@ (8006868 <MX_TIM7_Init+0x64>)
 8006830:	2280      	movs	r2, #128	@ 0x80
 8006832:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006834:	480c      	ldr	r0, [pc, #48]	@ (8006868 <MX_TIM7_Init+0x64>)
 8006836:	f004 fead 	bl	800b594 <HAL_TIM_Base_Init>
 800683a:	4603      	mov	r3, r0
 800683c:	2b00      	cmp	r3, #0
 800683e:	d001      	beq.n	8006844 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8006840:	f7ff fcb6 	bl	80061b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006844:	2300      	movs	r3, #0
 8006846:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006848:	2300      	movs	r3, #0
 800684a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800684c:	1d3b      	adds	r3, r7, #4
 800684e:	4619      	mov	r1, r3
 8006850:	4805      	ldr	r0, [pc, #20]	@ (8006868 <MX_TIM7_Init+0x64>)
 8006852:	f007 fbb9 	bl	800dfc8 <HAL_TIMEx_MasterConfigSynchronization>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d001      	beq.n	8006860 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800685c:	f7ff fca8 	bl	80061b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8006860:	bf00      	nop
 8006862:	3710      	adds	r7, #16
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}
 8006868:	20003174 	.word	0x20003174
 800686c:	40001400 	.word	0x40001400

08006870 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b09a      	sub	sp, #104	@ 0x68
 8006874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006876:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800687a:	2200      	movs	r2, #0
 800687c:	601a      	str	r2, [r3, #0]
 800687e:	605a      	str	r2, [r3, #4]
 8006880:	609a      	str	r2, [r3, #8]
 8006882:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006884:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8006888:	2200      	movs	r2, #0
 800688a:	601a      	str	r2, [r3, #0]
 800688c:	605a      	str	r2, [r3, #4]
 800688e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006890:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006894:	2200      	movs	r2, #0
 8006896:	601a      	str	r2, [r3, #0]
 8006898:	605a      	str	r2, [r3, #4]
 800689a:	609a      	str	r2, [r3, #8]
 800689c:	60da      	str	r2, [r3, #12]
 800689e:	611a      	str	r2, [r3, #16]
 80068a0:	615a      	str	r2, [r3, #20]
 80068a2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80068a4:	1d3b      	adds	r3, r7, #4
 80068a6:	222c      	movs	r2, #44	@ 0x2c
 80068a8:	2100      	movs	r1, #0
 80068aa:	4618      	mov	r0, r3
 80068ac:	f009 f976 	bl	800fb9c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80068b0:	4b3e      	ldr	r3, [pc, #248]	@ (80069ac <MX_TIM15_Init+0x13c>)
 80068b2:	4a3f      	ldr	r2, [pc, #252]	@ (80069b0 <MX_TIM15_Init+0x140>)
 80068b4:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 80068b6:	4b3d      	ldr	r3, [pc, #244]	@ (80069ac <MX_TIM15_Init+0x13c>)
 80068b8:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 80068bc:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80068be:	4b3b      	ldr	r3, [pc, #236]	@ (80069ac <MX_TIM15_Init+0x13c>)
 80068c0:	2200      	movs	r2, #0
 80068c2:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80068c4:	4b39      	ldr	r3, [pc, #228]	@ (80069ac <MX_TIM15_Init+0x13c>)
 80068c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80068ca:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80068cc:	4b37      	ldr	r3, [pc, #220]	@ (80069ac <MX_TIM15_Init+0x13c>)
 80068ce:	2200      	movs	r2, #0
 80068d0:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80068d2:	4b36      	ldr	r3, [pc, #216]	@ (80069ac <MX_TIM15_Init+0x13c>)
 80068d4:	2200      	movs	r2, #0
 80068d6:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80068d8:	4b34      	ldr	r3, [pc, #208]	@ (80069ac <MX_TIM15_Init+0x13c>)
 80068da:	2200      	movs	r2, #0
 80068dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80068de:	4833      	ldr	r0, [pc, #204]	@ (80069ac <MX_TIM15_Init+0x13c>)
 80068e0:	f004 fe58 	bl	800b594 <HAL_TIM_Base_Init>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d001      	beq.n	80068ee <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 80068ea:	f7ff fc61 	bl	80061b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80068ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80068f2:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80068f4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80068f8:	4619      	mov	r1, r3
 80068fa:	482c      	ldr	r0, [pc, #176]	@ (80069ac <MX_TIM15_Init+0x13c>)
 80068fc:	f006 fada 	bl	800ceb4 <HAL_TIM_ConfigClockSource>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d001      	beq.n	800690a <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 8006906:	f7ff fc53 	bl	80061b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800690a:	4828      	ldr	r0, [pc, #160]	@ (80069ac <MX_TIM15_Init+0x13c>)
 800690c:	f005 f880 	bl	800ba10 <HAL_TIM_PWM_Init>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d001      	beq.n	800691a <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 8006916:	f7ff fc4b 	bl	80061b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800691a:	2300      	movs	r3, #0
 800691c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800691e:	2300      	movs	r3, #0
 8006920:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8006922:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8006926:	4619      	mov	r1, r3
 8006928:	4820      	ldr	r0, [pc, #128]	@ (80069ac <MX_TIM15_Init+0x13c>)
 800692a:	f007 fb4d 	bl	800dfc8 <HAL_TIMEx_MasterConfigSynchronization>
 800692e:	4603      	mov	r3, r0
 8006930:	2b00      	cmp	r3, #0
 8006932:	d001      	beq.n	8006938 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8006934:	f7ff fc3c 	bl	80061b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006938:	2360      	movs	r3, #96	@ 0x60
 800693a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800693c:	2300      	movs	r3, #0
 800693e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006940:	2300      	movs	r3, #0
 8006942:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006944:	2300      	movs	r3, #0
 8006946:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006948:	2300      	movs	r3, #0
 800694a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800694c:	2300      	movs	r3, #0
 800694e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006950:	2300      	movs	r3, #0
 8006952:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006954:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006958:	2200      	movs	r2, #0
 800695a:	4619      	mov	r1, r3
 800695c:	4813      	ldr	r0, [pc, #76]	@ (80069ac <MX_TIM15_Init+0x13c>)
 800695e:	f005 ffd7 	bl	800c910 <HAL_TIM_PWM_ConfigChannel>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d001      	beq.n	800696c <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8006968:	f7ff fc22 	bl	80061b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800696c:	2300      	movs	r3, #0
 800696e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006970:	2300      	movs	r3, #0
 8006972:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006974:	2300      	movs	r3, #0
 8006976:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006978:	2300      	movs	r3, #0
 800697a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800697c:	2300      	movs	r3, #0
 800697e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006980:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006984:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006986:	2300      	movs	r3, #0
 8006988:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800698a:	1d3b      	adds	r3, r7, #4
 800698c:	4619      	mov	r1, r3
 800698e:	4807      	ldr	r0, [pc, #28]	@ (80069ac <MX_TIM15_Init+0x13c>)
 8006990:	f007 fc70 	bl	800e274 <HAL_TIMEx_ConfigBreakDeadTime>
 8006994:	4603      	mov	r3, r0
 8006996:	2b00      	cmp	r3, #0
 8006998:	d001      	beq.n	800699e <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 800699a:	f7ff fc09 	bl	80061b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800699e:	4803      	ldr	r0, [pc, #12]	@ (80069ac <MX_TIM15_Init+0x13c>)
 80069a0:	f000 f8d2 	bl	8006b48 <HAL_TIM_MspPostInit>

}
 80069a4:	bf00      	nop
 80069a6:	3768      	adds	r7, #104	@ 0x68
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	200031c0 	.word	0x200031c0
 80069b0:	40014000 	.word	0x40014000

080069b4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b08c      	sub	sp, #48	@ 0x30
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069bc:	f107 031c 	add.w	r3, r7, #28
 80069c0:	2200      	movs	r2, #0
 80069c2:	601a      	str	r2, [r3, #0]
 80069c4:	605a      	str	r2, [r3, #4]
 80069c6:	609a      	str	r2, [r3, #8]
 80069c8:	60da      	str	r2, [r3, #12]
 80069ca:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a2f      	ldr	r2, [pc, #188]	@ (8006a90 <HAL_TIM_Encoder_MspInit+0xdc>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d129      	bne.n	8006a2a <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80069d6:	4b2f      	ldr	r3, [pc, #188]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 80069d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069da:	4a2e      	ldr	r2, [pc, #184]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 80069dc:	f043 0302 	orr.w	r3, r3, #2
 80069e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80069e2:	4b2c      	ldr	r3, [pc, #176]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 80069e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069e6:	f003 0302 	and.w	r3, r3, #2
 80069ea:	61bb      	str	r3, [r7, #24]
 80069ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069ee:	4b29      	ldr	r3, [pc, #164]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 80069f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069f2:	4a28      	ldr	r2, [pc, #160]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 80069f4:	f043 0301 	orr.w	r3, r3, #1
 80069f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80069fa:	4b26      	ldr	r3, [pc, #152]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 80069fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	617b      	str	r3, [r7, #20]
 8006a04:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006a06:	23c0      	movs	r3, #192	@ 0xc0
 8006a08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a0a:	2302      	movs	r3, #2
 8006a0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a12:	2300      	movs	r3, #0
 8006a14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006a16:	2302      	movs	r3, #2
 8006a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a1a:	f107 031c 	add.w	r3, r7, #28
 8006a1e:	4619      	mov	r1, r3
 8006a20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006a24:	f000 fe98 	bl	8007758 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8006a28:	e02d      	b.n	8006a86 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM5)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8006a98 <HAL_TIM_Encoder_MspInit+0xe4>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d128      	bne.n	8006a86 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8006a34:	4b17      	ldr	r3, [pc, #92]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a38:	4a16      	ldr	r2, [pc, #88]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006a3a:	f043 0308 	orr.w	r3, r3, #8
 8006a3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a40:	4b14      	ldr	r3, [pc, #80]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006a42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a44:	f003 0308 	and.w	r3, r3, #8
 8006a48:	613b      	str	r3, [r7, #16]
 8006a4a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a4c:	4b11      	ldr	r3, [pc, #68]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006a4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a50:	4a10      	ldr	r2, [pc, #64]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006a52:	f043 0301 	orr.w	r3, r3, #1
 8006a56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006a58:	4b0e      	ldr	r3, [pc, #56]	@ (8006a94 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006a5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a5c:	f003 0301 	and.w	r3, r3, #1
 8006a60:	60fb      	str	r3, [r7, #12]
 8006a62:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006a64:	2303      	movs	r3, #3
 8006a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a68:	2302      	movs	r3, #2
 8006a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a70:	2300      	movs	r3, #0
 8006a72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8006a74:	2302      	movs	r3, #2
 8006a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a78:	f107 031c 	add.w	r3, r7, #28
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006a82:	f000 fe69 	bl	8007758 <HAL_GPIO_Init>
}
 8006a86:	bf00      	nop
 8006a88:	3730      	adds	r7, #48	@ 0x30
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}
 8006a8e:	bf00      	nop
 8006a90:	40000400 	.word	0x40000400
 8006a94:	40021000 	.word	0x40021000
 8006a98:	40000c00 	.word	0x40000c00

08006a9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a23      	ldr	r2, [pc, #140]	@ (8006b38 <HAL_TIM_Base_MspInit+0x9c>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d114      	bne.n	8006ad8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006aae:	4b23      	ldr	r3, [pc, #140]	@ (8006b3c <HAL_TIM_Base_MspInit+0xa0>)
 8006ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ab2:	4a22      	ldr	r2, [pc, #136]	@ (8006b3c <HAL_TIM_Base_MspInit+0xa0>)
 8006ab4:	f043 0310 	orr.w	r3, r3, #16
 8006ab8:	6593      	str	r3, [r2, #88]	@ 0x58
 8006aba:	4b20      	ldr	r3, [pc, #128]	@ (8006b3c <HAL_TIM_Base_MspInit+0xa0>)
 8006abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006abe:	f003 0310 	and.w	r3, r3, #16
 8006ac2:	617b      	str	r3, [r7, #20]
 8006ac4:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	2100      	movs	r1, #0
 8006aca:	2036      	movs	r0, #54	@ 0x36
 8006acc:	f000 faae 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006ad0:	2036      	movs	r0, #54	@ 0x36
 8006ad2:	f000 fad7 	bl	8007084 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8006ad6:	e02a      	b.n	8006b2e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a18      	ldr	r2, [pc, #96]	@ (8006b40 <HAL_TIM_Base_MspInit+0xa4>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d114      	bne.n	8006b0c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006ae2:	4b16      	ldr	r3, [pc, #88]	@ (8006b3c <HAL_TIM_Base_MspInit+0xa0>)
 8006ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ae6:	4a15      	ldr	r2, [pc, #84]	@ (8006b3c <HAL_TIM_Base_MspInit+0xa0>)
 8006ae8:	f043 0320 	orr.w	r3, r3, #32
 8006aec:	6593      	str	r3, [r2, #88]	@ 0x58
 8006aee:	4b13      	ldr	r3, [pc, #76]	@ (8006b3c <HAL_TIM_Base_MspInit+0xa0>)
 8006af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006af2:	f003 0320 	and.w	r3, r3, #32
 8006af6:	613b      	str	r3, [r7, #16]
 8006af8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8006afa:	2200      	movs	r2, #0
 8006afc:	2100      	movs	r1, #0
 8006afe:	2037      	movs	r0, #55	@ 0x37
 8006b00:	f000 fa94 	bl	800702c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006b04:	2037      	movs	r0, #55	@ 0x37
 8006b06:	f000 fabd 	bl	8007084 <HAL_NVIC_EnableIRQ>
}
 8006b0a:	e010      	b.n	8006b2e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a0c      	ldr	r2, [pc, #48]	@ (8006b44 <HAL_TIM_Base_MspInit+0xa8>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d10b      	bne.n	8006b2e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8006b16:	4b09      	ldr	r3, [pc, #36]	@ (8006b3c <HAL_TIM_Base_MspInit+0xa0>)
 8006b18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b1a:	4a08      	ldr	r2, [pc, #32]	@ (8006b3c <HAL_TIM_Base_MspInit+0xa0>)
 8006b1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b20:	6613      	str	r3, [r2, #96]	@ 0x60
 8006b22:	4b06      	ldr	r3, [pc, #24]	@ (8006b3c <HAL_TIM_Base_MspInit+0xa0>)
 8006b24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b2a:	60fb      	str	r3, [r7, #12]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
}
 8006b2e:	bf00      	nop
 8006b30:	3718      	adds	r7, #24
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop
 8006b38:	40001000 	.word	0x40001000
 8006b3c:	40021000 	.word	0x40021000
 8006b40:	40001400 	.word	0x40001400
 8006b44:	40014000 	.word	0x40014000

08006b48 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b08a      	sub	sp, #40	@ 0x28
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b50:	f107 0314 	add.w	r3, r7, #20
 8006b54:	2200      	movs	r2, #0
 8006b56:	601a      	str	r2, [r3, #0]
 8006b58:	605a      	str	r2, [r3, #4]
 8006b5a:	609a      	str	r2, [r3, #8]
 8006b5c:	60da      	str	r2, [r3, #12]
 8006b5e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a20      	ldr	r2, [pc, #128]	@ (8006be8 <HAL_TIM_MspPostInit+0xa0>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d139      	bne.n	8006bde <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b6a:	4b20      	ldr	r3, [pc, #128]	@ (8006bec <HAL_TIM_MspPostInit+0xa4>)
 8006b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b6e:	4a1f      	ldr	r2, [pc, #124]	@ (8006bec <HAL_TIM_MspPostInit+0xa4>)
 8006b70:	f043 0301 	orr.w	r3, r3, #1
 8006b74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b76:	4b1d      	ldr	r3, [pc, #116]	@ (8006bec <HAL_TIM_MspPostInit+0xa4>)
 8006b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b7a:	f003 0301 	and.w	r3, r3, #1
 8006b7e:	613b      	str	r3, [r7, #16]
 8006b80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b82:	4b1a      	ldr	r3, [pc, #104]	@ (8006bec <HAL_TIM_MspPostInit+0xa4>)
 8006b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b86:	4a19      	ldr	r2, [pc, #100]	@ (8006bec <HAL_TIM_MspPostInit+0xa4>)
 8006b88:	f043 0302 	orr.w	r3, r3, #2
 8006b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b8e:	4b17      	ldr	r3, [pc, #92]	@ (8006bec <HAL_TIM_MspPostInit+0xa4>)
 8006b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b92:	f003 0302 	and.w	r3, r3, #2
 8006b96:	60fb      	str	r3, [r7, #12]
 8006b98:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006b9a:	2304      	movs	r3, #4
 8006b9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b9e:	2302      	movs	r3, #2
 8006ba0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8006baa:	230e      	movs	r3, #14
 8006bac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bae:	f107 0314 	add.w	r3, r7, #20
 8006bb2:	4619      	mov	r1, r3
 8006bb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006bb8:	f000 fdce 	bl	8007758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8006bbc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bc2:	2302      	movs	r3, #2
 8006bc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8006bce:	230e      	movs	r3, #14
 8006bd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bd2:	f107 0314 	add.w	r3, r7, #20
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	4805      	ldr	r0, [pc, #20]	@ (8006bf0 <HAL_TIM_MspPostInit+0xa8>)
 8006bda:	f000 fdbd 	bl	8007758 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8006bde:	bf00      	nop
 8006be0:	3728      	adds	r7, #40	@ 0x28
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	40014000 	.word	0x40014000
 8006bec:	40021000 	.word	0x40021000
 8006bf0:	48000400 	.word	0x48000400

08006bf4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006bf8:	4b14      	ldr	r3, [pc, #80]	@ (8006c4c <MX_USART1_UART_Init+0x58>)
 8006bfa:	4a15      	ldr	r2, [pc, #84]	@ (8006c50 <MX_USART1_UART_Init+0x5c>)
 8006bfc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006bfe:	4b13      	ldr	r3, [pc, #76]	@ (8006c4c <MX_USART1_UART_Init+0x58>)
 8006c00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006c04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006c06:	4b11      	ldr	r3, [pc, #68]	@ (8006c4c <MX_USART1_UART_Init+0x58>)
 8006c08:	2200      	movs	r2, #0
 8006c0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8006c4c <MX_USART1_UART_Init+0x58>)
 8006c0e:	2200      	movs	r2, #0
 8006c10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006c12:	4b0e      	ldr	r3, [pc, #56]	@ (8006c4c <MX_USART1_UART_Init+0x58>)
 8006c14:	2200      	movs	r2, #0
 8006c16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006c18:	4b0c      	ldr	r3, [pc, #48]	@ (8006c4c <MX_USART1_UART_Init+0x58>)
 8006c1a:	220c      	movs	r2, #12
 8006c1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8006c4c <MX_USART1_UART_Init+0x58>)
 8006c20:	2200      	movs	r2, #0
 8006c22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006c24:	4b09      	ldr	r3, [pc, #36]	@ (8006c4c <MX_USART1_UART_Init+0x58>)
 8006c26:	2200      	movs	r2, #0
 8006c28:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006c2a:	4b08      	ldr	r3, [pc, #32]	@ (8006c4c <MX_USART1_UART_Init+0x58>)
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006c30:	4b06      	ldr	r3, [pc, #24]	@ (8006c4c <MX_USART1_UART_Init+0x58>)
 8006c32:	2200      	movs	r2, #0
 8006c34:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006c36:	4805      	ldr	r0, [pc, #20]	@ (8006c4c <MX_USART1_UART_Init+0x58>)
 8006c38:	f007 fc72 	bl	800e520 <HAL_UART_Init>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d001      	beq.n	8006c46 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8006c42:	f7ff fab5 	bl	80061b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006c46:	bf00      	nop
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	2000320c 	.word	0x2000320c
 8006c50:	40013800 	.word	0x40013800

08006c54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b0ac      	sub	sp, #176	@ 0xb0
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c5c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006c60:	2200      	movs	r2, #0
 8006c62:	601a      	str	r2, [r3, #0]
 8006c64:	605a      	str	r2, [r3, #4]
 8006c66:	609a      	str	r2, [r3, #8]
 8006c68:	60da      	str	r2, [r3, #12]
 8006c6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006c6c:	f107 0314 	add.w	r3, r7, #20
 8006c70:	2288      	movs	r2, #136	@ 0x88
 8006c72:	2100      	movs	r1, #0
 8006c74:	4618      	mov	r0, r3
 8006c76:	f008 ff91 	bl	800fb9c <memset>
  if(uartHandle->Instance==USART1)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a21      	ldr	r2, [pc, #132]	@ (8006d04 <HAL_UART_MspInit+0xb0>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d13a      	bne.n	8006cfa <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8006c84:	2301      	movs	r3, #1
 8006c86:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006c8c:	f107 0314 	add.w	r3, r7, #20
 8006c90:	4618      	mov	r0, r3
 8006c92:	f002 fd8f 	bl	80097b4 <HAL_RCCEx_PeriphCLKConfig>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d001      	beq.n	8006ca0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8006c9c:	f7ff fa88 	bl	80061b0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006ca0:	4b19      	ldr	r3, [pc, #100]	@ (8006d08 <HAL_UART_MspInit+0xb4>)
 8006ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ca4:	4a18      	ldr	r2, [pc, #96]	@ (8006d08 <HAL_UART_MspInit+0xb4>)
 8006ca6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006caa:	6613      	str	r3, [r2, #96]	@ 0x60
 8006cac:	4b16      	ldr	r3, [pc, #88]	@ (8006d08 <HAL_UART_MspInit+0xb4>)
 8006cae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cb4:	613b      	str	r3, [r7, #16]
 8006cb6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006cb8:	4b13      	ldr	r3, [pc, #76]	@ (8006d08 <HAL_UART_MspInit+0xb4>)
 8006cba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cbc:	4a12      	ldr	r2, [pc, #72]	@ (8006d08 <HAL_UART_MspInit+0xb4>)
 8006cbe:	f043 0302 	orr.w	r3, r3, #2
 8006cc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006cc4:	4b10      	ldr	r3, [pc, #64]	@ (8006d08 <HAL_UART_MspInit+0xb4>)
 8006cc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cc8:	f003 0302 	and.w	r3, r3, #2
 8006ccc:	60fb      	str	r3, [r7, #12]
 8006cce:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006cd0:	23c0      	movs	r3, #192	@ 0xc0
 8006cd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cd6:	2302      	movs	r3, #2
 8006cd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006ce8:	2307      	movs	r3, #7
 8006cea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006cee:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	4805      	ldr	r0, [pc, #20]	@ (8006d0c <HAL_UART_MspInit+0xb8>)
 8006cf6:	f000 fd2f 	bl	8007758 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006cfa:	bf00      	nop
 8006cfc:	37b0      	adds	r7, #176	@ 0xb0
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
 8006d02:	bf00      	nop
 8006d04:	40013800 	.word	0x40013800
 8006d08:	40021000 	.word	0x40021000
 8006d0c:	48000400 	.word	0x48000400

08006d10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8006d10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006d48 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006d14:	f7ff fc82 	bl	800661c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006d18:	480c      	ldr	r0, [pc, #48]	@ (8006d4c <LoopForever+0x6>)
  ldr r1, =_edata
 8006d1a:	490d      	ldr	r1, [pc, #52]	@ (8006d50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8006d54 <LoopForever+0xe>)
  movs r3, #0
 8006d1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006d20:	e002      	b.n	8006d28 <LoopCopyDataInit>

08006d22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006d22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006d24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006d26:	3304      	adds	r3, #4

08006d28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006d28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006d2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006d2c:	d3f9      	bcc.n	8006d22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8006d58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006d30:	4c0a      	ldr	r4, [pc, #40]	@ (8006d5c <LoopForever+0x16>)
  movs r3, #0
 8006d32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006d34:	e001      	b.n	8006d3a <LoopFillZerobss>

08006d36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006d36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006d38:	3204      	adds	r2, #4

08006d3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006d3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006d3c:	d3fb      	bcc.n	8006d36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006d3e:	f008 ff91 	bl	800fc64 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006d42:	f7ff f92b 	bl	8005f9c <main>

08006d46 <LoopForever>:

LoopForever:
    b LoopForever
 8006d46:	e7fe      	b.n	8006d46 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8006d48:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8006d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006d50:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8006d54:	080111a0 	.word	0x080111a0
  ldr r2, =_sbss
 8006d58:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8006d5c:	200033e4 	.word	0x200033e4

08006d60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006d60:	e7fe      	b.n	8006d60 <ADC1_2_IRQHandler>

08006d62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006d62:	b580      	push	{r7, lr}
 8006d64:	b082      	sub	sp, #8
 8006d66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006d6c:	2003      	movs	r0, #3
 8006d6e:	f000 f93d 	bl	8006fec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006d72:	200f      	movs	r0, #15
 8006d74:	f000 f80e 	bl	8006d94 <HAL_InitTick>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d002      	beq.n	8006d84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	71fb      	strb	r3, [r7, #7]
 8006d82:	e001      	b.n	8006d88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006d84:	f7ff fb16 	bl	80063b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006d88:	79fb      	ldrb	r3, [r7, #7]
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3708      	adds	r7, #8
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
	...

08006d94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b084      	sub	sp, #16
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8006da0:	4b17      	ldr	r3, [pc, #92]	@ (8006e00 <HAL_InitTick+0x6c>)
 8006da2:	781b      	ldrb	r3, [r3, #0]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d023      	beq.n	8006df0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8006da8:	4b16      	ldr	r3, [pc, #88]	@ (8006e04 <HAL_InitTick+0x70>)
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	4b14      	ldr	r3, [pc, #80]	@ (8006e00 <HAL_InitTick+0x6c>)
 8006dae:	781b      	ldrb	r3, [r3, #0]
 8006db0:	4619      	mov	r1, r3
 8006db2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006db6:	fbb3 f3f1 	udiv	r3, r3, r1
 8006dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f000 f978 	bl	80070b4 <HAL_SYSTICK_Config>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d10f      	bne.n	8006dea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2b0f      	cmp	r3, #15
 8006dce:	d809      	bhi.n	8006de4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	6879      	ldr	r1, [r7, #4]
 8006dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd8:	f000 f928 	bl	800702c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8006e08 <HAL_InitTick+0x74>)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6013      	str	r3, [r2, #0]
 8006de2:	e007      	b.n	8006df4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	73fb      	strb	r3, [r7, #15]
 8006de8:	e004      	b.n	8006df4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	73fb      	strb	r3, [r7, #15]
 8006dee:	e001      	b.n	8006df4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3710      	adds	r7, #16
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	bf00      	nop
 8006e00:	2000001c 	.word	0x2000001c
 8006e04:	20000014 	.word	0x20000014
 8006e08:	20000018 	.word	0x20000018

08006e0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006e10:	4b06      	ldr	r3, [pc, #24]	@ (8006e2c <HAL_IncTick+0x20>)
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	461a      	mov	r2, r3
 8006e16:	4b06      	ldr	r3, [pc, #24]	@ (8006e30 <HAL_IncTick+0x24>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4413      	add	r3, r2
 8006e1c:	4a04      	ldr	r2, [pc, #16]	@ (8006e30 <HAL_IncTick+0x24>)
 8006e1e:	6013      	str	r3, [r2, #0]
}
 8006e20:	bf00      	nop
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	2000001c 	.word	0x2000001c
 8006e30:	20003294 	.word	0x20003294

08006e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006e34:	b480      	push	{r7}
 8006e36:	af00      	add	r7, sp, #0
  return uwTick;
 8006e38:	4b03      	ldr	r3, [pc, #12]	@ (8006e48 <HAL_GetTick+0x14>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr
 8006e46:	bf00      	nop
 8006e48:	20003294 	.word	0x20003294

08006e4c <__NVIC_SetPriorityGrouping>:
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b085      	sub	sp, #20
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f003 0307 	and.w	r3, r3, #7
 8006e5a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8006e90 <__NVIC_SetPriorityGrouping+0x44>)
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e62:	68ba      	ldr	r2, [r7, #8]
 8006e64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006e68:	4013      	ands	r3, r2
 8006e6a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006e78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006e7e:	4a04      	ldr	r2, [pc, #16]	@ (8006e90 <__NVIC_SetPriorityGrouping+0x44>)
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	60d3      	str	r3, [r2, #12]
}
 8006e84:	bf00      	nop
 8006e86:	3714      	adds	r7, #20
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr
 8006e90:	e000ed00 	.word	0xe000ed00

08006e94 <__NVIC_GetPriorityGrouping>:
{
 8006e94:	b480      	push	{r7}
 8006e96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e98:	4b04      	ldr	r3, [pc, #16]	@ (8006eac <__NVIC_GetPriorityGrouping+0x18>)
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	0a1b      	lsrs	r3, r3, #8
 8006e9e:	f003 0307 	and.w	r3, r3, #7
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr
 8006eac:	e000ed00 	.word	0xe000ed00

08006eb0 <__NVIC_EnableIRQ>:
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b083      	sub	sp, #12
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	db0b      	blt.n	8006eda <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006ec2:	79fb      	ldrb	r3, [r7, #7]
 8006ec4:	f003 021f 	and.w	r2, r3, #31
 8006ec8:	4907      	ldr	r1, [pc, #28]	@ (8006ee8 <__NVIC_EnableIRQ+0x38>)
 8006eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ece:	095b      	lsrs	r3, r3, #5
 8006ed0:	2001      	movs	r0, #1
 8006ed2:	fa00 f202 	lsl.w	r2, r0, r2
 8006ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006eda:	bf00      	nop
 8006edc:	370c      	adds	r7, #12
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
 8006ee6:	bf00      	nop
 8006ee8:	e000e100 	.word	0xe000e100

08006eec <__NVIC_SetPriority>:
{
 8006eec:	b480      	push	{r7}
 8006eee:	b083      	sub	sp, #12
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	6039      	str	r1, [r7, #0]
 8006ef6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	db0a      	blt.n	8006f16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	b2da      	uxtb	r2, r3
 8006f04:	490c      	ldr	r1, [pc, #48]	@ (8006f38 <__NVIC_SetPriority+0x4c>)
 8006f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f0a:	0112      	lsls	r2, r2, #4
 8006f0c:	b2d2      	uxtb	r2, r2
 8006f0e:	440b      	add	r3, r1
 8006f10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006f14:	e00a      	b.n	8006f2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	b2da      	uxtb	r2, r3
 8006f1a:	4908      	ldr	r1, [pc, #32]	@ (8006f3c <__NVIC_SetPriority+0x50>)
 8006f1c:	79fb      	ldrb	r3, [r7, #7]
 8006f1e:	f003 030f 	and.w	r3, r3, #15
 8006f22:	3b04      	subs	r3, #4
 8006f24:	0112      	lsls	r2, r2, #4
 8006f26:	b2d2      	uxtb	r2, r2
 8006f28:	440b      	add	r3, r1
 8006f2a:	761a      	strb	r2, [r3, #24]
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr
 8006f38:	e000e100 	.word	0xe000e100
 8006f3c:	e000ed00 	.word	0xe000ed00

08006f40 <NVIC_EncodePriority>:
{
 8006f40:	b480      	push	{r7}
 8006f42:	b089      	sub	sp, #36	@ 0x24
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f003 0307 	and.w	r3, r3, #7
 8006f52:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	f1c3 0307 	rsb	r3, r3, #7
 8006f5a:	2b04      	cmp	r3, #4
 8006f5c:	bf28      	it	cs
 8006f5e:	2304      	movcs	r3, #4
 8006f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f62:	69fb      	ldr	r3, [r7, #28]
 8006f64:	3304      	adds	r3, #4
 8006f66:	2b06      	cmp	r3, #6
 8006f68:	d902      	bls.n	8006f70 <NVIC_EncodePriority+0x30>
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	3b03      	subs	r3, #3
 8006f6e:	e000      	b.n	8006f72 <NVIC_EncodePriority+0x32>
 8006f70:	2300      	movs	r3, #0
 8006f72:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f74:	f04f 32ff 	mov.w	r2, #4294967295
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f7e:	43da      	mvns	r2, r3
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	401a      	ands	r2, r3
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f88:	f04f 31ff 	mov.w	r1, #4294967295
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8006f92:	43d9      	mvns	r1, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f98:	4313      	orrs	r3, r2
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3724      	adds	r7, #36	@ 0x24
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
	...

08006fa8 <SysTick_Config>:
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b082      	sub	sp, #8
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	3b01      	subs	r3, #1
 8006fb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fb8:	d301      	bcc.n	8006fbe <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e00f      	b.n	8006fde <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8006fe8 <SysTick_Config+0x40>)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	3b01      	subs	r3, #1
 8006fc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006fc6:	210f      	movs	r1, #15
 8006fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fcc:	f7ff ff8e 	bl	8006eec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006fd0:	4b05      	ldr	r3, [pc, #20]	@ (8006fe8 <SysTick_Config+0x40>)
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006fd6:	4b04      	ldr	r3, [pc, #16]	@ (8006fe8 <SysTick_Config+0x40>)
 8006fd8:	2207      	movs	r2, #7
 8006fda:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8006fdc:	2300      	movs	r3, #0
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3708      	adds	r7, #8
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}
 8006fe6:	bf00      	nop
 8006fe8:	e000e010 	.word	0xe000e010

08006fec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b07      	cmp	r3, #7
 8006ff8:	d00f      	beq.n	800701a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2b06      	cmp	r3, #6
 8006ffe:	d00c      	beq.n	800701a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2b05      	cmp	r3, #5
 8007004:	d009      	beq.n	800701a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2b04      	cmp	r3, #4
 800700a:	d006      	beq.n	800701a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2b03      	cmp	r3, #3
 8007010:	d003      	beq.n	800701a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007012:	21a6      	movs	r1, #166	@ 0xa6
 8007014:	4804      	ldr	r0, [pc, #16]	@ (8007028 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8007016:	f7ff f8e3 	bl	80061e0 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7ff ff16 	bl	8006e4c <__NVIC_SetPriorityGrouping>
}
 8007020:	bf00      	nop
 8007022:	3708      	adds	r7, #8
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	08010e10 	.word	0x08010e10

0800702c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b086      	sub	sp, #24
 8007030:	af00      	add	r7, sp, #0
 8007032:	4603      	mov	r3, r0
 8007034:	60b9      	str	r1, [r7, #8]
 8007036:	607a      	str	r2, [r7, #4]
 8007038:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800703a:	2300      	movs	r3, #0
 800703c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2b0f      	cmp	r3, #15
 8007042:	d903      	bls.n	800704c <HAL_NVIC_SetPriority+0x20>
 8007044:	21be      	movs	r1, #190	@ 0xbe
 8007046:	480e      	ldr	r0, [pc, #56]	@ (8007080 <HAL_NVIC_SetPriority+0x54>)
 8007048:	f7ff f8ca 	bl	80061e0 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	2b0f      	cmp	r3, #15
 8007050:	d903      	bls.n	800705a <HAL_NVIC_SetPriority+0x2e>
 8007052:	21bf      	movs	r1, #191	@ 0xbf
 8007054:	480a      	ldr	r0, [pc, #40]	@ (8007080 <HAL_NVIC_SetPriority+0x54>)
 8007056:	f7ff f8c3 	bl	80061e0 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 800705a:	f7ff ff1b 	bl	8006e94 <__NVIC_GetPriorityGrouping>
 800705e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	68b9      	ldr	r1, [r7, #8]
 8007064:	6978      	ldr	r0, [r7, #20]
 8007066:	f7ff ff6b 	bl	8006f40 <NVIC_EncodePriority>
 800706a:	4602      	mov	r2, r0
 800706c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007070:	4611      	mov	r1, r2
 8007072:	4618      	mov	r0, r3
 8007074:	f7ff ff3a 	bl	8006eec <__NVIC_SetPriority>
}
 8007078:	bf00      	nop
 800707a:	3718      	adds	r7, #24
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}
 8007080:	08010e10 	.word	0x08010e10

08007084 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b082      	sub	sp, #8
 8007088:	af00      	add	r7, sp, #0
 800708a:	4603      	mov	r3, r0
 800708c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800708e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007092:	2b00      	cmp	r3, #0
 8007094:	da03      	bge.n	800709e <HAL_NVIC_EnableIRQ+0x1a>
 8007096:	21d2      	movs	r1, #210	@ 0xd2
 8007098:	4805      	ldr	r0, [pc, #20]	@ (80070b0 <HAL_NVIC_EnableIRQ+0x2c>)
 800709a:	f7ff f8a1 	bl	80061e0 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800709e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7ff ff04 	bl	8006eb0 <__NVIC_EnableIRQ>
}
 80070a8:	bf00      	nop
 80070aa:	3708      	adds	r7, #8
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}
 80070b0:	08010e10 	.word	0x08010e10

080070b4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f7ff ff73 	bl	8006fa8 <SysTick_Config>
 80070c2:	4603      	mov	r3, r0
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3708      	adds	r7, #8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b084      	sub	sp, #16
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d101      	bne.n	80070de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e19d      	b.n	800741a <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a79      	ldr	r2, [pc, #484]	@ (80072c8 <HAL_DMA_Init+0x1fc>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d044      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a77      	ldr	r2, [pc, #476]	@ (80072cc <HAL_DMA_Init+0x200>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d03f      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a76      	ldr	r2, [pc, #472]	@ (80072d0 <HAL_DMA_Init+0x204>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d03a      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a74      	ldr	r2, [pc, #464]	@ (80072d4 <HAL_DMA_Init+0x208>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d035      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a73      	ldr	r2, [pc, #460]	@ (80072d8 <HAL_DMA_Init+0x20c>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d030      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a71      	ldr	r2, [pc, #452]	@ (80072dc <HAL_DMA_Init+0x210>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d02b      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a70      	ldr	r2, [pc, #448]	@ (80072e0 <HAL_DMA_Init+0x214>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d026      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a6e      	ldr	r2, [pc, #440]	@ (80072e4 <HAL_DMA_Init+0x218>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d021      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a6d      	ldr	r2, [pc, #436]	@ (80072e8 <HAL_DMA_Init+0x21c>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d01c      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a6b      	ldr	r2, [pc, #428]	@ (80072ec <HAL_DMA_Init+0x220>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d017      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a6a      	ldr	r2, [pc, #424]	@ (80072f0 <HAL_DMA_Init+0x224>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d012      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a68      	ldr	r2, [pc, #416]	@ (80072f4 <HAL_DMA_Init+0x228>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d00d      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a67      	ldr	r2, [pc, #412]	@ (80072f8 <HAL_DMA_Init+0x22c>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d008      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a65      	ldr	r2, [pc, #404]	@ (80072fc <HAL_DMA_Init+0x230>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d003      	beq.n	8007172 <HAL_DMA_Init+0xa6>
 800716a:	21a5      	movs	r1, #165	@ 0xa5
 800716c:	4864      	ldr	r0, [pc, #400]	@ (8007300 <HAL_DMA_Init+0x234>)
 800716e:	f7ff f837 	bl	80061e0 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d00c      	beq.n	8007194 <HAL_DMA_Init+0xc8>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	2b10      	cmp	r3, #16
 8007180:	d008      	beq.n	8007194 <HAL_DMA_Init+0xc8>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800718a:	d003      	beq.n	8007194 <HAL_DMA_Init+0xc8>
 800718c:	21a6      	movs	r1, #166	@ 0xa6
 800718e:	485c      	ldr	r0, [pc, #368]	@ (8007300 <HAL_DMA_Init+0x234>)
 8007190:	f7ff f826 	bl	80061e0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	2b40      	cmp	r3, #64	@ 0x40
 800719a:	d007      	beq.n	80071ac <HAL_DMA_Init+0xe0>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d003      	beq.n	80071ac <HAL_DMA_Init+0xe0>
 80071a4:	21a7      	movs	r1, #167	@ 0xa7
 80071a6:	4856      	ldr	r0, [pc, #344]	@ (8007300 <HAL_DMA_Init+0x234>)
 80071a8:	f7ff f81a 	bl	80061e0 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	691b      	ldr	r3, [r3, #16]
 80071b0:	2b80      	cmp	r3, #128	@ 0x80
 80071b2:	d007      	beq.n	80071c4 <HAL_DMA_Init+0xf8>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d003      	beq.n	80071c4 <HAL_DMA_Init+0xf8>
 80071bc:	21a8      	movs	r1, #168	@ 0xa8
 80071be:	4850      	ldr	r0, [pc, #320]	@ (8007300 <HAL_DMA_Init+0x234>)
 80071c0:	f7ff f80e 	bl	80061e0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	695b      	ldr	r3, [r3, #20]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d00d      	beq.n	80071e8 <HAL_DMA_Init+0x11c>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071d4:	d008      	beq.n	80071e8 <HAL_DMA_Init+0x11c>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	695b      	ldr	r3, [r3, #20]
 80071da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071de:	d003      	beq.n	80071e8 <HAL_DMA_Init+0x11c>
 80071e0:	21a9      	movs	r1, #169	@ 0xa9
 80071e2:	4847      	ldr	r0, [pc, #284]	@ (8007300 <HAL_DMA_Init+0x234>)
 80071e4:	f7fe fffc 	bl	80061e0 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	699b      	ldr	r3, [r3, #24]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00d      	beq.n	800720c <HAL_DMA_Init+0x140>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	699b      	ldr	r3, [r3, #24]
 80071f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071f8:	d008      	beq.n	800720c <HAL_DMA_Init+0x140>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007202:	d003      	beq.n	800720c <HAL_DMA_Init+0x140>
 8007204:	21aa      	movs	r1, #170	@ 0xaa
 8007206:	483e      	ldr	r0, [pc, #248]	@ (8007300 <HAL_DMA_Init+0x234>)
 8007208:	f7fe ffea 	bl	80061e0 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	69db      	ldr	r3, [r3, #28]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d007      	beq.n	8007224 <HAL_DMA_Init+0x158>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	69db      	ldr	r3, [r3, #28]
 8007218:	2b20      	cmp	r3, #32
 800721a:	d003      	beq.n	8007224 <HAL_DMA_Init+0x158>
 800721c:	21ab      	movs	r1, #171	@ 0xab
 800721e:	4838      	ldr	r0, [pc, #224]	@ (8007300 <HAL_DMA_Init+0x234>)
 8007220:	f7fe ffde 	bl	80061e0 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a1b      	ldr	r3, [r3, #32]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d012      	beq.n	8007252 <HAL_DMA_Init+0x186>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6a1b      	ldr	r3, [r3, #32]
 8007230:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007234:	d00d      	beq.n	8007252 <HAL_DMA_Init+0x186>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a1b      	ldr	r3, [r3, #32]
 800723a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800723e:	d008      	beq.n	8007252 <HAL_DMA_Init+0x186>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6a1b      	ldr	r3, [r3, #32]
 8007244:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007248:	d003      	beq.n	8007252 <HAL_DMA_Init+0x186>
 800724a:	21ac      	movs	r1, #172	@ 0xac
 800724c:	482c      	ldr	r0, [pc, #176]	@ (8007300 <HAL_DMA_Init+0x234>)
 800724e:	f7fe ffc7 	bl	80061e0 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d01f      	beq.n	800729a <HAL_DMA_Init+0x1ce>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	2b01      	cmp	r3, #1
 8007260:	d01b      	beq.n	800729a <HAL_DMA_Init+0x1ce>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	2b02      	cmp	r3, #2
 8007268:	d017      	beq.n	800729a <HAL_DMA_Init+0x1ce>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	2b03      	cmp	r3, #3
 8007270:	d013      	beq.n	800729a <HAL_DMA_Init+0x1ce>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	2b04      	cmp	r3, #4
 8007278:	d00f      	beq.n	800729a <HAL_DMA_Init+0x1ce>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	2b05      	cmp	r3, #5
 8007280:	d00b      	beq.n	800729a <HAL_DMA_Init+0x1ce>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	2b06      	cmp	r3, #6
 8007288:	d007      	beq.n	800729a <HAL_DMA_Init+0x1ce>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	2b07      	cmp	r3, #7
 8007290:	d003      	beq.n	800729a <HAL_DMA_Init+0x1ce>
 8007292:	21ae      	movs	r1, #174	@ 0xae
 8007294:	481a      	ldr	r0, [pc, #104]	@ (8007300 <HAL_DMA_Init+0x234>)
 8007296:	f7fe ffa3 	bl	80061e0 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	461a      	mov	r2, r3
 80072a0:	4b18      	ldr	r3, [pc, #96]	@ (8007304 <HAL_DMA_Init+0x238>)
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d836      	bhi.n	8007314 <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	461a      	mov	r2, r3
 80072ac:	4b16      	ldr	r3, [pc, #88]	@ (8007308 <HAL_DMA_Init+0x23c>)
 80072ae:	4413      	add	r3, r2
 80072b0:	4a16      	ldr	r2, [pc, #88]	@ (800730c <HAL_DMA_Init+0x240>)
 80072b2:	fba2 2303 	umull	r2, r3, r2, r3
 80072b6:	091b      	lsrs	r3, r3, #4
 80072b8:	009a      	lsls	r2, r3, #2
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	4a13      	ldr	r2, [pc, #76]	@ (8007310 <HAL_DMA_Init+0x244>)
 80072c2:	641a      	str	r2, [r3, #64]	@ 0x40
 80072c4:	e035      	b.n	8007332 <HAL_DMA_Init+0x266>
 80072c6:	bf00      	nop
 80072c8:	40020008 	.word	0x40020008
 80072cc:	4002001c 	.word	0x4002001c
 80072d0:	40020030 	.word	0x40020030
 80072d4:	40020044 	.word	0x40020044
 80072d8:	40020058 	.word	0x40020058
 80072dc:	4002006c 	.word	0x4002006c
 80072e0:	40020080 	.word	0x40020080
 80072e4:	40020408 	.word	0x40020408
 80072e8:	4002041c 	.word	0x4002041c
 80072ec:	40020430 	.word	0x40020430
 80072f0:	40020444 	.word	0x40020444
 80072f4:	40020458 	.word	0x40020458
 80072f8:	4002046c 	.word	0x4002046c
 80072fc:	40020480 	.word	0x40020480
 8007300:	08010e4c 	.word	0x08010e4c
 8007304:	40020407 	.word	0x40020407
 8007308:	bffdfff8 	.word	0xbffdfff8
 800730c:	cccccccd 	.word	0xcccccccd
 8007310:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	461a      	mov	r2, r3
 800731a:	4b42      	ldr	r3, [pc, #264]	@ (8007424 <HAL_DMA_Init+0x358>)
 800731c:	4413      	add	r3, r2
 800731e:	4a42      	ldr	r2, [pc, #264]	@ (8007428 <HAL_DMA_Init+0x35c>)
 8007320:	fba2 2303 	umull	r2, r3, r2, r3
 8007324:	091b      	lsrs	r3, r3, #4
 8007326:	009a      	lsls	r2, r3, #2
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a3f      	ldr	r2, [pc, #252]	@ (800742c <HAL_DMA_Init+0x360>)
 8007330:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2202      	movs	r2, #2
 8007336:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007348:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800734c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007356:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	691b      	ldr	r3, [r3, #16]
 800735c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007362:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	699b      	ldr	r3, [r3, #24]
 8007368:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800736e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6a1b      	ldr	r3, [r3, #32]
 8007374:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007376:	68fa      	ldr	r2, [r7, #12]
 8007378:	4313      	orrs	r3, r2
 800737a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	68fa      	ldr	r2, [r7, #12]
 8007382:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800738c:	d039      	beq.n	8007402 <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007392:	4a27      	ldr	r2, [pc, #156]	@ (8007430 <HAL_DMA_Init+0x364>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d11a      	bne.n	80073ce <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007398:	4b26      	ldr	r3, [pc, #152]	@ (8007434 <HAL_DMA_Init+0x368>)
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073a0:	f003 031c 	and.w	r3, r3, #28
 80073a4:	210f      	movs	r1, #15
 80073a6:	fa01 f303 	lsl.w	r3, r1, r3
 80073aa:	43db      	mvns	r3, r3
 80073ac:	4921      	ldr	r1, [pc, #132]	@ (8007434 <HAL_DMA_Init+0x368>)
 80073ae:	4013      	ands	r3, r2
 80073b0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80073b2:	4b20      	ldr	r3, [pc, #128]	@ (8007434 <HAL_DMA_Init+0x368>)
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6859      	ldr	r1, [r3, #4]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073be:	f003 031c 	and.w	r3, r3, #28
 80073c2:	fa01 f303 	lsl.w	r3, r1, r3
 80073c6:	491b      	ldr	r1, [pc, #108]	@ (8007434 <HAL_DMA_Init+0x368>)
 80073c8:	4313      	orrs	r3, r2
 80073ca:	600b      	str	r3, [r1, #0]
 80073cc:	e019      	b.n	8007402 <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80073ce:	4b1a      	ldr	r3, [pc, #104]	@ (8007438 <HAL_DMA_Init+0x36c>)
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073d6:	f003 031c 	and.w	r3, r3, #28
 80073da:	210f      	movs	r1, #15
 80073dc:	fa01 f303 	lsl.w	r3, r1, r3
 80073e0:	43db      	mvns	r3, r3
 80073e2:	4915      	ldr	r1, [pc, #84]	@ (8007438 <HAL_DMA_Init+0x36c>)
 80073e4:	4013      	ands	r3, r2
 80073e6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80073e8:	4b13      	ldr	r3, [pc, #76]	@ (8007438 <HAL_DMA_Init+0x36c>)
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6859      	ldr	r1, [r3, #4]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073f4:	f003 031c 	and.w	r3, r3, #28
 80073f8:	fa01 f303 	lsl.w	r3, r1, r3
 80073fc:	490e      	ldr	r1, [pc, #56]	@ (8007438 <HAL_DMA_Init+0x36c>)
 80073fe:	4313      	orrs	r3, r2
 8007400:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2200      	movs	r2, #0
 8007414:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	bffdfbf8 	.word	0xbffdfbf8
 8007428:	cccccccd 	.word	0xcccccccd
 800742c:	40020400 	.word	0x40020400
 8007430:	40020000 	.word	0x40020000
 8007434:	400200a8 	.word	0x400200a8
 8007438:	400204a8 	.word	0x400204a8

0800743c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b086      	sub	sp, #24
 8007440:	af00      	add	r7, sp, #0
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	60b9      	str	r1, [r7, #8]
 8007446:	607a      	str	r2, [r7, #4]
 8007448:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800744a:	2300      	movs	r3, #0
 800744c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d003      	beq.n	800745c <HAL_DMA_Start_IT+0x20>
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800745a:	d304      	bcc.n	8007466 <HAL_DMA_Start_IT+0x2a>
 800745c:	f240 11df 	movw	r1, #479	@ 0x1df
 8007460:	482c      	ldr	r0, [pc, #176]	@ (8007514 <HAL_DMA_Start_IT+0xd8>)
 8007462:	f7fe febd 	bl	80061e0 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800746c:	2b01      	cmp	r3, #1
 800746e:	d101      	bne.n	8007474 <HAL_DMA_Start_IT+0x38>
 8007470:	2302      	movs	r3, #2
 8007472:	e04b      	b.n	800750c <HAL_DMA_Start_IT+0xd0>
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007482:	b2db      	uxtb	r3, r3
 8007484:	2b01      	cmp	r3, #1
 8007486:	d13a      	bne.n	80074fe <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2202      	movs	r2, #2
 800748c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2200      	movs	r2, #0
 8007494:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f022 0201 	bic.w	r2, r2, #1
 80074a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	68b9      	ldr	r1, [r7, #8]
 80074ac:	68f8      	ldr	r0, [r7, #12]
 80074ae:	f000 f923 	bl	80076f8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d008      	beq.n	80074cc <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	681a      	ldr	r2, [r3, #0]
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f042 020e 	orr.w	r2, r2, #14
 80074c8:	601a      	str	r2, [r3, #0]
 80074ca:	e00f      	b.n	80074ec <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f022 0204 	bic.w	r2, r2, #4
 80074da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f042 020a 	orr.w	r2, r2, #10
 80074ea:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	681a      	ldr	r2, [r3, #0]
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f042 0201 	orr.w	r2, r2, #1
 80074fa:	601a      	str	r2, [r3, #0]
 80074fc:	e005      	b.n	800750a <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2200      	movs	r2, #0
 8007502:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007506:	2302      	movs	r3, #2
 8007508:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800750a:	7dfb      	ldrb	r3, [r7, #23]
}
 800750c:	4618      	mov	r0, r3
 800750e:	3718      	adds	r7, #24
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	08010e4c 	.word	0x08010e4c

08007518 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007520:	2300      	movs	r3, #0
 8007522:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800752a:	b2db      	uxtb	r3, r3
 800752c:	2b02      	cmp	r3, #2
 800752e:	d005      	beq.n	800753c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2204      	movs	r2, #4
 8007534:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	73fb      	strb	r3, [r7, #15]
 800753a:	e029      	b.n	8007590 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f022 020e 	bic.w	r2, r2, #14
 800754a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f022 0201 	bic.w	r2, r2, #1
 800755a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007560:	f003 021c 	and.w	r2, r3, #28
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007568:	2101      	movs	r1, #1
 800756a:	fa01 f202 	lsl.w	r2, r1, r2
 800756e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2200      	movs	r2, #0
 800757c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007584:	2b00      	cmp	r3, #0
 8007586:	d003      	beq.n	8007590 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	4798      	blx	r3
    }
  }
  return status;
 8007590:	7bfb      	ldrb	r3, [r7, #15]
}
 8007592:	4618      	mov	r0, r3
 8007594:	3710      	adds	r7, #16
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800759a:	b580      	push	{r7, lr}
 800759c:	b084      	sub	sp, #16
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075b6:	f003 031c 	and.w	r3, r3, #28
 80075ba:	2204      	movs	r2, #4
 80075bc:	409a      	lsls	r2, r3
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	4013      	ands	r3, r2
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d026      	beq.n	8007614 <HAL_DMA_IRQHandler+0x7a>
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	f003 0304 	and.w	r3, r3, #4
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d021      	beq.n	8007614 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 0320 	and.w	r3, r3, #32
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d107      	bne.n	80075ee <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	681a      	ldr	r2, [r3, #0]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f022 0204 	bic.w	r2, r2, #4
 80075ec:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075f2:	f003 021c 	and.w	r2, r3, #28
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075fa:	2104      	movs	r1, #4
 80075fc:	fa01 f202 	lsl.w	r2, r1, r2
 8007600:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007606:	2b00      	cmp	r3, #0
 8007608:	d071      	beq.n	80076ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007612:	e06c      	b.n	80076ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007618:	f003 031c 	and.w	r3, r3, #28
 800761c:	2202      	movs	r2, #2
 800761e:	409a      	lsls	r2, r3
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	4013      	ands	r3, r2
 8007624:	2b00      	cmp	r3, #0
 8007626:	d02e      	beq.n	8007686 <HAL_DMA_IRQHandler+0xec>
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	f003 0302 	and.w	r3, r3, #2
 800762e:	2b00      	cmp	r3, #0
 8007630:	d029      	beq.n	8007686 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 0320 	and.w	r3, r3, #32
 800763c:	2b00      	cmp	r3, #0
 800763e:	d10b      	bne.n	8007658 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f022 020a 	bic.w	r2, r2, #10
 800764e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2201      	movs	r2, #1
 8007654:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800765c:	f003 021c 	and.w	r2, r3, #28
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007664:	2102      	movs	r1, #2
 8007666:	fa01 f202 	lsl.w	r2, r1, r2
 800766a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007678:	2b00      	cmp	r3, #0
 800767a:	d038      	beq.n	80076ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007684:	e033      	b.n	80076ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800768a:	f003 031c 	and.w	r3, r3, #28
 800768e:	2208      	movs	r2, #8
 8007690:	409a      	lsls	r2, r3
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	4013      	ands	r3, r2
 8007696:	2b00      	cmp	r3, #0
 8007698:	d02a      	beq.n	80076f0 <HAL_DMA_IRQHandler+0x156>
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	f003 0308 	and.w	r3, r3, #8
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d025      	beq.n	80076f0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f022 020e 	bic.w	r2, r2, #14
 80076b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076b8:	f003 021c 	and.w	r2, r3, #28
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076c0:	2101      	movs	r1, #1
 80076c2:	fa01 f202 	lsl.w	r2, r1, r2
 80076c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2201      	movs	r2, #1
 80076d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d004      	beq.n	80076f0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80076ee:	bf00      	nop
 80076f0:	bf00      	nop
}
 80076f2:	3710      	adds	r7, #16
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	60f8      	str	r0, [r7, #12]
 8007700:	60b9      	str	r1, [r7, #8]
 8007702:	607a      	str	r2, [r7, #4]
 8007704:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800770a:	f003 021c 	and.w	r2, r3, #28
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007712:	2101      	movs	r1, #1
 8007714:	fa01 f202 	lsl.w	r2, r1, r2
 8007718:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	683a      	ldr	r2, [r7, #0]
 8007720:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	2b10      	cmp	r3, #16
 8007728:	d108      	bne.n	800773c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	687a      	ldr	r2, [r7, #4]
 8007730:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68ba      	ldr	r2, [r7, #8]
 8007738:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800773a:	e007      	b.n	800774c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	68ba      	ldr	r2, [r7, #8]
 8007742:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	60da      	str	r2, [r3, #12]
}
 800774c:	bf00      	nop
 800774e:	3714      	adds	r7, #20
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr

08007758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b086      	sub	sp, #24
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
 8007760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007762:	2300      	movs	r3, #0
 8007764:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800776c:	d01f      	beq.n	80077ae <HAL_GPIO_Init+0x56>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4a3c      	ldr	r2, [pc, #240]	@ (8007864 <HAL_GPIO_Init+0x10c>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d01b      	beq.n	80077ae <HAL_GPIO_Init+0x56>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	4a3b      	ldr	r2, [pc, #236]	@ (8007868 <HAL_GPIO_Init+0x110>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d017      	beq.n	80077ae <HAL_GPIO_Init+0x56>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	4a3a      	ldr	r2, [pc, #232]	@ (800786c <HAL_GPIO_Init+0x114>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d013      	beq.n	80077ae <HAL_GPIO_Init+0x56>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4a39      	ldr	r2, [pc, #228]	@ (8007870 <HAL_GPIO_Init+0x118>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d00f      	beq.n	80077ae <HAL_GPIO_Init+0x56>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a38      	ldr	r2, [pc, #224]	@ (8007874 <HAL_GPIO_Init+0x11c>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d00b      	beq.n	80077ae <HAL_GPIO_Init+0x56>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	4a37      	ldr	r2, [pc, #220]	@ (8007878 <HAL_GPIO_Init+0x120>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d007      	beq.n	80077ae <HAL_GPIO_Init+0x56>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	4a36      	ldr	r2, [pc, #216]	@ (800787c <HAL_GPIO_Init+0x124>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d003      	beq.n	80077ae <HAL_GPIO_Init+0x56>
 80077a6:	21aa      	movs	r1, #170	@ 0xaa
 80077a8:	4835      	ldr	r0, [pc, #212]	@ (8007880 <HAL_GPIO_Init+0x128>)
 80077aa:	f7fe fd19 	bl	80061e0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d004      	beq.n	80077c2 <HAL_GPIO_Init+0x6a>
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077c0:	d303      	bcc.n	80077ca <HAL_GPIO_Init+0x72>
 80077c2:	21ab      	movs	r1, #171	@ 0xab
 80077c4:	482e      	ldr	r0, [pc, #184]	@ (8007880 <HAL_GPIO_Init+0x128>)
 80077c6:	f7fe fd0b 	bl	80061e0 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	f000 823d 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	2b01      	cmp	r3, #1
 80077da:	f000 8238 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	2b11      	cmp	r3, #17
 80077e4:	f000 8233 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	2b02      	cmp	r3, #2
 80077ee:	f000 822e 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	2b12      	cmp	r3, #18
 80077f8:	f000 8229 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8007804:	f000 8223 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8007810:	f000 821d 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 800781c:	f000 8217 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8007828:	f000 8211 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8007834:	f000 820b 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8007840:	f000 8205 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	2b03      	cmp	r3, #3
 800784a:	f000 8200 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	2b0b      	cmp	r3, #11
 8007854:	f000 81fb 	beq.w	8007c4e <HAL_GPIO_Init+0x4f6>
 8007858:	21ac      	movs	r1, #172	@ 0xac
 800785a:	4809      	ldr	r0, [pc, #36]	@ (8007880 <HAL_GPIO_Init+0x128>)
 800785c:	f7fe fcc0 	bl	80061e0 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007860:	e1f5      	b.n	8007c4e <HAL_GPIO_Init+0x4f6>
 8007862:	bf00      	nop
 8007864:	48000400 	.word	0x48000400
 8007868:	48000800 	.word	0x48000800
 800786c:	48000c00 	.word	0x48000c00
 8007870:	48001000 	.word	0x48001000
 8007874:	48001400 	.word	0x48001400
 8007878:	48001800 	.word	0x48001800
 800787c:	48001c00 	.word	0x48001c00
 8007880:	08010e84 	.word	0x08010e84
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	2101      	movs	r1, #1
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	fa01 f303 	lsl.w	r3, r1, r3
 8007890:	4013      	ands	r3, r2
 8007892:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2b00      	cmp	r3, #0
 8007898:	f000 81d6 	beq.w	8007c48 <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	f003 0303 	and.w	r3, r3, #3
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d005      	beq.n	80078b4 <HAL_GPIO_Init+0x15c>
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	f003 0303 	and.w	r3, r3, #3
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d144      	bne.n	800793e <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d00f      	beq.n	80078dc <HAL_GPIO_Init+0x184>
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	68db      	ldr	r3, [r3, #12]
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d00b      	beq.n	80078dc <HAL_GPIO_Init+0x184>
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	2b02      	cmp	r3, #2
 80078ca:	d007      	beq.n	80078dc <HAL_GPIO_Init+0x184>
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	2b03      	cmp	r3, #3
 80078d2:	d003      	beq.n	80078dc <HAL_GPIO_Init+0x184>
 80078d4:	21bb      	movs	r1, #187	@ 0xbb
 80078d6:	489c      	ldr	r0, [pc, #624]	@ (8007b48 <HAL_GPIO_Init+0x3f0>)
 80078d8:	f7fe fc82 	bl	80061e0 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	005b      	lsls	r3, r3, #1
 80078e6:	2203      	movs	r2, #3
 80078e8:	fa02 f303 	lsl.w	r3, r2, r3
 80078ec:	43db      	mvns	r3, r3
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	4013      	ands	r3, r2
 80078f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	68da      	ldr	r2, [r3, #12]
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	005b      	lsls	r3, r3, #1
 80078fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	4313      	orrs	r3, r2
 8007904:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	693a      	ldr	r2, [r7, #16]
 800790a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007912:	2201      	movs	r2, #1
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	fa02 f303 	lsl.w	r3, r2, r3
 800791a:	43db      	mvns	r3, r3
 800791c:	693a      	ldr	r2, [r7, #16]
 800791e:	4013      	ands	r3, r2
 8007920:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	091b      	lsrs	r3, r3, #4
 8007928:	f003 0201 	and.w	r2, r3, #1
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	fa02 f303 	lsl.w	r3, r2, r3
 8007932:	693a      	ldr	r2, [r7, #16]
 8007934:	4313      	orrs	r3, r2
 8007936:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	693a      	ldr	r2, [r7, #16]
 800793c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	f003 0303 	and.w	r3, r3, #3
 8007946:	2b03      	cmp	r3, #3
 8007948:	d118      	bne.n	800797c <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800794e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8007950:	2201      	movs	r2, #1
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	fa02 f303 	lsl.w	r3, r2, r3
 8007958:	43db      	mvns	r3, r3
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	4013      	ands	r3, r2
 800795e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	08db      	lsrs	r3, r3, #3
 8007966:	f003 0201 	and.w	r2, r3, #1
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	fa02 f303 	lsl.w	r3, r2, r3
 8007970:	693a      	ldr	r2, [r7, #16]
 8007972:	4313      	orrs	r3, r2
 8007974:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	693a      	ldr	r2, [r7, #16]
 800797a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	f003 0303 	and.w	r3, r3, #3
 8007984:	2b03      	cmp	r3, #3
 8007986:	d027      	beq.n	80079d8 <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00b      	beq.n	80079a8 <HAL_GPIO_Init+0x250>
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	2b01      	cmp	r3, #1
 8007996:	d007      	beq.n	80079a8 <HAL_GPIO_Init+0x250>
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	2b02      	cmp	r3, #2
 800799e:	d003      	beq.n	80079a8 <HAL_GPIO_Init+0x250>
 80079a0:	21dc      	movs	r1, #220	@ 0xdc
 80079a2:	4869      	ldr	r0, [pc, #420]	@ (8007b48 <HAL_GPIO_Init+0x3f0>)
 80079a4:	f7fe fc1c 	bl	80061e0 <assert_failed>

        temp = GPIOx->PUPDR;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	68db      	ldr	r3, [r3, #12]
 80079ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	005b      	lsls	r3, r3, #1
 80079b2:	2203      	movs	r2, #3
 80079b4:	fa02 f303 	lsl.w	r3, r2, r3
 80079b8:	43db      	mvns	r3, r3
 80079ba:	693a      	ldr	r2, [r7, #16]
 80079bc:	4013      	ands	r3, r2
 80079be:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	689a      	ldr	r2, [r3, #8]
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	005b      	lsls	r3, r3, #1
 80079c8:	fa02 f303 	lsl.w	r3, r2, r3
 80079cc:	693a      	ldr	r2, [r7, #16]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	693a      	ldr	r2, [r7, #16]
 80079d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	f003 0303 	and.w	r3, r3, #3
 80079e0:	2b02      	cmp	r3, #2
 80079e2:	d14f      	bne.n	8007a84 <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80079ea:	d01f      	beq.n	8007a2c <HAL_GPIO_Init+0x2d4>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a57      	ldr	r2, [pc, #348]	@ (8007b4c <HAL_GPIO_Init+0x3f4>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d01b      	beq.n	8007a2c <HAL_GPIO_Init+0x2d4>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	4a56      	ldr	r2, [pc, #344]	@ (8007b50 <HAL_GPIO_Init+0x3f8>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d017      	beq.n	8007a2c <HAL_GPIO_Init+0x2d4>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	4a55      	ldr	r2, [pc, #340]	@ (8007b54 <HAL_GPIO_Init+0x3fc>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d013      	beq.n	8007a2c <HAL_GPIO_Init+0x2d4>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	4a54      	ldr	r2, [pc, #336]	@ (8007b58 <HAL_GPIO_Init+0x400>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d00f      	beq.n	8007a2c <HAL_GPIO_Init+0x2d4>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4a53      	ldr	r2, [pc, #332]	@ (8007b5c <HAL_GPIO_Init+0x404>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d00b      	beq.n	8007a2c <HAL_GPIO_Init+0x2d4>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	4a52      	ldr	r2, [pc, #328]	@ (8007b60 <HAL_GPIO_Init+0x408>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d007      	beq.n	8007a2c <HAL_GPIO_Init+0x2d4>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4a51      	ldr	r2, [pc, #324]	@ (8007b64 <HAL_GPIO_Init+0x40c>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d003      	beq.n	8007a2c <HAL_GPIO_Init+0x2d4>
 8007a24:	21e8      	movs	r1, #232	@ 0xe8
 8007a26:	4848      	ldr	r0, [pc, #288]	@ (8007b48 <HAL_GPIO_Init+0x3f0>)
 8007a28:	f7fe fbda 	bl	80061e0 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	691b      	ldr	r3, [r3, #16]
 8007a30:	2b0f      	cmp	r3, #15
 8007a32:	d903      	bls.n	8007a3c <HAL_GPIO_Init+0x2e4>
 8007a34:	21e9      	movs	r1, #233	@ 0xe9
 8007a36:	4844      	ldr	r0, [pc, #272]	@ (8007b48 <HAL_GPIO_Init+0x3f0>)
 8007a38:	f7fe fbd2 	bl	80061e0 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	08da      	lsrs	r2, r3, #3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	3208      	adds	r2, #8
 8007a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a48:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	f003 0307 	and.w	r3, r3, #7
 8007a50:	009b      	lsls	r3, r3, #2
 8007a52:	220f      	movs	r2, #15
 8007a54:	fa02 f303 	lsl.w	r3, r2, r3
 8007a58:	43db      	mvns	r3, r3
 8007a5a:	693a      	ldr	r2, [r7, #16]
 8007a5c:	4013      	ands	r3, r2
 8007a5e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	691a      	ldr	r2, [r3, #16]
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	f003 0307 	and.w	r3, r3, #7
 8007a6a:	009b      	lsls	r3, r3, #2
 8007a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	08da      	lsrs	r2, r3, #3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	3208      	adds	r2, #8
 8007a7e:	6939      	ldr	r1, [r7, #16]
 8007a80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	005b      	lsls	r3, r3, #1
 8007a8e:	2203      	movs	r2, #3
 8007a90:	fa02 f303 	lsl.w	r3, r2, r3
 8007a94:	43db      	mvns	r3, r3
 8007a96:	693a      	ldr	r2, [r7, #16]
 8007a98:	4013      	ands	r3, r2
 8007a9a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	f003 0203 	and.w	r2, r3, #3
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	005b      	lsls	r3, r3, #1
 8007aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8007aac:	693a      	ldr	r2, [r7, #16]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	693a      	ldr	r2, [r7, #16]
 8007ab6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	f000 80c1 	beq.w	8007c48 <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ac6:	4b28      	ldr	r3, [pc, #160]	@ (8007b68 <HAL_GPIO_Init+0x410>)
 8007ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007aca:	4a27      	ldr	r2, [pc, #156]	@ (8007b68 <HAL_GPIO_Init+0x410>)
 8007acc:	f043 0301 	orr.w	r3, r3, #1
 8007ad0:	6613      	str	r3, [r2, #96]	@ 0x60
 8007ad2:	4b25      	ldr	r3, [pc, #148]	@ (8007b68 <HAL_GPIO_Init+0x410>)
 8007ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ad6:	f003 0301 	and.w	r3, r3, #1
 8007ada:	60bb      	str	r3, [r7, #8]
 8007adc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007ade:	4a23      	ldr	r2, [pc, #140]	@ (8007b6c <HAL_GPIO_Init+0x414>)
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	089b      	lsrs	r3, r3, #2
 8007ae4:	3302      	adds	r3, #2
 8007ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007aea:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	f003 0303 	and.w	r3, r3, #3
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	220f      	movs	r2, #15
 8007af6:	fa02 f303 	lsl.w	r3, r2, r3
 8007afa:	43db      	mvns	r3, r3
 8007afc:	693a      	ldr	r2, [r7, #16]
 8007afe:	4013      	ands	r3, r2
 8007b00:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007b08:	d03a      	beq.n	8007b80 <HAL_GPIO_Init+0x428>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a0f      	ldr	r2, [pc, #60]	@ (8007b4c <HAL_GPIO_Init+0x3f4>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d034      	beq.n	8007b7c <HAL_GPIO_Init+0x424>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	4a0e      	ldr	r2, [pc, #56]	@ (8007b50 <HAL_GPIO_Init+0x3f8>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d02e      	beq.n	8007b78 <HAL_GPIO_Init+0x420>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4a0d      	ldr	r2, [pc, #52]	@ (8007b54 <HAL_GPIO_Init+0x3fc>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d028      	beq.n	8007b74 <HAL_GPIO_Init+0x41c>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a0c      	ldr	r2, [pc, #48]	@ (8007b58 <HAL_GPIO_Init+0x400>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d022      	beq.n	8007b70 <HAL_GPIO_Init+0x418>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a0b      	ldr	r2, [pc, #44]	@ (8007b5c <HAL_GPIO_Init+0x404>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d007      	beq.n	8007b42 <HAL_GPIO_Init+0x3ea>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a0a      	ldr	r2, [pc, #40]	@ (8007b60 <HAL_GPIO_Init+0x408>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d101      	bne.n	8007b3e <HAL_GPIO_Init+0x3e6>
 8007b3a:	2306      	movs	r3, #6
 8007b3c:	e021      	b.n	8007b82 <HAL_GPIO_Init+0x42a>
 8007b3e:	2307      	movs	r3, #7
 8007b40:	e01f      	b.n	8007b82 <HAL_GPIO_Init+0x42a>
 8007b42:	2305      	movs	r3, #5
 8007b44:	e01d      	b.n	8007b82 <HAL_GPIO_Init+0x42a>
 8007b46:	bf00      	nop
 8007b48:	08010e84 	.word	0x08010e84
 8007b4c:	48000400 	.word	0x48000400
 8007b50:	48000800 	.word	0x48000800
 8007b54:	48000c00 	.word	0x48000c00
 8007b58:	48001000 	.word	0x48001000
 8007b5c:	48001400 	.word	0x48001400
 8007b60:	48001800 	.word	0x48001800
 8007b64:	48001c00 	.word	0x48001c00
 8007b68:	40021000 	.word	0x40021000
 8007b6c:	40010000 	.word	0x40010000
 8007b70:	2304      	movs	r3, #4
 8007b72:	e006      	b.n	8007b82 <HAL_GPIO_Init+0x42a>
 8007b74:	2303      	movs	r3, #3
 8007b76:	e004      	b.n	8007b82 <HAL_GPIO_Init+0x42a>
 8007b78:	2302      	movs	r3, #2
 8007b7a:	e002      	b.n	8007b82 <HAL_GPIO_Init+0x42a>
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e000      	b.n	8007b82 <HAL_GPIO_Init+0x42a>
 8007b80:	2300      	movs	r3, #0
 8007b82:	697a      	ldr	r2, [r7, #20]
 8007b84:	f002 0203 	and.w	r2, r2, #3
 8007b88:	0092      	lsls	r2, r2, #2
 8007b8a:	4093      	lsls	r3, r2
 8007b8c:	693a      	ldr	r2, [r7, #16]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007b92:	4935      	ldr	r1, [pc, #212]	@ (8007c68 <HAL_GPIO_Init+0x510>)
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	089b      	lsrs	r3, r3, #2
 8007b98:	3302      	adds	r3, #2
 8007b9a:	693a      	ldr	r2, [r7, #16]
 8007b9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007ba0:	4b32      	ldr	r3, [pc, #200]	@ (8007c6c <HAL_GPIO_Init+0x514>)
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	43db      	mvns	r3, r3
 8007baa:	693a      	ldr	r2, [r7, #16]
 8007bac:	4013      	ands	r3, r2
 8007bae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d003      	beq.n	8007bc4 <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007bc4:	4a29      	ldr	r2, [pc, #164]	@ (8007c6c <HAL_GPIO_Init+0x514>)
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007bca:	4b28      	ldr	r3, [pc, #160]	@ (8007c6c <HAL_GPIO_Init+0x514>)
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	43db      	mvns	r3, r3
 8007bd4:	693a      	ldr	r2, [r7, #16]
 8007bd6:	4013      	ands	r3, r2
 8007bd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d003      	beq.n	8007bee <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 8007be6:	693a      	ldr	r2, [r7, #16]
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	4313      	orrs	r3, r2
 8007bec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007bee:	4a1f      	ldr	r2, [pc, #124]	@ (8007c6c <HAL_GPIO_Init+0x514>)
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8007c6c <HAL_GPIO_Init+0x514>)
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	43db      	mvns	r3, r3
 8007bfe:	693a      	ldr	r2, [r7, #16]
 8007c00:	4013      	ands	r3, r2
 8007c02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d003      	beq.n	8007c18 <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	4313      	orrs	r3, r2
 8007c16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007c18:	4a14      	ldr	r2, [pc, #80]	@ (8007c6c <HAL_GPIO_Init+0x514>)
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8007c1e:	4b13      	ldr	r3, [pc, #76]	@ (8007c6c <HAL_GPIO_Init+0x514>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	43db      	mvns	r3, r3
 8007c28:	693a      	ldr	r2, [r7, #16]
 8007c2a:	4013      	ands	r3, r2
 8007c2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d003      	beq.n	8007c42 <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 8007c3a:	693a      	ldr	r2, [r7, #16]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007c42:	4a0a      	ldr	r2, [pc, #40]	@ (8007c6c <HAL_GPIO_Init+0x514>)
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	fa22 f303 	lsr.w	r3, r2, r3
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	f47f ae13 	bne.w	8007884 <HAL_GPIO_Init+0x12c>
  }
}
 8007c5e:	bf00      	nop
 8007c60:	bf00      	nop
 8007c62:	3718      	adds	r7, #24
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}
 8007c68:	40010000 	.word	0x40010000
 8007c6c:	40010400 	.word	0x40010400

08007c70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b084      	sub	sp, #16
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	460b      	mov	r3, r1
 8007c7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007c7c:	887b      	ldrh	r3, [r7, #2]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d104      	bne.n	8007c8c <HAL_GPIO_ReadPin+0x1c>
 8007c82:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 8007c86:	4809      	ldr	r0, [pc, #36]	@ (8007cac <HAL_GPIO_ReadPin+0x3c>)
 8007c88:	f7fe faaa 	bl	80061e0 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	691a      	ldr	r2, [r3, #16]
 8007c90:	887b      	ldrh	r3, [r7, #2]
 8007c92:	4013      	ands	r3, r2
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d002      	beq.n	8007c9e <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	73fb      	strb	r3, [r7, #15]
 8007c9c:	e001      	b.n	8007ca2 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007ca2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	3710      	adds	r7, #16
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	08010e84 	.word	0x08010e84

08007cb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b082      	sub	sp, #8
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
 8007cb8:	460b      	mov	r3, r1
 8007cba:	807b      	strh	r3, [r7, #2]
 8007cbc:	4613      	mov	r3, r2
 8007cbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007cc0:	887b      	ldrh	r3, [r7, #2]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d104      	bne.n	8007cd0 <HAL_GPIO_WritePin+0x20>
 8007cc6:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8007cca:	480e      	ldr	r0, [pc, #56]	@ (8007d04 <HAL_GPIO_WritePin+0x54>)
 8007ccc:	f7fe fa88 	bl	80061e0 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8007cd0:	787b      	ldrb	r3, [r7, #1]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d007      	beq.n	8007ce6 <HAL_GPIO_WritePin+0x36>
 8007cd6:	787b      	ldrb	r3, [r7, #1]
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d004      	beq.n	8007ce6 <HAL_GPIO_WritePin+0x36>
 8007cdc:	f240 11af 	movw	r1, #431	@ 0x1af
 8007ce0:	4808      	ldr	r0, [pc, #32]	@ (8007d04 <HAL_GPIO_WritePin+0x54>)
 8007ce2:	f7fe fa7d 	bl	80061e0 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8007ce6:	787b      	ldrb	r3, [r7, #1]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d003      	beq.n	8007cf4 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007cec:	887a      	ldrh	r2, [r7, #2]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007cf2:	e002      	b.n	8007cfa <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007cf4:	887a      	ldrh	r2, [r7, #2]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007cfa:	bf00      	nop
 8007cfc:	3708      	adds	r7, #8
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	08010e84 	.word	0x08010e84

08007d08 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	460b      	mov	r3, r1
 8007d12:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8007d14:	887b      	ldrh	r3, [r7, #2]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d104      	bne.n	8007d24 <HAL_GPIO_TogglePin+0x1c>
 8007d1a:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8007d1e:	480a      	ldr	r0, [pc, #40]	@ (8007d48 <HAL_GPIO_TogglePin+0x40>)
 8007d20:	f7fe fa5e 	bl	80061e0 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	695b      	ldr	r3, [r3, #20]
 8007d28:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007d2a:	887a      	ldrh	r2, [r7, #2]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	4013      	ands	r3, r2
 8007d30:	041a      	lsls	r2, r3, #16
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	43d9      	mvns	r1, r3
 8007d36:	887b      	ldrh	r3, [r7, #2]
 8007d38:	400b      	ands	r3, r1
 8007d3a:	431a      	orrs	r2, r3
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	619a      	str	r2, [r3, #24]
}
 8007d40:	bf00      	nop
 8007d42:	3710      	adds	r7, #16
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}
 8007d48:	08010e84 	.word	0x08010e84

08007d4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b082      	sub	sp, #8
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	4603      	mov	r3, r0
 8007d54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007d56:	4b08      	ldr	r3, [pc, #32]	@ (8007d78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007d58:	695a      	ldr	r2, [r3, #20]
 8007d5a:	88fb      	ldrh	r3, [r7, #6]
 8007d5c:	4013      	ands	r3, r2
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d006      	beq.n	8007d70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007d62:	4a05      	ldr	r2, [pc, #20]	@ (8007d78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007d64:	88fb      	ldrh	r3, [r7, #6]
 8007d66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007d68:	88fb      	ldrh	r3, [r7, #6]
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f7fe f9ce 	bl	800610c <HAL_GPIO_EXTI_Callback>
  }
}
 8007d70:	bf00      	nop
 8007d72:	3708      	adds	r7, #8
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}
 8007d78:	40010400 	.word	0x40010400

08007d7c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b084      	sub	sp, #16
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d101      	bne.n	8007d8e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e1f3      	b.n	8008176 <HAL_LPTIM_Init+0x3fa>
  }

  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a8e      	ldr	r2, [pc, #568]	@ (8007fcc <HAL_LPTIM_Init+0x250>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d008      	beq.n	8007daa <HAL_LPTIM_Init+0x2e>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a8c      	ldr	r2, [pc, #560]	@ (8007fd0 <HAL_LPTIM_Init+0x254>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d003      	beq.n	8007daa <HAL_LPTIM_Init+0x2e>
 8007da2:	21fc      	movs	r1, #252	@ 0xfc
 8007da4:	488b      	ldr	r0, [pc, #556]	@ (8007fd4 <HAL_LPTIM_Init+0x258>)
 8007da6:	f7fe fa1b 	bl	80061e0 <assert_failed>

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d007      	beq.n	8007dc2 <HAL_LPTIM_Init+0x46>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	685b      	ldr	r3, [r3, #4]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d003      	beq.n	8007dc2 <HAL_LPTIM_Init+0x46>
 8007dba:	21fe      	movs	r1, #254	@ 0xfe
 8007dbc:	4885      	ldr	r0, [pc, #532]	@ (8007fd4 <HAL_LPTIM_Init+0x258>)
 8007dbe:	f7fe fa0f 	bl	80061e0 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d026      	beq.n	8007e18 <HAL_LPTIM_Init+0x9c>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dd2:	d021      	beq.n	8007e18 <HAL_LPTIM_Init+0x9c>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ddc:	d01c      	beq.n	8007e18 <HAL_LPTIM_Init+0x9c>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007de6:	d017      	beq.n	8007e18 <HAL_LPTIM_Init+0x9c>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007df0:	d012      	beq.n	8007e18 <HAL_LPTIM_Init+0x9c>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	689b      	ldr	r3, [r3, #8]
 8007df6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007dfa:	d00d      	beq.n	8007e18 <HAL_LPTIM_Init+0x9c>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007e04:	d008      	beq.n	8007e18 <HAL_LPTIM_Init+0x9c>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8007e0e:	d003      	beq.n	8007e18 <HAL_LPTIM_Init+0x9c>
 8007e10:	21ff      	movs	r1, #255	@ 0xff
 8007e12:	4870      	ldr	r0, [pc, #448]	@ (8007fd4 <HAL_LPTIM_Init+0x258>)
 8007e14:	f7fe f9e4 	bl	80061e0 <assert_failed>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	685b      	ldr	r3, [r3, #4]
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d004      	beq.n	8007e2a <HAL_LPTIM_Init+0xae>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007e28:	d125      	bne.n	8007e76 <HAL_LPTIM_Init+0xfa>
  {
    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	68db      	ldr	r3, [r3, #12]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d00c      	beq.n	8007e4c <HAL_LPTIM_Init+0xd0>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	68db      	ldr	r3, [r3, #12]
 8007e36:	2b02      	cmp	r3, #2
 8007e38:	d008      	beq.n	8007e4c <HAL_LPTIM_Init+0xd0>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	68db      	ldr	r3, [r3, #12]
 8007e3e:	2b04      	cmp	r3, #4
 8007e40:	d004      	beq.n	8007e4c <HAL_LPTIM_Init+0xd0>
 8007e42:	f240 1103 	movw	r1, #259	@ 0x103
 8007e46:	4863      	ldr	r0, [pc, #396]	@ (8007fd4 <HAL_LPTIM_Init+0x258>)
 8007e48:	f7fe f9ca 	bl	80061e0 <assert_failed>
    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	691b      	ldr	r3, [r3, #16]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d010      	beq.n	8007e76 <HAL_LPTIM_Init+0xfa>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	691b      	ldr	r3, [r3, #16]
 8007e58:	2b08      	cmp	r3, #8
 8007e5a:	d00c      	beq.n	8007e76 <HAL_LPTIM_Init+0xfa>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	2b10      	cmp	r3, #16
 8007e62:	d008      	beq.n	8007e76 <HAL_LPTIM_Init+0xfa>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	691b      	ldr	r3, [r3, #16]
 8007e68:	2b18      	cmp	r3, #24
 8007e6a:	d004      	beq.n	8007e76 <HAL_LPTIM_Init+0xfa>
 8007e6c:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8007e70:	4858      	ldr	r0, [pc, #352]	@ (8007fd4 <HAL_LPTIM_Init+0x258>)
 8007e72:	f7fe f9b5 	bl	80061e0 <assert_failed>
  }
  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	695b      	ldr	r3, [r3, #20]
 8007e7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d02b      	beq.n	8007eda <HAL_LPTIM_Init+0x15e>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	695b      	ldr	r3, [r3, #20]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d027      	beq.n	8007eda <HAL_LPTIM_Init+0x15e>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	695b      	ldr	r3, [r3, #20]
 8007e8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e92:	d022      	beq.n	8007eda <HAL_LPTIM_Init+0x15e>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	695b      	ldr	r3, [r3, #20]
 8007e98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e9c:	d01d      	beq.n	8007eda <HAL_LPTIM_Init+0x15e>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	695b      	ldr	r3, [r3, #20]
 8007ea2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007ea6:	d018      	beq.n	8007eda <HAL_LPTIM_Init+0x15e>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	695b      	ldr	r3, [r3, #20]
 8007eac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007eb0:	d013      	beq.n	8007eda <HAL_LPTIM_Init+0x15e>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007eba:	d00e      	beq.n	8007eda <HAL_LPTIM_Init+0x15e>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	695b      	ldr	r3, [r3, #20]
 8007ec0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007ec4:	d009      	beq.n	8007eda <HAL_LPTIM_Init+0x15e>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	695b      	ldr	r3, [r3, #20]
 8007eca:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 8007ece:	d004      	beq.n	8007eda <HAL_LPTIM_Init+0x15e>
 8007ed0:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8007ed4:	483f      	ldr	r0, [pc, #252]	@ (8007fd4 <HAL_LPTIM_Init+0x258>)
 8007ed6:	f7fe f983 	bl	80061e0 <assert_failed>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	695b      	ldr	r3, [r3, #20]
 8007ede:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d028      	beq.n	8007f38 <HAL_LPTIM_Init+0x1bc>
  {
    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	699b      	ldr	r3, [r3, #24]
 8007eea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007eee:	d00e      	beq.n	8007f0e <HAL_LPTIM_Init+0x192>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	699b      	ldr	r3, [r3, #24]
 8007ef4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007ef8:	d009      	beq.n	8007f0e <HAL_LPTIM_Init+0x192>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	699b      	ldr	r3, [r3, #24]
 8007efe:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007f02:	d004      	beq.n	8007f0e <HAL_LPTIM_Init+0x192>
 8007f04:	f240 1109 	movw	r1, #265	@ 0x109
 8007f08:	4832      	ldr	r0, [pc, #200]	@ (8007fd4 <HAL_LPTIM_Init+0x258>)
 8007f0a:	f7fe f969 	bl	80061e0 <assert_failed>
    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	69db      	ldr	r3, [r3, #28]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d010      	beq.n	8007f38 <HAL_LPTIM_Init+0x1bc>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	69db      	ldr	r3, [r3, #28]
 8007f1a:	2b40      	cmp	r3, #64	@ 0x40
 8007f1c:	d00c      	beq.n	8007f38 <HAL_LPTIM_Init+0x1bc>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	69db      	ldr	r3, [r3, #28]
 8007f22:	2b80      	cmp	r3, #128	@ 0x80
 8007f24:	d008      	beq.n	8007f38 <HAL_LPTIM_Init+0x1bc>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	69db      	ldr	r3, [r3, #28]
 8007f2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f2c:	d004      	beq.n	8007f38 <HAL_LPTIM_Init+0x1bc>
 8007f2e:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8007f32:	4828      	ldr	r0, [pc, #160]	@ (8007fd4 <HAL_LPTIM_Init+0x258>)
 8007f34:	f7fe f954 	bl	80061e0 <assert_failed>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6a1b      	ldr	r3, [r3, #32]
 8007f3c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f40:	d008      	beq.n	8007f54 <HAL_LPTIM_Init+0x1d8>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6a1b      	ldr	r3, [r3, #32]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d004      	beq.n	8007f54 <HAL_LPTIM_Init+0x1d8>
 8007f4a:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8007f4e:	4821      	ldr	r0, [pc, #132]	@ (8007fd4 <HAL_LPTIM_Init+0x258>)
 8007f50:	f7fe f946 	bl	80061e0 <assert_failed>
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d009      	beq.n	8007f70 <HAL_LPTIM_Init+0x1f4>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f64:	d004      	beq.n	8007f70 <HAL_LPTIM_Init+0x1f4>
 8007f66:	f240 110d 	movw	r1, #269	@ 0x10d
 8007f6a:	481a      	ldr	r0, [pc, #104]	@ (8007fd4 <HAL_LPTIM_Init+0x258>)
 8007f6c:	f7fe f938 	bl	80061e0 <assert_failed>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d009      	beq.n	8007f8c <HAL_LPTIM_Init+0x210>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f7c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007f80:	d004      	beq.n	8007f8c <HAL_LPTIM_Init+0x210>
 8007f82:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8007f86:	4813      	ldr	r0, [pc, #76]	@ (8007fd4 <HAL_LPTIM_Init+0x258>)
 8007f88:	f7fe f92a 	bl	80061e0 <assert_failed>
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d106      	bne.n	8007fa6 <HAL_LPTIM_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f7fd ff95 	bl	8005ed0 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2202      	movs	r2, #2
 8007faa:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d00c      	beq.n	8007fd8 <HAL_LPTIM_Init+0x25c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fc2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007fc6:	d10b      	bne.n	8007fe0 <HAL_LPTIM_Init+0x264>
 8007fc8:	e006      	b.n	8007fd8 <HAL_LPTIM_Init+0x25c>
 8007fca:	bf00      	nop
 8007fcc:	40007c00 	.word	0x40007c00
 8007fd0:	40009400 	.word	0x40009400
 8007fd4:	08010ec0 	.word	0x08010ec0
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f023 031e 	bic.w	r3, r3, #30
 8007fde:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	695b      	ldr	r3, [r3, #20]
 8007fe4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d005      	beq.n	8007ff8 <HAL_LPTIM_Init+0x27c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8007ff2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007ff6:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8007ff8:	68fa      	ldr	r2, [r7, #12]
 8007ffa:	4b61      	ldr	r3, [pc, #388]	@ (8008180 <HAL_LPTIM_Init+0x404>)
 8007ffc:	4013      	ands	r3, r2
 8007ffe:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008008:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 800800e:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8008014:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 800801a:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800801c:	68fa      	ldr	r2, [r7, #12]
 800801e:	4313      	orrs	r3, r2
 8008020:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d107      	bne.n	800803a <HAL_LPTIM_Init+0x2be>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008032:	4313      	orrs	r3, r2
 8008034:	68fa      	ldr	r2, [r7, #12]
 8008036:	4313      	orrs	r3, r2
 8008038:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	2b01      	cmp	r3, #1
 8008040:	d004      	beq.n	800804c <HAL_LPTIM_Init+0x2d0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008046:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800804a:	d107      	bne.n	800805c <HAL_LPTIM_Init+0x2e0>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8008054:	4313      	orrs	r3, r2
 8008056:	68fa      	ldr	r2, [r7, #12]
 8008058:	4313      	orrs	r3, r2
 800805a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	695b      	ldr	r3, [r3, #20]
 8008060:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008064:	4293      	cmp	r3, r2
 8008066:	d00a      	beq.n	800807e <HAL_LPTIM_Init+0x302>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008070:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8008076:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008078:	68fa      	ldr	r2, [r7, #12]
 800807a:	4313      	orrs	r3, r2
 800807c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	68fa      	ldr	r2, [r7, #12]
 8008084:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a3e      	ldr	r2, [pc, #248]	@ (8008184 <HAL_LPTIM_Init+0x408>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d141      	bne.n	8008114 <HAL_LPTIM_Init+0x398>
  {
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a3b      	ldr	r2, [pc, #236]	@ (8008184 <HAL_LPTIM_Init+0x408>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d107      	bne.n	80080aa <HAL_LPTIM_Init+0x32e>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d01d      	beq.n	80080de <HAL_LPTIM_Init+0x362>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d019      	beq.n	80080de <HAL_LPTIM_Init+0x362>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a36      	ldr	r2, [pc, #216]	@ (8008188 <HAL_LPTIM_Init+0x40c>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d10f      	bne.n	80080d4 <HAL_LPTIM_Init+0x358>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d010      	beq.n	80080de <HAL_LPTIM_Init+0x362>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c0:	2b01      	cmp	r3, #1
 80080c2:	d00c      	beq.n	80080de <HAL_LPTIM_Init+0x362>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c8:	2b02      	cmp	r3, #2
 80080ca:	d008      	beq.n	80080de <HAL_LPTIM_Init+0x362>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080d0:	2b03      	cmp	r3, #3
 80080d2:	d004      	beq.n	80080de <HAL_LPTIM_Init+0x362>
 80080d4:	f240 117f 	movw	r1, #383	@ 0x17f
 80080d8:	482c      	ldr	r0, [pc, #176]	@ (800818c <HAL_LPTIM_Init+0x410>)
 80080da:	f7fe f881 	bl	80061e0 <assert_failed>
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a28      	ldr	r2, [pc, #160]	@ (8008184 <HAL_LPTIM_Init+0x408>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d107      	bne.n	80080f8 <HAL_LPTIM_Init+0x37c>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d008      	beq.n	8008102 <HAL_LPTIM_Init+0x386>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080f4:	2b02      	cmp	r3, #2
 80080f6:	d004      	beq.n	8008102 <HAL_LPTIM_Init+0x386>
 80080f8:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80080fc:	4823      	ldr	r0, [pc, #140]	@ (800818c <HAL_LPTIM_Init+0x410>)
 80080fe:	f7fe f86f 	bl	80061e0 <assert_failed>

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	430a      	orrs	r2, r1
 8008110:	621a      	str	r2, [r3, #32]
 8008112:	e02b      	b.n	800816c <HAL_LPTIM_Init+0x3f0>
  }
  else
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a1a      	ldr	r2, [pc, #104]	@ (8008184 <HAL_LPTIM_Init+0x408>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d107      	bne.n	800812e <HAL_LPTIM_Init+0x3b2>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008122:	2b00      	cmp	r3, #0
 8008124:	d01d      	beq.n	8008162 <HAL_LPTIM_Init+0x3e6>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812a:	2b01      	cmp	r3, #1
 800812c:	d019      	beq.n	8008162 <HAL_LPTIM_Init+0x3e6>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a15      	ldr	r2, [pc, #84]	@ (8008188 <HAL_LPTIM_Init+0x40c>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d10f      	bne.n	8008158 <HAL_LPTIM_Init+0x3dc>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800813c:	2b00      	cmp	r3, #0
 800813e:	d010      	beq.n	8008162 <HAL_LPTIM_Init+0x3e6>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008144:	2b01      	cmp	r3, #1
 8008146:	d00c      	beq.n	8008162 <HAL_LPTIM_Init+0x3e6>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814c:	2b02      	cmp	r3, #2
 800814e:	d008      	beq.n	8008162 <HAL_LPTIM_Init+0x3e6>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008154:	2b03      	cmp	r3, #3
 8008156:	d004      	beq.n	8008162 <HAL_LPTIM_Init+0x3e6>
 8008158:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 800815c:	480b      	ldr	r0, [pc, #44]	@ (800818c <HAL_LPTIM_Init+0x410>)
 800815e:	f7fe f83f 	bl	80061e0 <assert_failed>

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800816a:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2201      	movs	r2, #1
 8008170:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	3710      	adds	r7, #16
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}
 800817e:	bf00      	nop
 8008180:	ff19f1fe 	.word	0xff19f1fe
 8008184:	40007c00 	.word	0x40007c00
 8008188:	40009400 	.word	0x40009400
 800818c:	08010ec0 	.word	0x08010ec0

08008190 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	6039      	str	r1, [r7, #0]
  uint32_t          tmpcfgr;

  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	4a3f      	ldr	r2, [pc, #252]	@ (800829c <HAL_LPTIM_Encoder_Start+0x10c>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d004      	beq.n	80081ae <HAL_LPTIM_Encoder_Start+0x1e>
 80081a4:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 80081a8:	483d      	ldr	r0, [pc, #244]	@ (80082a0 <HAL_LPTIM_Encoder_Start+0x110>)
 80081aa:	f7fe f819 	bl	80061e0 <assert_failed>
  assert_param(IS_LPTIM_PERIOD(Period));
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d003      	beq.n	80081bc <HAL_LPTIM_Encoder_Start+0x2c>
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081ba:	d304      	bcc.n	80081c6 <HAL_LPTIM_Encoder_Start+0x36>
 80081bc:	f240 41cb 	movw	r1, #1227	@ 0x4cb
 80081c0:	4837      	ldr	r0, [pc, #220]	@ (80082a0 <HAL_LPTIM_Encoder_Start+0x110>)
 80081c2:	f7fe f80d 	bl	80061e0 <assert_failed>
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d004      	beq.n	80081d8 <HAL_LPTIM_Encoder_Start+0x48>
 80081ce:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 80081d2:	4833      	ldr	r0, [pc, #204]	@ (80082a0 <HAL_LPTIM_Encoder_Start+0x110>)
 80081d4:	f7fe f804 	bl	80061e0 <assert_failed>
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d004      	beq.n	80081ea <HAL_LPTIM_Encoder_Start+0x5a>
 80081e0:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 80081e4:	482e      	ldr	r0, [pc, #184]	@ (80082a0 <HAL_LPTIM_Encoder_Start+0x110>)
 80081e6:	f7fd fffb 	bl	80061e0 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	68db      	ldr	r3, [r3, #12]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00c      	beq.n	800820c <HAL_LPTIM_Encoder_Start+0x7c>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	68db      	ldr	r3, [r3, #12]
 80081f6:	2b02      	cmp	r3, #2
 80081f8:	d008      	beq.n	800820c <HAL_LPTIM_Encoder_Start+0x7c>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	68db      	ldr	r3, [r3, #12]
 80081fe:	2b04      	cmp	r3, #4
 8008200:	d004      	beq.n	800820c <HAL_LPTIM_Encoder_Start+0x7c>
 8008202:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 8008206:	4826      	ldr	r0, [pc, #152]	@ (80082a0 <HAL_LPTIM_Encoder_Start+0x110>)
 8008208:	f7fd ffea 	bl	80061e0 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2202      	movs	r2, #2
 8008210:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f023 0306 	bic.w	r3, r3, #6
 8008222:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	68db      	ldr	r3, [r3, #12]
 8008228:	68fa      	ldr	r2, [r7, #12]
 800822a:	4313      	orrs	r3, r2
 800822c:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	68fa      	ldr	r2, [r7, #12]
 8008234:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	68da      	ldr	r2, [r3, #12]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8008244:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	691a      	ldr	r2, [r3, #16]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f042 0201 	orr.w	r2, r2, #1
 8008254:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	2210      	movs	r2, #16
 800825c:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	683a      	ldr	r2, [r7, #0]
 8008264:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8008266:	2110      	movs	r1, #16
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f000 f93d 	bl	80084e8 <LPTIM_WaitForFlag>
 800826e:	4603      	mov	r3, r0
 8008270:	2b03      	cmp	r3, #3
 8008272:	d101      	bne.n	8008278 <HAL_LPTIM_Encoder_Start+0xe8>
  {
    return HAL_TIMEOUT;
 8008274:	2303      	movs	r3, #3
 8008276:	e00c      	b.n	8008292 <HAL_LPTIM_Encoder_Start+0x102>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	691a      	ldr	r2, [r3, #16]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f042 0204 	orr.w	r2, r2, #4
 8008286:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2201      	movs	r2, #1
 800828c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8008290:	2300      	movs	r3, #0
}
 8008292:	4618      	mov	r0, r3
 8008294:	3710      	adds	r7, #16
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}
 800829a:	bf00      	nop
 800829c:	40007c00 	.word	0x40007c00
 80082a0:	08010ec0 	.word	0x08010ec0

080082a4 <HAL_LPTIM_Encoder_Stop>:
  * @brief  Stop the Encoder interface.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b082      	sub	sp, #8
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a13      	ldr	r2, [pc, #76]	@ (8008300 <HAL_LPTIM_Encoder_Stop+0x5c>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d004      	beq.n	80082c0 <HAL_LPTIM_Encoder_Stop+0x1c>
 80082b6:	f240 5103 	movw	r1, #1283	@ 0x503
 80082ba:	4812      	ldr	r0, [pc, #72]	@ (8008304 <HAL_LPTIM_Encoder_Stop+0x60>)
 80082bc:	f7fd ff90 	bl	80061e0 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2202      	movs	r2, #2
 80082c4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 f93d 	bl	8008548 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 f8fb 	bl	80084ca <HAL_LPTIM_GetState>
 80082d4:	4603      	mov	r3, r0
 80082d6:	2b03      	cmp	r3, #3
 80082d8:	d101      	bne.n	80082de <HAL_LPTIM_Encoder_Stop+0x3a>
  {
    return HAL_TIMEOUT;
 80082da:	2303      	movs	r3, #3
 80082dc:	e00c      	b.n	80082f8 <HAL_LPTIM_Encoder_Stop+0x54>
  }

  /* Reset ENC bit to disable the encoder interface */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	68da      	ldr	r2, [r3, #12]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80082ec:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2201      	movs	r2, #1
 80082f2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80082f6:	2300      	movs	r3, #0
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3708      	adds	r7, #8
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}
 8008300:	40007c00 	.word	0x40007c00
 8008304:	08010ec0 	.word	0x08010ec0

08008308 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b082      	sub	sp, #8
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f003 0301 	and.w	r3, r3, #1
 800831a:	2b01      	cmp	r3, #1
 800831c:	d10d      	bne.n	800833a <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	f003 0301 	and.w	r3, r3, #1
 8008328:	2b01      	cmp	r3, #1
 800832a:	d106      	bne.n	800833a <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2201      	movs	r2, #1
 8008332:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f000 f882 	bl	800843e <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f003 0302 	and.w	r3, r3, #2
 8008344:	2b02      	cmp	r3, #2
 8008346:	d10d      	bne.n	8008364 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	689b      	ldr	r3, [r3, #8]
 800834e:	f003 0302 	and.w	r3, r3, #2
 8008352:	2b02      	cmp	r3, #2
 8008354:	d106      	bne.n	8008364 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	2202      	movs	r2, #2
 800835c:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f877 	bl	8008452 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f003 0304 	and.w	r3, r3, #4
 800836e:	2b04      	cmp	r3, #4
 8008370:	d10d      	bne.n	800838e <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	f003 0304 	and.w	r3, r3, #4
 800837c:	2b04      	cmp	r3, #4
 800837e:	d106      	bne.n	800838e <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2204      	movs	r2, #4
 8008386:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f000 f86c 	bl	8008466 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f003 0308 	and.w	r3, r3, #8
 8008398:	2b08      	cmp	r3, #8
 800839a:	d10d      	bne.n	80083b8 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	689b      	ldr	r3, [r3, #8]
 80083a2:	f003 0308 	and.w	r3, r3, #8
 80083a6:	2b08      	cmp	r3, #8
 80083a8:	d106      	bne.n	80083b8 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2208      	movs	r2, #8
 80083b0:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 f861 	bl	800847a <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f003 0310 	and.w	r3, r3, #16
 80083c2:	2b10      	cmp	r3, #16
 80083c4:	d10d      	bne.n	80083e2 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	f003 0310 	and.w	r3, r3, #16
 80083d0:	2b10      	cmp	r3, #16
 80083d2:	d106      	bne.n	80083e2 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	2210      	movs	r2, #16
 80083da:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 80083dc:	6878      	ldr	r0, [r7, #4]
 80083de:	f000 f856 	bl	800848e <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 0320 	and.w	r3, r3, #32
 80083ec:	2b20      	cmp	r3, #32
 80083ee:	d10d      	bne.n	800840c <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	689b      	ldr	r3, [r3, #8]
 80083f6:	f003 0320 	and.w	r3, r3, #32
 80083fa:	2b20      	cmp	r3, #32
 80083fc:	d106      	bne.n	800840c <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	2220      	movs	r2, #32
 8008404:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 f84b 	bl	80084a2 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008416:	2b40      	cmp	r3, #64	@ 0x40
 8008418:	d10d      	bne.n	8008436 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008424:	2b40      	cmp	r3, #64	@ 0x40
 8008426:	d106      	bne.n	8008436 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	2240      	movs	r2, #64	@ 0x40
 800842e:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 f840 	bl	80084b6 <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8008436:	bf00      	nop
 8008438:	3708      	adds	r7, #8
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800843e:	b480      	push	{r7}
 8008440:	b083      	sub	sp, #12
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8008446:	bf00      	nop
 8008448:	370c      	adds	r7, #12
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr

08008452 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008452:	b480      	push	{r7}
 8008454:	b083      	sub	sp, #12
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 800845a:	bf00      	nop
 800845c:	370c      	adds	r7, #12
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr

08008466 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008466:	b480      	push	{r7}
 8008468:	b083      	sub	sp, #12
 800846a:	af00      	add	r7, sp, #0
 800846c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 800846e:	bf00      	nop
 8008470:	370c      	adds	r7, #12
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr

0800847a <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800847a:	b480      	push	{r7}
 800847c:	b083      	sub	sp, #12
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8008482:	bf00      	nop
 8008484:	370c      	adds	r7, #12
 8008486:	46bd      	mov	sp, r7
 8008488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848c:	4770      	bx	lr

0800848e <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800848e:	b480      	push	{r7}
 8008490:	b083      	sub	sp, #12
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8008496:	bf00      	nop
 8008498:	370c      	adds	r7, #12
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr

080084a2 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80084a2:	b480      	push	{r7}
 80084a4:	b083      	sub	sp, #12
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 80084aa:	bf00      	nop
 80084ac:	370c      	adds	r7, #12
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr

080084b6 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 80084b6:	b480      	push	{r7}
 80084b8:	b083      	sub	sp, #12
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 80084be:	bf00      	nop
 80084c0:	370c      	adds	r7, #12
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr

080084ca <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 80084ca:	b480      	push	{r7}
 80084cc:	b083      	sub	sp, #12
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80084d8:	b2db      	uxtb	r3, r3
}
 80084da:	4618      	mov	r0, r3
 80084dc:	370c      	adds	r7, #12
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr
	...

080084e8 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b085      	sub	sp, #20
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 80084f2:	2300      	movs	r3, #0
 80084f4:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 80084f6:	4b12      	ldr	r3, [pc, #72]	@ (8008540 <LPTIM_WaitForFlag+0x58>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a12      	ldr	r2, [pc, #72]	@ (8008544 <LPTIM_WaitForFlag+0x5c>)
 80084fc:	fba2 2303 	umull	r2, r3, r2, r3
 8008500:	0b9b      	lsrs	r3, r3, #14
 8008502:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008506:	fb02 f303 	mul.w	r3, r2, r3
 800850a:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	3b01      	subs	r3, #1
 8008510:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d101      	bne.n	800851c <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8008518:	2303      	movs	r3, #3
 800851a:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	4013      	ands	r3, r2
 8008526:	683a      	ldr	r2, [r7, #0]
 8008528:	429a      	cmp	r2, r3
 800852a:	d002      	beq.n	8008532 <LPTIM_WaitForFlag+0x4a>
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1ec      	bne.n	800850c <LPTIM_WaitForFlag+0x24>

  return result;
 8008532:	7bfb      	ldrb	r3, [r7, #15]
}
 8008534:	4618      	mov	r0, r3
 8008536:	3714      	adds	r7, #20
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr
 8008540:	20000014 	.word	0x20000014
 8008544:	d1b71759 	.word	0xd1b71759

08008548 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b08c      	sub	sp, #48	@ 0x30
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8008550:	2300      	movs	r3, #0
 8008552:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008554:	f3ef 8310 	mrs	r3, PRIMASK
 8008558:	60fb      	str	r3, [r7, #12]
  return(result);
 800855a:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800855c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800855e:	2301      	movs	r3, #1
 8008560:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	f383 8810 	msr	PRIMASK, r3
}
 8008568:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a73      	ldr	r2, [pc, #460]	@ (800873c <LPTIM_Disable+0x1f4>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d003      	beq.n	800857c <LPTIM_Disable+0x34>
 8008574:	4a72      	ldr	r2, [pc, #456]	@ (8008740 <LPTIM_Disable+0x1f8>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d007      	beq.n	800858a <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 800857a:	e00d      	b.n	8008598 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 800857c:	4b71      	ldr	r3, [pc, #452]	@ (8008744 <LPTIM_Disable+0x1fc>)
 800857e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008582:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8008586:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8008588:	e006      	b.n	8008598 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 800858a:	4b6e      	ldr	r3, [pc, #440]	@ (8008744 <LPTIM_Disable+0x1fc>)
 800858c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008590:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008594:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8008596:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	68db      	ldr	r3, [r3, #12]
 80085a6:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	695b      	ldr	r3, [r3, #20]
 80085ae:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	699b      	ldr	r3, [r3, #24]
 80085b6:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	6a1b      	ldr	r3, [r3, #32]
 80085be:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a5d      	ldr	r2, [pc, #372]	@ (800873c <LPTIM_Disable+0x1f4>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d003      	beq.n	80085d2 <LPTIM_Disable+0x8a>
 80085ca:	4a5d      	ldr	r2, [pc, #372]	@ (8008740 <LPTIM_Disable+0x1f8>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d00d      	beq.n	80085ec <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 80085d0:	e019      	b.n	8008606 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 80085d2:	4b5c      	ldr	r3, [pc, #368]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80085d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085d6:	4a5b      	ldr	r2, [pc, #364]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80085d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80085dc:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 80085de:	4b59      	ldr	r3, [pc, #356]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80085e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085e2:	4a58      	ldr	r2, [pc, #352]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80085e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80085e8:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 80085ea:	e00c      	b.n	8008606 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 80085ec:	4b55      	ldr	r3, [pc, #340]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80085ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085f0:	4a54      	ldr	r2, [pc, #336]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80085f2:	f043 0320 	orr.w	r3, r3, #32
 80085f6:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 80085f8:	4b52      	ldr	r3, [pc, #328]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80085fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085fc:	4a51      	ldr	r2, [pc, #324]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80085fe:	f023 0320 	bic.w	r3, r3, #32
 8008602:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 8008604:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8008606:	69fb      	ldr	r3, [r7, #28]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d102      	bne.n	8008612 <LPTIM_Disable+0xca>
 800860c:	69bb      	ldr	r3, [r7, #24]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d075      	beq.n	80086fe <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a49      	ldr	r2, [pc, #292]	@ (800873c <LPTIM_Disable+0x1f4>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d003      	beq.n	8008624 <LPTIM_Disable+0xdc>
 800861c:	4a48      	ldr	r2, [pc, #288]	@ (8008740 <LPTIM_Disable+0x1f8>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d009      	beq.n	8008636 <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8008622:	e011      	b.n	8008648 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8008624:	4b47      	ldr	r3, [pc, #284]	@ (8008744 <LPTIM_Disable+0x1fc>)
 8008626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800862a:	4a46      	ldr	r2, [pc, #280]	@ (8008744 <LPTIM_Disable+0x1fc>)
 800862c:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8008630:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8008634:	e008      	b.n	8008648 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8008636:	4b43      	ldr	r3, [pc, #268]	@ (8008744 <LPTIM_Disable+0x1fc>)
 8008638:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800863c:	4a41      	ldr	r2, [pc, #260]	@ (8008744 <LPTIM_Disable+0x1fc>)
 800863e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008642:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8008646:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8008648:	69fb      	ldr	r3, [r7, #28]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d01a      	beq.n	8008684 <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	691a      	ldr	r2, [r3, #16]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f042 0201 	orr.w	r2, r2, #1
 800865c:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	69fa      	ldr	r2, [r7, #28]
 8008664:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8008666:	2108      	movs	r1, #8
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f7ff ff3d 	bl	80084e8 <LPTIM_WaitForFlag>
 800866e:	4603      	mov	r3, r0
 8008670:	2b03      	cmp	r3, #3
 8008672:	d103      	bne.n	800867c <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2203      	movs	r2, #3
 8008678:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	2208      	movs	r2, #8
 8008682:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8008684:	69bb      	ldr	r3, [r7, #24]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d01a      	beq.n	80086c0 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	691a      	ldr	r2, [r3, #16]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f042 0201 	orr.w	r2, r2, #1
 8008698:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	69ba      	ldr	r2, [r7, #24]
 80086a0:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80086a2:	2110      	movs	r1, #16
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f7ff ff1f 	bl	80084e8 <LPTIM_WaitForFlag>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b03      	cmp	r3, #3
 80086ae:	d103      	bne.n	80086b8 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2203      	movs	r2, #3
 80086b4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2210      	movs	r2, #16
 80086be:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a1d      	ldr	r2, [pc, #116]	@ (800873c <LPTIM_Disable+0x1f4>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d003      	beq.n	80086d2 <LPTIM_Disable+0x18a>
 80086ca:	4a1d      	ldr	r2, [pc, #116]	@ (8008740 <LPTIM_Disable+0x1f8>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d00b      	beq.n	80086e8 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 80086d0:	e015      	b.n	80086fe <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 80086d2:	4b1c      	ldr	r3, [pc, #112]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80086d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80086dc:	4919      	ldr	r1, [pc, #100]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80086de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086e0:	4313      	orrs	r3, r2
 80086e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 80086e6:	e00a      	b.n	80086fe <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 80086e8:	4b16      	ldr	r3, [pc, #88]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80086ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80086f2:	4914      	ldr	r1, [pc, #80]	@ (8008744 <LPTIM_Disable+0x1fc>)
 80086f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086f6:	4313      	orrs	r3, r2
 80086f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 80086fc:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	691a      	ldr	r2, [r3, #16]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f022 0201 	bic.w	r2, r2, #1
 800870c:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008714:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	6a3a      	ldr	r2, [r7, #32]
 800871c:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	697a      	ldr	r2, [r7, #20]
 8008724:	621a      	str	r2, [r3, #32]
 8008726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008728:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	f383 8810 	msr	PRIMASK, r3
}
 8008730:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8008732:	bf00      	nop
 8008734:	3730      	adds	r7, #48	@ 0x30
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	40007c00 	.word	0x40007c00
 8008740:	40009400 	.word	0x40009400
 8008744:	40021000 	.word	0x40021000

08008748 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008748:	b480      	push	{r7}
 800874a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800874c:	4b04      	ldr	r3, [pc, #16]	@ (8008760 <HAL_PWREx_GetVoltageRange+0x18>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8008754:	4618      	mov	r0, r3
 8008756:	46bd      	mov	sp, r7
 8008758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875c:	4770      	bx	lr
 800875e:	bf00      	nop
 8008760:	40007000 	.word	0x40007000

08008764 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008772:	d007      	beq.n	8008784 <HAL_PWREx_ControlVoltageScaling+0x20>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800877a:	d003      	beq.n	8008784 <HAL_PWREx_ControlVoltageScaling+0x20>
 800877c:	21a7      	movs	r1, #167	@ 0xa7
 800877e:	4826      	ldr	r0, [pc, #152]	@ (8008818 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8008780:	f7fd fd2e 	bl	80061e0 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800878a:	d130      	bne.n	80087ee <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800878c:	4b23      	ldr	r3, [pc, #140]	@ (800881c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008794:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008798:	d038      	beq.n	800880c <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800879a:	4b20      	ldr	r3, [pc, #128]	@ (800881c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80087a2:	4a1e      	ldr	r2, [pc, #120]	@ (800881c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80087a4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80087a8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80087aa:	4b1d      	ldr	r3, [pc, #116]	@ (8008820 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	2232      	movs	r2, #50	@ 0x32
 80087b0:	fb02 f303 	mul.w	r3, r2, r3
 80087b4:	4a1b      	ldr	r2, [pc, #108]	@ (8008824 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 80087b6:	fba2 2303 	umull	r2, r3, r2, r3
 80087ba:	0c9b      	lsrs	r3, r3, #18
 80087bc:	3301      	adds	r3, #1
 80087be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80087c0:	e002      	b.n	80087c8 <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	3b01      	subs	r3, #1
 80087c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80087c8:	4b14      	ldr	r3, [pc, #80]	@ (800881c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80087ca:	695b      	ldr	r3, [r3, #20]
 80087cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087d4:	d102      	bne.n	80087dc <HAL_PWREx_ControlVoltageScaling+0x78>
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d1f2      	bne.n	80087c2 <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80087dc:	4b0f      	ldr	r3, [pc, #60]	@ (800881c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80087de:	695b      	ldr	r3, [r3, #20]
 80087e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087e8:	d110      	bne.n	800880c <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 80087ea:	2303      	movs	r3, #3
 80087ec:	e00f      	b.n	800880e <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80087ee:	4b0b      	ldr	r3, [pc, #44]	@ (800881c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80087f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087fa:	d007      	beq.n	800880c <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80087fc:	4b07      	ldr	r3, [pc, #28]	@ (800881c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008804:	4a05      	ldr	r2, [pc, #20]	@ (800881c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008806:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800880a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800880c:	2300      	movs	r3, #0
}
 800880e:	4618      	mov	r0, r3
 8008810:	3710      	adds	r7, #16
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
 8008816:	bf00      	nop
 8008818:	08010efc 	.word	0x08010efc
 800881c:	40007000 	.word	0x40007000
 8008820:	20000014 	.word	0x20000014
 8008824:	431bde83 	.word	0x431bde83

08008828 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b088      	sub	sp, #32
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d102      	bne.n	800883c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008836:	2301      	movs	r3, #1
 8008838:	f000 bcef 	b.w	800921a <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d008      	beq.n	8008856 <HAL_RCC_OscConfig+0x2e>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	2b1f      	cmp	r3, #31
 800884a:	d904      	bls.n	8008856 <HAL_RCC_OscConfig+0x2e>
 800884c:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8008850:	489a      	ldr	r0, [pc, #616]	@ (8008abc <HAL_RCC_OscConfig+0x294>)
 8008852:	f7fd fcc5 	bl	80061e0 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008856:	4b9a      	ldr	r3, [pc, #616]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008858:	689b      	ldr	r3, [r3, #8]
 800885a:	f003 030c 	and.w	r3, r3, #12
 800885e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008860:	4b97      	ldr	r3, [pc, #604]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008862:	68db      	ldr	r3, [r3, #12]
 8008864:	f003 0303 	and.w	r3, r3, #3
 8008868:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f003 0310 	and.w	r3, r3, #16
 8008872:	2b00      	cmp	r3, #0
 8008874:	f000 813d 	beq.w	8008af2 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	699b      	ldr	r3, [r3, #24]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d008      	beq.n	8008892 <HAL_RCC_OscConfig+0x6a>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	699b      	ldr	r3, [r3, #24]
 8008884:	2b01      	cmp	r3, #1
 8008886:	d004      	beq.n	8008892 <HAL_RCC_OscConfig+0x6a>
 8008888:	f240 11ab 	movw	r1, #427	@ 0x1ab
 800888c:	488b      	ldr	r0, [pc, #556]	@ (8008abc <HAL_RCC_OscConfig+0x294>)
 800888e:	f7fd fca7 	bl	80061e0 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	69db      	ldr	r3, [r3, #28]
 8008896:	2bff      	cmp	r3, #255	@ 0xff
 8008898:	d904      	bls.n	80088a4 <HAL_RCC_OscConfig+0x7c>
 800889a:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800889e:	4887      	ldr	r0, [pc, #540]	@ (8008abc <HAL_RCC_OscConfig+0x294>)
 80088a0:	f7fd fc9e 	bl	80061e0 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6a1b      	ldr	r3, [r3, #32]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d030      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6a1b      	ldr	r3, [r3, #32]
 80088b0:	2b10      	cmp	r3, #16
 80088b2:	d02c      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6a1b      	ldr	r3, [r3, #32]
 80088b8:	2b20      	cmp	r3, #32
 80088ba:	d028      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6a1b      	ldr	r3, [r3, #32]
 80088c0:	2b30      	cmp	r3, #48	@ 0x30
 80088c2:	d024      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6a1b      	ldr	r3, [r3, #32]
 80088c8:	2b40      	cmp	r3, #64	@ 0x40
 80088ca:	d020      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6a1b      	ldr	r3, [r3, #32]
 80088d0:	2b50      	cmp	r3, #80	@ 0x50
 80088d2:	d01c      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6a1b      	ldr	r3, [r3, #32]
 80088d8:	2b60      	cmp	r3, #96	@ 0x60
 80088da:	d018      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6a1b      	ldr	r3, [r3, #32]
 80088e0:	2b70      	cmp	r3, #112	@ 0x70
 80088e2:	d014      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6a1b      	ldr	r3, [r3, #32]
 80088e8:	2b80      	cmp	r3, #128	@ 0x80
 80088ea:	d010      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6a1b      	ldr	r3, [r3, #32]
 80088f0:	2b90      	cmp	r3, #144	@ 0x90
 80088f2:	d00c      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6a1b      	ldr	r3, [r3, #32]
 80088f8:	2ba0      	cmp	r3, #160	@ 0xa0
 80088fa:	d008      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6a1b      	ldr	r3, [r3, #32]
 8008900:	2bb0      	cmp	r3, #176	@ 0xb0
 8008902:	d004      	beq.n	800890e <HAL_RCC_OscConfig+0xe6>
 8008904:	f240 11ad 	movw	r1, #429	@ 0x1ad
 8008908:	486c      	ldr	r0, [pc, #432]	@ (8008abc <HAL_RCC_OscConfig+0x294>)
 800890a:	f7fd fc69 	bl	80061e0 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800890e:	69bb      	ldr	r3, [r7, #24]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d007      	beq.n	8008924 <HAL_RCC_OscConfig+0xfc>
 8008914:	69bb      	ldr	r3, [r7, #24]
 8008916:	2b0c      	cmp	r3, #12
 8008918:	f040 808e 	bne.w	8008a38 <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	2b01      	cmp	r3, #1
 8008920:	f040 808a 	bne.w	8008a38 <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008924:	4b66      	ldr	r3, [pc, #408]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f003 0302 	and.w	r3, r3, #2
 800892c:	2b00      	cmp	r3, #0
 800892e:	d006      	beq.n	800893e <HAL_RCC_OscConfig+0x116>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	699b      	ldr	r3, [r3, #24]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d102      	bne.n	800893e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	f000 bc6e 	b.w	800921a <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6a1a      	ldr	r2, [r3, #32]
 8008942:	4b5f      	ldr	r3, [pc, #380]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f003 0308 	and.w	r3, r3, #8
 800894a:	2b00      	cmp	r3, #0
 800894c:	d004      	beq.n	8008958 <HAL_RCC_OscConfig+0x130>
 800894e:	4b5c      	ldr	r3, [pc, #368]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008956:	e005      	b.n	8008964 <HAL_RCC_OscConfig+0x13c>
 8008958:	4b59      	ldr	r3, [pc, #356]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 800895a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800895e:	091b      	lsrs	r3, r3, #4
 8008960:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008964:	4293      	cmp	r3, r2
 8008966:	d224      	bcs.n	80089b2 <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6a1b      	ldr	r3, [r3, #32]
 800896c:	4618      	mov	r0, r3
 800896e:	f000 fec1 	bl	80096f4 <RCC_SetFlashLatencyFromMSIRange>
 8008972:	4603      	mov	r3, r0
 8008974:	2b00      	cmp	r3, #0
 8008976:	d002      	beq.n	800897e <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 8008978:	2301      	movs	r3, #1
 800897a:	f000 bc4e 	b.w	800921a <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800897e:	4b50      	ldr	r3, [pc, #320]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a4f      	ldr	r2, [pc, #316]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008984:	f043 0308 	orr.w	r3, r3, #8
 8008988:	6013      	str	r3, [r2, #0]
 800898a:	4b4d      	ldr	r3, [pc, #308]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6a1b      	ldr	r3, [r3, #32]
 8008996:	494a      	ldr	r1, [pc, #296]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008998:	4313      	orrs	r3, r2
 800899a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800899c:	4b48      	ldr	r3, [pc, #288]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	69db      	ldr	r3, [r3, #28]
 80089a8:	021b      	lsls	r3, r3, #8
 80089aa:	4945      	ldr	r1, [pc, #276]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 80089ac:	4313      	orrs	r3, r2
 80089ae:	604b      	str	r3, [r1, #4]
 80089b0:	e026      	b.n	8008a00 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80089b2:	4b43      	ldr	r3, [pc, #268]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4a42      	ldr	r2, [pc, #264]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 80089b8:	f043 0308 	orr.w	r3, r3, #8
 80089bc:	6013      	str	r3, [r2, #0]
 80089be:	4b40      	ldr	r3, [pc, #256]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6a1b      	ldr	r3, [r3, #32]
 80089ca:	493d      	ldr	r1, [pc, #244]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 80089cc:	4313      	orrs	r3, r2
 80089ce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80089d0:	4b3b      	ldr	r3, [pc, #236]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	69db      	ldr	r3, [r3, #28]
 80089dc:	021b      	lsls	r3, r3, #8
 80089de:	4938      	ldr	r1, [pc, #224]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 80089e0:	4313      	orrs	r3, r2
 80089e2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10a      	bne.n	8008a00 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6a1b      	ldr	r3, [r3, #32]
 80089ee:	4618      	mov	r0, r3
 80089f0:	f000 fe80 	bl	80096f4 <RCC_SetFlashLatencyFromMSIRange>
 80089f4:	4603      	mov	r3, r0
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d002      	beq.n	8008a00 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 80089fa:	2301      	movs	r3, #1
 80089fc:	f000 bc0d 	b.w	800921a <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008a00:	f000 fdb4 	bl	800956c <HAL_RCC_GetSysClockFreq>
 8008a04:	4602      	mov	r2, r0
 8008a06:	4b2e      	ldr	r3, [pc, #184]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	091b      	lsrs	r3, r3, #4
 8008a0c:	f003 030f 	and.w	r3, r3, #15
 8008a10:	492c      	ldr	r1, [pc, #176]	@ (8008ac4 <HAL_RCC_OscConfig+0x29c>)
 8008a12:	5ccb      	ldrb	r3, [r1, r3]
 8008a14:	f003 031f 	and.w	r3, r3, #31
 8008a18:	fa22 f303 	lsr.w	r3, r2, r3
 8008a1c:	4a2a      	ldr	r2, [pc, #168]	@ (8008ac8 <HAL_RCC_OscConfig+0x2a0>)
 8008a1e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008a20:	4b2a      	ldr	r3, [pc, #168]	@ (8008acc <HAL_RCC_OscConfig+0x2a4>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4618      	mov	r0, r3
 8008a26:	f7fe f9b5 	bl	8006d94 <HAL_InitTick>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008a2e:	7bfb      	ldrb	r3, [r7, #15]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d05d      	beq.n	8008af0 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8008a34:	7bfb      	ldrb	r3, [r7, #15]
 8008a36:	e3f0      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	699b      	ldr	r3, [r3, #24]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d032      	beq.n	8008aa6 <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008a40:	4b1f      	ldr	r3, [pc, #124]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a1e      	ldr	r2, [pc, #120]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008a46:	f043 0301 	orr.w	r3, r3, #1
 8008a4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008a4c:	f7fe f9f2 	bl	8006e34 <HAL_GetTick>
 8008a50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008a52:	e008      	b.n	8008a66 <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008a54:	f7fe f9ee 	bl	8006e34 <HAL_GetTick>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	1ad3      	subs	r3, r2, r3
 8008a5e:	2b02      	cmp	r3, #2
 8008a60:	d901      	bls.n	8008a66 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008a62:	2303      	movs	r3, #3
 8008a64:	e3d9      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008a66:	4b16      	ldr	r3, [pc, #88]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f003 0302 	and.w	r3, r3, #2
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d0f0      	beq.n	8008a54 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008a72:	4b13      	ldr	r3, [pc, #76]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a12      	ldr	r2, [pc, #72]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008a78:	f043 0308 	orr.w	r3, r3, #8
 8008a7c:	6013      	str	r3, [r2, #0]
 8008a7e:	4b10      	ldr	r3, [pc, #64]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6a1b      	ldr	r3, [r3, #32]
 8008a8a:	490d      	ldr	r1, [pc, #52]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008a90:	4b0b      	ldr	r3, [pc, #44]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	69db      	ldr	r3, [r3, #28]
 8008a9c:	021b      	lsls	r3, r3, #8
 8008a9e:	4908      	ldr	r1, [pc, #32]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	604b      	str	r3, [r1, #4]
 8008aa4:	e025      	b.n	8008af2 <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008aa6:	4b06      	ldr	r3, [pc, #24]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a05      	ldr	r2, [pc, #20]	@ (8008ac0 <HAL_RCC_OscConfig+0x298>)
 8008aac:	f023 0301 	bic.w	r3, r3, #1
 8008ab0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008ab2:	f7fe f9bf 	bl	8006e34 <HAL_GetTick>
 8008ab6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008ab8:	e013      	b.n	8008ae2 <HAL_RCC_OscConfig+0x2ba>
 8008aba:	bf00      	nop
 8008abc:	08010f38 	.word	0x08010f38
 8008ac0:	40021000 	.word	0x40021000
 8008ac4:	08011114 	.word	0x08011114
 8008ac8:	20000014 	.word	0x20000014
 8008acc:	20000018 	.word	0x20000018
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008ad0:	f7fe f9b0 	bl	8006e34 <HAL_GetTick>
 8008ad4:	4602      	mov	r2, r0
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	1ad3      	subs	r3, r2, r3
 8008ada:	2b02      	cmp	r3, #2
 8008adc:	d901      	bls.n	8008ae2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8008ade:	2303      	movs	r3, #3
 8008ae0:	e39b      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008ae2:	4b97      	ldr	r3, [pc, #604]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f003 0302 	and.w	r3, r3, #2
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d1f0      	bne.n	8008ad0 <HAL_RCC_OscConfig+0x2a8>
 8008aee:	e000      	b.n	8008af2 <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008af0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f003 0301 	and.w	r3, r3, #1
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d07e      	beq.n	8008bfc <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d00e      	beq.n	8008b24 <HAL_RCC_OscConfig+0x2fc>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	685b      	ldr	r3, [r3, #4]
 8008b0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b0e:	d009      	beq.n	8008b24 <HAL_RCC_OscConfig+0x2fc>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008b18:	d004      	beq.n	8008b24 <HAL_RCC_OscConfig+0x2fc>
 8008b1a:	f240 2119 	movw	r1, #537	@ 0x219
 8008b1e:	4889      	ldr	r0, [pc, #548]	@ (8008d44 <HAL_RCC_OscConfig+0x51c>)
 8008b20:	f7fd fb5e 	bl	80061e0 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	2b08      	cmp	r3, #8
 8008b28:	d005      	beq.n	8008b36 <HAL_RCC_OscConfig+0x30e>
 8008b2a:	69bb      	ldr	r3, [r7, #24]
 8008b2c:	2b0c      	cmp	r3, #12
 8008b2e:	d10e      	bne.n	8008b4e <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	2b03      	cmp	r3, #3
 8008b34:	d10b      	bne.n	8008b4e <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b36:	4b82      	ldr	r3, [pc, #520]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d05b      	beq.n	8008bfa <HAL_RCC_OscConfig+0x3d2>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d157      	bne.n	8008bfa <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e365      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b56:	d106      	bne.n	8008b66 <HAL_RCC_OscConfig+0x33e>
 8008b58:	4b79      	ldr	r3, [pc, #484]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a78      	ldr	r2, [pc, #480]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008b5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b62:	6013      	str	r3, [r2, #0]
 8008b64:	e01d      	b.n	8008ba2 <HAL_RCC_OscConfig+0x37a>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008b6e:	d10c      	bne.n	8008b8a <HAL_RCC_OscConfig+0x362>
 8008b70:	4b73      	ldr	r3, [pc, #460]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a72      	ldr	r2, [pc, #456]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008b76:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008b7a:	6013      	str	r3, [r2, #0]
 8008b7c:	4b70      	ldr	r3, [pc, #448]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a6f      	ldr	r2, [pc, #444]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008b82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b86:	6013      	str	r3, [r2, #0]
 8008b88:	e00b      	b.n	8008ba2 <HAL_RCC_OscConfig+0x37a>
 8008b8a:	4b6d      	ldr	r3, [pc, #436]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a6c      	ldr	r2, [pc, #432]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008b90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b94:	6013      	str	r3, [r2, #0]
 8008b96:	4b6a      	ldr	r3, [pc, #424]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a69      	ldr	r2, [pc, #420]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008b9c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008ba0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d013      	beq.n	8008bd2 <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008baa:	f7fe f943 	bl	8006e34 <HAL_GetTick>
 8008bae:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008bb0:	e008      	b.n	8008bc4 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008bb2:	f7fe f93f 	bl	8006e34 <HAL_GetTick>
 8008bb6:	4602      	mov	r2, r0
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	1ad3      	subs	r3, r2, r3
 8008bbc:	2b64      	cmp	r3, #100	@ 0x64
 8008bbe:	d901      	bls.n	8008bc4 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8008bc0:	2303      	movs	r3, #3
 8008bc2:	e32a      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008bc4:	4b5e      	ldr	r3, [pc, #376]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d0f0      	beq.n	8008bb2 <HAL_RCC_OscConfig+0x38a>
 8008bd0:	e014      	b.n	8008bfc <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bd2:	f7fe f92f 	bl	8006e34 <HAL_GetTick>
 8008bd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008bd8:	e008      	b.n	8008bec <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008bda:	f7fe f92b 	bl	8006e34 <HAL_GetTick>
 8008bde:	4602      	mov	r2, r0
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	1ad3      	subs	r3, r2, r3
 8008be4:	2b64      	cmp	r3, #100	@ 0x64
 8008be6:	d901      	bls.n	8008bec <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8008be8:	2303      	movs	r3, #3
 8008bea:	e316      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008bec:	4b54      	ldr	r3, [pc, #336]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1f0      	bne.n	8008bda <HAL_RCC_OscConfig+0x3b2>
 8008bf8:	e000      	b.n	8008bfc <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008bfa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f003 0302 	and.w	r3, r3, #2
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d077      	beq.n	8008cf8 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	68db      	ldr	r3, [r3, #12]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d009      	beq.n	8008c24 <HAL_RCC_OscConfig+0x3fc>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	68db      	ldr	r3, [r3, #12]
 8008c14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c18:	d004      	beq.n	8008c24 <HAL_RCC_OscConfig+0x3fc>
 8008c1a:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8008c1e:	4849      	ldr	r0, [pc, #292]	@ (8008d44 <HAL_RCC_OscConfig+0x51c>)
 8008c20:	f7fd fade 	bl	80061e0 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	691b      	ldr	r3, [r3, #16]
 8008c28:	2b1f      	cmp	r3, #31
 8008c2a:	d904      	bls.n	8008c36 <HAL_RCC_OscConfig+0x40e>
 8008c2c:	f240 214d 	movw	r1, #589	@ 0x24d
 8008c30:	4844      	ldr	r0, [pc, #272]	@ (8008d44 <HAL_RCC_OscConfig+0x51c>)
 8008c32:	f7fd fad5 	bl	80061e0 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	2b04      	cmp	r3, #4
 8008c3a:	d005      	beq.n	8008c48 <HAL_RCC_OscConfig+0x420>
 8008c3c:	69bb      	ldr	r3, [r7, #24]
 8008c3e:	2b0c      	cmp	r3, #12
 8008c40:	d119      	bne.n	8008c76 <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	2b02      	cmp	r3, #2
 8008c46:	d116      	bne.n	8008c76 <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c48:	4b3d      	ldr	r3, [pc, #244]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d005      	beq.n	8008c60 <HAL_RCC_OscConfig+0x438>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d101      	bne.n	8008c60 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	e2dc      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c60:	4b37      	ldr	r3, [pc, #220]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008c62:	685b      	ldr	r3, [r3, #4]
 8008c64:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	691b      	ldr	r3, [r3, #16]
 8008c6c:	061b      	lsls	r3, r3, #24
 8008c6e:	4934      	ldr	r1, [pc, #208]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008c70:	4313      	orrs	r3, r2
 8008c72:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c74:	e040      	b.n	8008cf8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	68db      	ldr	r3, [r3, #12]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d023      	beq.n	8008cc6 <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008c7e:	4b30      	ldr	r3, [pc, #192]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4a2f      	ldr	r2, [pc, #188]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c8a:	f7fe f8d3 	bl	8006e34 <HAL_GetTick>
 8008c8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008c90:	e008      	b.n	8008ca4 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008c92:	f7fe f8cf 	bl	8006e34 <HAL_GetTick>
 8008c96:	4602      	mov	r2, r0
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	1ad3      	subs	r3, r2, r3
 8008c9c:	2b02      	cmp	r3, #2
 8008c9e:	d901      	bls.n	8008ca4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008ca0:	2303      	movs	r3, #3
 8008ca2:	e2ba      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008ca4:	4b26      	ldr	r3, [pc, #152]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d0f0      	beq.n	8008c92 <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008cb0:	4b23      	ldr	r3, [pc, #140]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	691b      	ldr	r3, [r3, #16]
 8008cbc:	061b      	lsls	r3, r3, #24
 8008cbe:	4920      	ldr	r1, [pc, #128]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	604b      	str	r3, [r1, #4]
 8008cc4:	e018      	b.n	8008cf8 <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a1d      	ldr	r2, [pc, #116]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008ccc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008cd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cd2:	f7fe f8af 	bl	8006e34 <HAL_GetTick>
 8008cd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008cd8:	e008      	b.n	8008cec <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008cda:	f7fe f8ab 	bl	8006e34 <HAL_GetTick>
 8008cde:	4602      	mov	r2, r0
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	1ad3      	subs	r3, r2, r3
 8008ce4:	2b02      	cmp	r3, #2
 8008ce6:	d901      	bls.n	8008cec <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 8008ce8:	2303      	movs	r3, #3
 8008cea:	e296      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008cec:	4b14      	ldr	r3, [pc, #80]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d1f0      	bne.n	8008cda <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f003 0308 	and.w	r3, r3, #8
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d04e      	beq.n	8008da2 <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	695b      	ldr	r3, [r3, #20]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d008      	beq.n	8008d1e <HAL_RCC_OscConfig+0x4f6>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	695b      	ldr	r3, [r3, #20]
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d004      	beq.n	8008d1e <HAL_RCC_OscConfig+0x4f6>
 8008d14:	f240 218d 	movw	r1, #653	@ 0x28d
 8008d18:	480a      	ldr	r0, [pc, #40]	@ (8008d44 <HAL_RCC_OscConfig+0x51c>)
 8008d1a:	f7fd fa61 	bl	80061e0 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	695b      	ldr	r3, [r3, #20]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d021      	beq.n	8008d6a <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008d26:	4b06      	ldr	r3, [pc, #24]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d2c:	4a04      	ldr	r2, [pc, #16]	@ (8008d40 <HAL_RCC_OscConfig+0x518>)
 8008d2e:	f043 0301 	orr.w	r3, r3, #1
 8008d32:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d36:	f7fe f87d 	bl	8006e34 <HAL_GetTick>
 8008d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008d3c:	e00d      	b.n	8008d5a <HAL_RCC_OscConfig+0x532>
 8008d3e:	bf00      	nop
 8008d40:	40021000 	.word	0x40021000
 8008d44:	08010f38 	.word	0x08010f38
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008d48:	f7fe f874 	bl	8006e34 <HAL_GetTick>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	1ad3      	subs	r3, r2, r3
 8008d52:	2b02      	cmp	r3, #2
 8008d54:	d901      	bls.n	8008d5a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8008d56:	2303      	movs	r3, #3
 8008d58:	e25f      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008d5a:	4b66      	ldr	r3, [pc, #408]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008d5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d60:	f003 0302 	and.w	r3, r3, #2
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d0ef      	beq.n	8008d48 <HAL_RCC_OscConfig+0x520>
 8008d68:	e01b      	b.n	8008da2 <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008d6a:	4b62      	ldr	r3, [pc, #392]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d70:	4a60      	ldr	r2, [pc, #384]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008d72:	f023 0301 	bic.w	r3, r3, #1
 8008d76:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d7a:	f7fe f85b 	bl	8006e34 <HAL_GetTick>
 8008d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008d80:	e008      	b.n	8008d94 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008d82:	f7fe f857 	bl	8006e34 <HAL_GetTick>
 8008d86:	4602      	mov	r2, r0
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	1ad3      	subs	r3, r2, r3
 8008d8c:	2b02      	cmp	r3, #2
 8008d8e:	d901      	bls.n	8008d94 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 8008d90:	2303      	movs	r3, #3
 8008d92:	e242      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008d94:	4b57      	ldr	r3, [pc, #348]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008d96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d9a:	f003 0302 	and.w	r3, r3, #2
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d1ef      	bne.n	8008d82 <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f003 0304 	and.w	r3, r3, #4
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	f000 80b8 	beq.w	8008f20 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008db0:	2300      	movs	r3, #0
 8008db2:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	689b      	ldr	r3, [r3, #8]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d00c      	beq.n	8008dd6 <HAL_RCC_OscConfig+0x5ae>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	689b      	ldr	r3, [r3, #8]
 8008dc0:	2b01      	cmp	r3, #1
 8008dc2:	d008      	beq.n	8008dd6 <HAL_RCC_OscConfig+0x5ae>
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	2b05      	cmp	r3, #5
 8008dca:	d004      	beq.n	8008dd6 <HAL_RCC_OscConfig+0x5ae>
 8008dcc:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8008dd0:	4849      	ldr	r0, [pc, #292]	@ (8008ef8 <HAL_RCC_OscConfig+0x6d0>)
 8008dd2:	f7fd fa05 	bl	80061e0 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8008dd6:	4b47      	ldr	r3, [pc, #284]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008dda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d10d      	bne.n	8008dfe <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008de2:	4b44      	ldr	r3, [pc, #272]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008de6:	4a43      	ldr	r2, [pc, #268]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008de8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008dec:	6593      	str	r3, [r2, #88]	@ 0x58
 8008dee:	4b41      	ldr	r3, [pc, #260]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008df2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008df6:	60bb      	str	r3, [r7, #8]
 8008df8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008dfe:	4b3f      	ldr	r3, [pc, #252]	@ (8008efc <HAL_RCC_OscConfig+0x6d4>)
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d118      	bne.n	8008e3c <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e0a:	4b3c      	ldr	r3, [pc, #240]	@ (8008efc <HAL_RCC_OscConfig+0x6d4>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a3b      	ldr	r2, [pc, #236]	@ (8008efc <HAL_RCC_OscConfig+0x6d4>)
 8008e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008e16:	f7fe f80d 	bl	8006e34 <HAL_GetTick>
 8008e1a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e1c:	e008      	b.n	8008e30 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e1e:	f7fe f809 	bl	8006e34 <HAL_GetTick>
 8008e22:	4602      	mov	r2, r0
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	1ad3      	subs	r3, r2, r3
 8008e28:	2b02      	cmp	r3, #2
 8008e2a:	d901      	bls.n	8008e30 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 8008e2c:	2303      	movs	r3, #3
 8008e2e:	e1f4      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e30:	4b32      	ldr	r3, [pc, #200]	@ (8008efc <HAL_RCC_OscConfig+0x6d4>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d0f0      	beq.n	8008e1e <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d108      	bne.n	8008e56 <HAL_RCC_OscConfig+0x62e>
 8008e44:	4b2b      	ldr	r3, [pc, #172]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e4a:	4a2a      	ldr	r2, [pc, #168]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008e4c:	f043 0301 	orr.w	r3, r3, #1
 8008e50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008e54:	e024      	b.n	8008ea0 <HAL_RCC_OscConfig+0x678>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	2b05      	cmp	r3, #5
 8008e5c:	d110      	bne.n	8008e80 <HAL_RCC_OscConfig+0x658>
 8008e5e:	4b25      	ldr	r3, [pc, #148]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e64:	4a23      	ldr	r2, [pc, #140]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008e66:	f043 0304 	orr.w	r3, r3, #4
 8008e6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008e6e:	4b21      	ldr	r3, [pc, #132]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e74:	4a1f      	ldr	r2, [pc, #124]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008e76:	f043 0301 	orr.w	r3, r3, #1
 8008e7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008e7e:	e00f      	b.n	8008ea0 <HAL_RCC_OscConfig+0x678>
 8008e80:	4b1c      	ldr	r3, [pc, #112]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e86:	4a1b      	ldr	r2, [pc, #108]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008e88:	f023 0301 	bic.w	r3, r3, #1
 8008e8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008e90:	4b18      	ldr	r3, [pc, #96]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e96:	4a17      	ldr	r2, [pc, #92]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008e98:	f023 0304 	bic.w	r3, r3, #4
 8008e9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d016      	beq.n	8008ed6 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ea8:	f7fd ffc4 	bl	8006e34 <HAL_GetTick>
 8008eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008eae:	e00a      	b.n	8008ec6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008eb0:	f7fd ffc0 	bl	8006e34 <HAL_GetTick>
 8008eb4:	4602      	mov	r2, r0
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	1ad3      	subs	r3, r2, r3
 8008eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d901      	bls.n	8008ec6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8008ec2:	2303      	movs	r3, #3
 8008ec4:	e1a9      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8008ef4 <HAL_RCC_OscConfig+0x6cc>)
 8008ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ecc:	f003 0302 	and.w	r3, r3, #2
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d0ed      	beq.n	8008eb0 <HAL_RCC_OscConfig+0x688>
 8008ed4:	e01b      	b.n	8008f0e <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ed6:	f7fd ffad 	bl	8006e34 <HAL_GetTick>
 8008eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008edc:	e010      	b.n	8008f00 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ede:	f7fd ffa9 	bl	8006e34 <HAL_GetTick>
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	693b      	ldr	r3, [r7, #16]
 8008ee6:	1ad3      	subs	r3, r2, r3
 8008ee8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d907      	bls.n	8008f00 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8008ef0:	2303      	movs	r3, #3
 8008ef2:	e192      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
 8008ef4:	40021000 	.word	0x40021000
 8008ef8:	08010f38 	.word	0x08010f38
 8008efc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008f00:	4b98      	ldr	r3, [pc, #608]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 8008f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f06:	f003 0302 	and.w	r3, r3, #2
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d1e7      	bne.n	8008ede <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008f0e:	7ffb      	ldrb	r3, [r7, #31]
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d105      	bne.n	8008f20 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008f14:	4b93      	ldr	r3, [pc, #588]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 8008f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f18:	4a92      	ldr	r2, [pc, #584]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 8008f1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f1e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d00c      	beq.n	8008f42 <HAL_RCC_OscConfig+0x71a>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d008      	beq.n	8008f42 <HAL_RCC_OscConfig+0x71a>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f34:	2b02      	cmp	r3, #2
 8008f36:	d004      	beq.n	8008f42 <HAL_RCC_OscConfig+0x71a>
 8008f38:	f240 316e 	movw	r1, #878	@ 0x36e
 8008f3c:	488a      	ldr	r0, [pc, #552]	@ (8009168 <HAL_RCC_OscConfig+0x940>)
 8008f3e:	f7fd f94f 	bl	80061e0 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	f000 8166 	beq.w	8009218 <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f50:	2b02      	cmp	r3, #2
 8008f52:	f040 813c 	bne.w	80091ce <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d010      	beq.n	8008f80 <HAL_RCC_OscConfig+0x758>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f62:	2b01      	cmp	r3, #1
 8008f64:	d00c      	beq.n	8008f80 <HAL_RCC_OscConfig+0x758>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f6a:	2b02      	cmp	r3, #2
 8008f6c:	d008      	beq.n	8008f80 <HAL_RCC_OscConfig+0x758>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f72:	2b03      	cmp	r3, #3
 8008f74:	d004      	beq.n	8008f80 <HAL_RCC_OscConfig+0x758>
 8008f76:	f240 3176 	movw	r1, #886	@ 0x376
 8008f7a:	487b      	ldr	r0, [pc, #492]	@ (8009168 <HAL_RCC_OscConfig+0x940>)
 8008f7c:	f7fd f930 	bl	80061e0 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d003      	beq.n	8008f90 <HAL_RCC_OscConfig+0x768>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f8c:	2b08      	cmp	r3, #8
 8008f8e:	d904      	bls.n	8008f9a <HAL_RCC_OscConfig+0x772>
 8008f90:	f240 3177 	movw	r1, #887	@ 0x377
 8008f94:	4874      	ldr	r0, [pc, #464]	@ (8009168 <HAL_RCC_OscConfig+0x940>)
 8008f96:	f7fd f923 	bl	80061e0 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f9e:	2b07      	cmp	r3, #7
 8008fa0:	d903      	bls.n	8008faa <HAL_RCC_OscConfig+0x782>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fa6:	2b56      	cmp	r3, #86	@ 0x56
 8008fa8:	d904      	bls.n	8008fb4 <HAL_RCC_OscConfig+0x78c>
 8008faa:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8008fae:	486e      	ldr	r0, [pc, #440]	@ (8009168 <HAL_RCC_OscConfig+0x940>)
 8008fb0:	f7fd f916 	bl	80061e0 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb8:	2b07      	cmp	r3, #7
 8008fba:	d008      	beq.n	8008fce <HAL_RCC_OscConfig+0x7a6>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fc0:	2b11      	cmp	r3, #17
 8008fc2:	d004      	beq.n	8008fce <HAL_RCC_OscConfig+0x7a6>
 8008fc4:	f240 317a 	movw	r1, #890	@ 0x37a
 8008fc8:	4867      	ldr	r0, [pc, #412]	@ (8009168 <HAL_RCC_OscConfig+0x940>)
 8008fca:	f7fd f909 	bl	80061e0 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fd2:	2b02      	cmp	r3, #2
 8008fd4:	d010      	beq.n	8008ff8 <HAL_RCC_OscConfig+0x7d0>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fda:	2b04      	cmp	r3, #4
 8008fdc:	d00c      	beq.n	8008ff8 <HAL_RCC_OscConfig+0x7d0>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fe2:	2b06      	cmp	r3, #6
 8008fe4:	d008      	beq.n	8008ff8 <HAL_RCC_OscConfig+0x7d0>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fea:	2b08      	cmp	r3, #8
 8008fec:	d004      	beq.n	8008ff8 <HAL_RCC_OscConfig+0x7d0>
 8008fee:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 8008ff2:	485d      	ldr	r0, [pc, #372]	@ (8009168 <HAL_RCC_OscConfig+0x940>)
 8008ff4:	f7fd f8f4 	bl	80061e0 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ffc:	2b02      	cmp	r3, #2
 8008ffe:	d010      	beq.n	8009022 <HAL_RCC_OscConfig+0x7fa>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009004:	2b04      	cmp	r3, #4
 8009006:	d00c      	beq.n	8009022 <HAL_RCC_OscConfig+0x7fa>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800900c:	2b06      	cmp	r3, #6
 800900e:	d008      	beq.n	8009022 <HAL_RCC_OscConfig+0x7fa>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009014:	2b08      	cmp	r3, #8
 8009016:	d004      	beq.n	8009022 <HAL_RCC_OscConfig+0x7fa>
 8009018:	f240 317d 	movw	r1, #893	@ 0x37d
 800901c:	4852      	ldr	r0, [pc, #328]	@ (8009168 <HAL_RCC_OscConfig+0x940>)
 800901e:	f7fd f8df 	bl	80061e0 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009022:	4b50      	ldr	r3, [pc, #320]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 8009024:	68db      	ldr	r3, [r3, #12]
 8009026:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	f003 0203 	and.w	r2, r3, #3
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009032:	429a      	cmp	r2, r3
 8009034:	d130      	bne.n	8009098 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009040:	3b01      	subs	r3, #1
 8009042:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009044:	429a      	cmp	r2, r3
 8009046:	d127      	bne.n	8009098 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009052:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009054:	429a      	cmp	r2, r3
 8009056:	d11f      	bne.n	8009098 <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009062:	2a07      	cmp	r2, #7
 8009064:	bf14      	ite	ne
 8009066:	2201      	movne	r2, #1
 8009068:	2200      	moveq	r2, #0
 800906a:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800906c:	4293      	cmp	r3, r2
 800906e:	d113      	bne.n	8009098 <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800907a:	085b      	lsrs	r3, r3, #1
 800907c:	3b01      	subs	r3, #1
 800907e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009080:	429a      	cmp	r2, r3
 8009082:	d109      	bne.n	8009098 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800908e:	085b      	lsrs	r3, r3, #1
 8009090:	3b01      	subs	r3, #1
 8009092:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009094:	429a      	cmp	r2, r3
 8009096:	d074      	beq.n	8009182 <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009098:	69bb      	ldr	r3, [r7, #24]
 800909a:	2b0c      	cmp	r3, #12
 800909c:	d06f      	beq.n	800917e <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800909e:	4b31      	ldr	r3, [pc, #196]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d105      	bne.n	80090b6 <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80090aa:	4b2e      	ldr	r3, [pc, #184]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d001      	beq.n	80090ba <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	e0af      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80090ba:	4b2a      	ldr	r3, [pc, #168]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a29      	ldr	r2, [pc, #164]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 80090c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80090c4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80090c6:	f7fd feb5 	bl	8006e34 <HAL_GetTick>
 80090ca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80090cc:	e008      	b.n	80090e0 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090ce:	f7fd feb1 	bl	8006e34 <HAL_GetTick>
 80090d2:	4602      	mov	r2, r0
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	1ad3      	subs	r3, r2, r3
 80090d8:	2b02      	cmp	r3, #2
 80090da:	d901      	bls.n	80090e0 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 80090dc:	2303      	movs	r3, #3
 80090de:	e09c      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80090e0:	4b20      	ldr	r3, [pc, #128]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d1f0      	bne.n	80090ce <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80090ec:	4b1d      	ldr	r3, [pc, #116]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 80090ee:	68da      	ldr	r2, [r3, #12]
 80090f0:	4b1e      	ldr	r3, [pc, #120]	@ (800916c <HAL_RCC_OscConfig+0x944>)
 80090f2:	4013      	ands	r3, r2
 80090f4:	687a      	ldr	r2, [r7, #4]
 80090f6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80090fc:	3a01      	subs	r2, #1
 80090fe:	0112      	lsls	r2, r2, #4
 8009100:	4311      	orrs	r1, r2
 8009102:	687a      	ldr	r2, [r7, #4]
 8009104:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009106:	0212      	lsls	r2, r2, #8
 8009108:	4311      	orrs	r1, r2
 800910a:	687a      	ldr	r2, [r7, #4]
 800910c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800910e:	0852      	lsrs	r2, r2, #1
 8009110:	3a01      	subs	r2, #1
 8009112:	0552      	lsls	r2, r2, #21
 8009114:	4311      	orrs	r1, r2
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800911a:	0852      	lsrs	r2, r2, #1
 800911c:	3a01      	subs	r2, #1
 800911e:	0652      	lsls	r2, r2, #25
 8009120:	4311      	orrs	r1, r2
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009126:	0912      	lsrs	r2, r2, #4
 8009128:	0452      	lsls	r2, r2, #17
 800912a:	430a      	orrs	r2, r1
 800912c:	490d      	ldr	r1, [pc, #52]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 800912e:	4313      	orrs	r3, r2
 8009130:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009132:	4b0c      	ldr	r3, [pc, #48]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a0b      	ldr	r2, [pc, #44]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 8009138:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800913c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800913e:	4b09      	ldr	r3, [pc, #36]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 8009140:	68db      	ldr	r3, [r3, #12]
 8009142:	4a08      	ldr	r2, [pc, #32]	@ (8009164 <HAL_RCC_OscConfig+0x93c>)
 8009144:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009148:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800914a:	f7fd fe73 	bl	8006e34 <HAL_GetTick>
 800914e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009150:	e00e      	b.n	8009170 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009152:	f7fd fe6f 	bl	8006e34 <HAL_GetTick>
 8009156:	4602      	mov	r2, r0
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	1ad3      	subs	r3, r2, r3
 800915c:	2b02      	cmp	r3, #2
 800915e:	d907      	bls.n	8009170 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 8009160:	2303      	movs	r3, #3
 8009162:	e05a      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
 8009164:	40021000 	.word	0x40021000
 8009168:	08010f38 	.word	0x08010f38
 800916c:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009170:	4b2c      	ldr	r3, [pc, #176]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009178:	2b00      	cmp	r3, #0
 800917a:	d0ea      	beq.n	8009152 <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800917c:	e04c      	b.n	8009218 <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800917e:	2301      	movs	r3, #1
 8009180:	e04b      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009182:	4b28      	ldr	r3, [pc, #160]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d144      	bne.n	8009218 <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800918e:	4b25      	ldr	r3, [pc, #148]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4a24      	ldr	r2, [pc, #144]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 8009194:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009198:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800919a:	4b22      	ldr	r3, [pc, #136]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 800919c:	68db      	ldr	r3, [r3, #12]
 800919e:	4a21      	ldr	r2, [pc, #132]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 80091a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80091a4:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80091a6:	f7fd fe45 	bl	8006e34 <HAL_GetTick>
 80091aa:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80091ac:	e008      	b.n	80091c0 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80091ae:	f7fd fe41 	bl	8006e34 <HAL_GetTick>
 80091b2:	4602      	mov	r2, r0
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	1ad3      	subs	r3, r2, r3
 80091b8:	2b02      	cmp	r3, #2
 80091ba:	d901      	bls.n	80091c0 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 80091bc:	2303      	movs	r3, #3
 80091be:	e02c      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80091c0:	4b18      	ldr	r3, [pc, #96]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d0f0      	beq.n	80091ae <HAL_RCC_OscConfig+0x986>
 80091cc:	e024      	b.n	8009218 <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80091ce:	69bb      	ldr	r3, [r7, #24]
 80091d0:	2b0c      	cmp	r3, #12
 80091d2:	d01f      	beq.n	8009214 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80091d4:	4b13      	ldr	r3, [pc, #76]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a12      	ldr	r2, [pc, #72]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 80091da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80091de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091e0:	f7fd fe28 	bl	8006e34 <HAL_GetTick>
 80091e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80091e6:	e008      	b.n	80091fa <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80091e8:	f7fd fe24 	bl	8006e34 <HAL_GetTick>
 80091ec:	4602      	mov	r2, r0
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	1ad3      	subs	r3, r2, r3
 80091f2:	2b02      	cmp	r3, #2
 80091f4:	d901      	bls.n	80091fa <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 80091f6:	2303      	movs	r3, #3
 80091f8:	e00f      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80091fa:	4b0a      	ldr	r3, [pc, #40]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009202:	2b00      	cmp	r3, #0
 8009204:	d1f0      	bne.n	80091e8 <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8009206:	4b07      	ldr	r3, [pc, #28]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 8009208:	68da      	ldr	r2, [r3, #12]
 800920a:	4906      	ldr	r1, [pc, #24]	@ (8009224 <HAL_RCC_OscConfig+0x9fc>)
 800920c:	4b06      	ldr	r3, [pc, #24]	@ (8009228 <HAL_RCC_OscConfig+0xa00>)
 800920e:	4013      	ands	r3, r2
 8009210:	60cb      	str	r3, [r1, #12]
 8009212:	e001      	b.n	8009218 <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8009214:	2301      	movs	r3, #1
 8009216:	e000      	b.n	800921a <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 8009218:	2300      	movs	r3, #0
}
 800921a:	4618      	mov	r0, r3
 800921c:	3720      	adds	r7, #32
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}
 8009222:	bf00      	nop
 8009224:	40021000 	.word	0x40021000
 8009228:	feeefffc 	.word	0xfeeefffc

0800922c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b084      	sub	sp, #16
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d101      	bne.n	8009240 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	e186      	b.n	800954e <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d003      	beq.n	8009250 <HAL_RCC_ClockConfig+0x24>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2b0f      	cmp	r3, #15
 800924e:	d904      	bls.n	800925a <HAL_RCC_ClockConfig+0x2e>
 8009250:	f240 4159 	movw	r1, #1113	@ 0x459
 8009254:	4882      	ldr	r0, [pc, #520]	@ (8009460 <HAL_RCC_ClockConfig+0x234>)
 8009256:	f7fc ffc3 	bl	80061e0 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d010      	beq.n	8009282 <HAL_RCC_ClockConfig+0x56>
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	2b01      	cmp	r3, #1
 8009264:	d00d      	beq.n	8009282 <HAL_RCC_ClockConfig+0x56>
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	2b02      	cmp	r3, #2
 800926a:	d00a      	beq.n	8009282 <HAL_RCC_ClockConfig+0x56>
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	2b03      	cmp	r3, #3
 8009270:	d007      	beq.n	8009282 <HAL_RCC_ClockConfig+0x56>
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	2b04      	cmp	r3, #4
 8009276:	d004      	beq.n	8009282 <HAL_RCC_ClockConfig+0x56>
 8009278:	f240 415a 	movw	r1, #1114	@ 0x45a
 800927c:	4878      	ldr	r0, [pc, #480]	@ (8009460 <HAL_RCC_ClockConfig+0x234>)
 800927e:	f7fc ffaf 	bl	80061e0 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009282:	4b78      	ldr	r3, [pc, #480]	@ (8009464 <HAL_RCC_ClockConfig+0x238>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f003 0307 	and.w	r3, r3, #7
 800928a:	683a      	ldr	r2, [r7, #0]
 800928c:	429a      	cmp	r2, r3
 800928e:	d910      	bls.n	80092b2 <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009290:	4b74      	ldr	r3, [pc, #464]	@ (8009464 <HAL_RCC_ClockConfig+0x238>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f023 0207 	bic.w	r2, r3, #7
 8009298:	4972      	ldr	r1, [pc, #456]	@ (8009464 <HAL_RCC_ClockConfig+0x238>)
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	4313      	orrs	r3, r2
 800929e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80092a0:	4b70      	ldr	r3, [pc, #448]	@ (8009464 <HAL_RCC_ClockConfig+0x238>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f003 0307 	and.w	r3, r3, #7
 80092a8:	683a      	ldr	r2, [r7, #0]
 80092aa:	429a      	cmp	r2, r3
 80092ac:	d001      	beq.n	80092b2 <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 80092ae:	2301      	movs	r3, #1
 80092b0:	e14d      	b.n	800954e <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f003 0302 	and.w	r3, r3, #2
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d039      	beq.n	8009332 <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d024      	beq.n	8009310 <HAL_RCC_ClockConfig+0xe4>
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	2b80      	cmp	r3, #128	@ 0x80
 80092cc:	d020      	beq.n	8009310 <HAL_RCC_ClockConfig+0xe4>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	2b90      	cmp	r3, #144	@ 0x90
 80092d4:	d01c      	beq.n	8009310 <HAL_RCC_ClockConfig+0xe4>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	689b      	ldr	r3, [r3, #8]
 80092da:	2ba0      	cmp	r3, #160	@ 0xa0
 80092dc:	d018      	beq.n	8009310 <HAL_RCC_ClockConfig+0xe4>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	2bb0      	cmp	r3, #176	@ 0xb0
 80092e4:	d014      	beq.n	8009310 <HAL_RCC_ClockConfig+0xe4>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80092ec:	d010      	beq.n	8009310 <HAL_RCC_ClockConfig+0xe4>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	689b      	ldr	r3, [r3, #8]
 80092f2:	2bd0      	cmp	r3, #208	@ 0xd0
 80092f4:	d00c      	beq.n	8009310 <HAL_RCC_ClockConfig+0xe4>
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	689b      	ldr	r3, [r3, #8]
 80092fa:	2be0      	cmp	r3, #224	@ 0xe0
 80092fc:	d008      	beq.n	8009310 <HAL_RCC_ClockConfig+0xe4>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	689b      	ldr	r3, [r3, #8]
 8009302:	2bf0      	cmp	r3, #240	@ 0xf0
 8009304:	d004      	beq.n	8009310 <HAL_RCC_ClockConfig+0xe4>
 8009306:	f240 4172 	movw	r1, #1138	@ 0x472
 800930a:	4855      	ldr	r0, [pc, #340]	@ (8009460 <HAL_RCC_ClockConfig+0x234>)
 800930c:	f7fc ff68 	bl	80061e0 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	689a      	ldr	r2, [r3, #8]
 8009314:	4b54      	ldr	r3, [pc, #336]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800931c:	429a      	cmp	r2, r3
 800931e:	d908      	bls.n	8009332 <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009320:	4b51      	ldr	r3, [pc, #324]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 8009322:	689b      	ldr	r3, [r3, #8]
 8009324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	689b      	ldr	r3, [r3, #8]
 800932c:	494e      	ldr	r1, [pc, #312]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 800932e:	4313      	orrs	r3, r2
 8009330:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f003 0301 	and.w	r3, r3, #1
 800933a:	2b00      	cmp	r3, #0
 800933c:	d061      	beq.n	8009402 <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d010      	beq.n	8009368 <HAL_RCC_ClockConfig+0x13c>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	2b01      	cmp	r3, #1
 800934c:	d00c      	beq.n	8009368 <HAL_RCC_ClockConfig+0x13c>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	685b      	ldr	r3, [r3, #4]
 8009352:	2b02      	cmp	r3, #2
 8009354:	d008      	beq.n	8009368 <HAL_RCC_ClockConfig+0x13c>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	2b03      	cmp	r3, #3
 800935c:	d004      	beq.n	8009368 <HAL_RCC_ClockConfig+0x13c>
 800935e:	f240 417d 	movw	r1, #1149	@ 0x47d
 8009362:	483f      	ldr	r0, [pc, #252]	@ (8009460 <HAL_RCC_ClockConfig+0x234>)
 8009364:	f7fc ff3c 	bl	80061e0 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	2b03      	cmp	r3, #3
 800936e:	d107      	bne.n	8009380 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009370:	4b3d      	ldr	r3, [pc, #244]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009378:	2b00      	cmp	r3, #0
 800937a:	d121      	bne.n	80093c0 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	e0e6      	b.n	800954e <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	2b02      	cmp	r3, #2
 8009386:	d107      	bne.n	8009398 <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009388:	4b37      	ldr	r3, [pc, #220]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009390:	2b00      	cmp	r3, #0
 8009392:	d115      	bne.n	80093c0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8009394:	2301      	movs	r3, #1
 8009396:	e0da      	b.n	800954e <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	685b      	ldr	r3, [r3, #4]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d107      	bne.n	80093b0 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80093a0:	4b31      	ldr	r3, [pc, #196]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f003 0302 	and.w	r3, r3, #2
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d109      	bne.n	80093c0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 80093ac:	2301      	movs	r3, #1
 80093ae:	e0ce      	b.n	800954e <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80093b0:	4b2d      	ldr	r3, [pc, #180]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d101      	bne.n	80093c0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 80093bc:	2301      	movs	r3, #1
 80093be:	e0c6      	b.n	800954e <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80093c0:	4b29      	ldr	r3, [pc, #164]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	f023 0203 	bic.w	r2, r3, #3
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	4926      	ldr	r1, [pc, #152]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 80093ce:	4313      	orrs	r3, r2
 80093d0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093d2:	f7fd fd2f 	bl	8006e34 <HAL_GetTick>
 80093d6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80093d8:	e00a      	b.n	80093f0 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80093da:	f7fd fd2b 	bl	8006e34 <HAL_GetTick>
 80093de:	4602      	mov	r2, r0
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	1ad3      	subs	r3, r2, r3
 80093e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d901      	bls.n	80093f0 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 80093ec:	2303      	movs	r3, #3
 80093ee:	e0ae      	b.n	800954e <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80093f0:	4b1d      	ldr	r3, [pc, #116]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 80093f2:	689b      	ldr	r3, [r3, #8]
 80093f4:	f003 020c 	and.w	r2, r3, #12
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	009b      	lsls	r3, r3, #2
 80093fe:	429a      	cmp	r2, r3
 8009400:	d1eb      	bne.n	80093da <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f003 0302 	and.w	r3, r3, #2
 800940a:	2b00      	cmp	r3, #0
 800940c:	d010      	beq.n	8009430 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	689a      	ldr	r2, [r3, #8]
 8009412:	4b15      	ldr	r3, [pc, #84]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 8009414:	689b      	ldr	r3, [r3, #8]
 8009416:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800941a:	429a      	cmp	r2, r3
 800941c:	d208      	bcs.n	8009430 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800941e:	4b12      	ldr	r3, [pc, #72]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 8009420:	689b      	ldr	r3, [r3, #8]
 8009422:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	689b      	ldr	r3, [r3, #8]
 800942a:	490f      	ldr	r1, [pc, #60]	@ (8009468 <HAL_RCC_ClockConfig+0x23c>)
 800942c:	4313      	orrs	r3, r2
 800942e:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009430:	4b0c      	ldr	r3, [pc, #48]	@ (8009464 <HAL_RCC_ClockConfig+0x238>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f003 0307 	and.w	r3, r3, #7
 8009438:	683a      	ldr	r2, [r7, #0]
 800943a:	429a      	cmp	r2, r3
 800943c:	d216      	bcs.n	800946c <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800943e:	4b09      	ldr	r3, [pc, #36]	@ (8009464 <HAL_RCC_ClockConfig+0x238>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f023 0207 	bic.w	r2, r3, #7
 8009446:	4907      	ldr	r1, [pc, #28]	@ (8009464 <HAL_RCC_ClockConfig+0x238>)
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	4313      	orrs	r3, r2
 800944c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800944e:	4b05      	ldr	r3, [pc, #20]	@ (8009464 <HAL_RCC_ClockConfig+0x238>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f003 0307 	and.w	r3, r3, #7
 8009456:	683a      	ldr	r2, [r7, #0]
 8009458:	429a      	cmp	r2, r3
 800945a:	d007      	beq.n	800946c <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 800945c:	2301      	movs	r3, #1
 800945e:	e076      	b.n	800954e <HAL_RCC_ClockConfig+0x322>
 8009460:	08010f38 	.word	0x08010f38
 8009464:	40022000 	.word	0x40022000
 8009468:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f003 0304 	and.w	r3, r3, #4
 8009474:	2b00      	cmp	r3, #0
 8009476:	d025      	beq.n	80094c4 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	68db      	ldr	r3, [r3, #12]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d018      	beq.n	80094b2 <HAL_RCC_ClockConfig+0x286>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009488:	d013      	beq.n	80094b2 <HAL_RCC_ClockConfig+0x286>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	68db      	ldr	r3, [r3, #12]
 800948e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009492:	d00e      	beq.n	80094b2 <HAL_RCC_ClockConfig+0x286>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	68db      	ldr	r3, [r3, #12]
 8009498:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800949c:	d009      	beq.n	80094b2 <HAL_RCC_ClockConfig+0x286>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	68db      	ldr	r3, [r3, #12]
 80094a2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80094a6:	d004      	beq.n	80094b2 <HAL_RCC_ClockConfig+0x286>
 80094a8:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 80094ac:	482a      	ldr	r0, [pc, #168]	@ (8009558 <HAL_RCC_ClockConfig+0x32c>)
 80094ae:	f7fc fe97 	bl	80061e0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80094b2:	4b2a      	ldr	r3, [pc, #168]	@ (800955c <HAL_RCC_ClockConfig+0x330>)
 80094b4:	689b      	ldr	r3, [r3, #8]
 80094b6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	68db      	ldr	r3, [r3, #12]
 80094be:	4927      	ldr	r1, [pc, #156]	@ (800955c <HAL_RCC_ClockConfig+0x330>)
 80094c0:	4313      	orrs	r3, r2
 80094c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f003 0308 	and.w	r3, r3, #8
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d026      	beq.n	800951e <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	691b      	ldr	r3, [r3, #16]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d018      	beq.n	800950a <HAL_RCC_ClockConfig+0x2de>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	691b      	ldr	r3, [r3, #16]
 80094dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094e0:	d013      	beq.n	800950a <HAL_RCC_ClockConfig+0x2de>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	691b      	ldr	r3, [r3, #16]
 80094e6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80094ea:	d00e      	beq.n	800950a <HAL_RCC_ClockConfig+0x2de>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	691b      	ldr	r3, [r3, #16]
 80094f0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80094f4:	d009      	beq.n	800950a <HAL_RCC_ClockConfig+0x2de>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	691b      	ldr	r3, [r3, #16]
 80094fa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80094fe:	d004      	beq.n	800950a <HAL_RCC_ClockConfig+0x2de>
 8009500:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 8009504:	4814      	ldr	r0, [pc, #80]	@ (8009558 <HAL_RCC_ClockConfig+0x32c>)
 8009506:	f7fc fe6b 	bl	80061e0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800950a:	4b14      	ldr	r3, [pc, #80]	@ (800955c <HAL_RCC_ClockConfig+0x330>)
 800950c:	689b      	ldr	r3, [r3, #8]
 800950e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	691b      	ldr	r3, [r3, #16]
 8009516:	00db      	lsls	r3, r3, #3
 8009518:	4910      	ldr	r1, [pc, #64]	@ (800955c <HAL_RCC_ClockConfig+0x330>)
 800951a:	4313      	orrs	r3, r2
 800951c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800951e:	f000 f825 	bl	800956c <HAL_RCC_GetSysClockFreq>
 8009522:	4602      	mov	r2, r0
 8009524:	4b0d      	ldr	r3, [pc, #52]	@ (800955c <HAL_RCC_ClockConfig+0x330>)
 8009526:	689b      	ldr	r3, [r3, #8]
 8009528:	091b      	lsrs	r3, r3, #4
 800952a:	f003 030f 	and.w	r3, r3, #15
 800952e:	490c      	ldr	r1, [pc, #48]	@ (8009560 <HAL_RCC_ClockConfig+0x334>)
 8009530:	5ccb      	ldrb	r3, [r1, r3]
 8009532:	f003 031f 	and.w	r3, r3, #31
 8009536:	fa22 f303 	lsr.w	r3, r2, r3
 800953a:	4a0a      	ldr	r2, [pc, #40]	@ (8009564 <HAL_RCC_ClockConfig+0x338>)
 800953c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800953e:	4b0a      	ldr	r3, [pc, #40]	@ (8009568 <HAL_RCC_ClockConfig+0x33c>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4618      	mov	r0, r3
 8009544:	f7fd fc26 	bl	8006d94 <HAL_InitTick>
 8009548:	4603      	mov	r3, r0
 800954a:	72fb      	strb	r3, [r7, #11]

  return status;
 800954c:	7afb      	ldrb	r3, [r7, #11]
}
 800954e:	4618      	mov	r0, r3
 8009550:	3710      	adds	r7, #16
 8009552:	46bd      	mov	sp, r7
 8009554:	bd80      	pop	{r7, pc}
 8009556:	bf00      	nop
 8009558:	08010f38 	.word	0x08010f38
 800955c:	40021000 	.word	0x40021000
 8009560:	08011114 	.word	0x08011114
 8009564:	20000014 	.word	0x20000014
 8009568:	20000018 	.word	0x20000018

0800956c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800956c:	b480      	push	{r7}
 800956e:	b089      	sub	sp, #36	@ 0x24
 8009570:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8009572:	2300      	movs	r3, #0
 8009574:	61fb      	str	r3, [r7, #28]
 8009576:	2300      	movs	r3, #0
 8009578:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800957a:	4b3e      	ldr	r3, [pc, #248]	@ (8009674 <HAL_RCC_GetSysClockFreq+0x108>)
 800957c:	689b      	ldr	r3, [r3, #8]
 800957e:	f003 030c 	and.w	r3, r3, #12
 8009582:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009584:	4b3b      	ldr	r3, [pc, #236]	@ (8009674 <HAL_RCC_GetSysClockFreq+0x108>)
 8009586:	68db      	ldr	r3, [r3, #12]
 8009588:	f003 0303 	and.w	r3, r3, #3
 800958c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d005      	beq.n	80095a0 <HAL_RCC_GetSysClockFreq+0x34>
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	2b0c      	cmp	r3, #12
 8009598:	d121      	bne.n	80095de <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	2b01      	cmp	r3, #1
 800959e:	d11e      	bne.n	80095de <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80095a0:	4b34      	ldr	r3, [pc, #208]	@ (8009674 <HAL_RCC_GetSysClockFreq+0x108>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f003 0308 	and.w	r3, r3, #8
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d107      	bne.n	80095bc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80095ac:	4b31      	ldr	r3, [pc, #196]	@ (8009674 <HAL_RCC_GetSysClockFreq+0x108>)
 80095ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80095b2:	0a1b      	lsrs	r3, r3, #8
 80095b4:	f003 030f 	and.w	r3, r3, #15
 80095b8:	61fb      	str	r3, [r7, #28]
 80095ba:	e005      	b.n	80095c8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80095bc:	4b2d      	ldr	r3, [pc, #180]	@ (8009674 <HAL_RCC_GetSysClockFreq+0x108>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	091b      	lsrs	r3, r3, #4
 80095c2:	f003 030f 	and.w	r3, r3, #15
 80095c6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80095c8:	4a2b      	ldr	r2, [pc, #172]	@ (8009678 <HAL_RCC_GetSysClockFreq+0x10c>)
 80095ca:	69fb      	ldr	r3, [r7, #28]
 80095cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80095d0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d10d      	bne.n	80095f4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80095d8:	69fb      	ldr	r3, [r7, #28]
 80095da:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80095dc:	e00a      	b.n	80095f4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	2b04      	cmp	r3, #4
 80095e2:	d102      	bne.n	80095ea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80095e4:	4b25      	ldr	r3, [pc, #148]	@ (800967c <HAL_RCC_GetSysClockFreq+0x110>)
 80095e6:	61bb      	str	r3, [r7, #24]
 80095e8:	e004      	b.n	80095f4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	2b08      	cmp	r3, #8
 80095ee:	d101      	bne.n	80095f4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80095f0:	4b23      	ldr	r3, [pc, #140]	@ (8009680 <HAL_RCC_GetSysClockFreq+0x114>)
 80095f2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	2b0c      	cmp	r3, #12
 80095f8:	d134      	bne.n	8009664 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80095fa:	4b1e      	ldr	r3, [pc, #120]	@ (8009674 <HAL_RCC_GetSysClockFreq+0x108>)
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	f003 0303 	and.w	r3, r3, #3
 8009602:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	2b02      	cmp	r3, #2
 8009608:	d003      	beq.n	8009612 <HAL_RCC_GetSysClockFreq+0xa6>
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	2b03      	cmp	r3, #3
 800960e:	d003      	beq.n	8009618 <HAL_RCC_GetSysClockFreq+0xac>
 8009610:	e005      	b.n	800961e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009612:	4b1a      	ldr	r3, [pc, #104]	@ (800967c <HAL_RCC_GetSysClockFreq+0x110>)
 8009614:	617b      	str	r3, [r7, #20]
      break;
 8009616:	e005      	b.n	8009624 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009618:	4b19      	ldr	r3, [pc, #100]	@ (8009680 <HAL_RCC_GetSysClockFreq+0x114>)
 800961a:	617b      	str	r3, [r7, #20]
      break;
 800961c:	e002      	b.n	8009624 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800961e:	69fb      	ldr	r3, [r7, #28]
 8009620:	617b      	str	r3, [r7, #20]
      break;
 8009622:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009624:	4b13      	ldr	r3, [pc, #76]	@ (8009674 <HAL_RCC_GetSysClockFreq+0x108>)
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	091b      	lsrs	r3, r3, #4
 800962a:	f003 0307 	and.w	r3, r3, #7
 800962e:	3301      	adds	r3, #1
 8009630:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009632:	4b10      	ldr	r3, [pc, #64]	@ (8009674 <HAL_RCC_GetSysClockFreq+0x108>)
 8009634:	68db      	ldr	r3, [r3, #12]
 8009636:	0a1b      	lsrs	r3, r3, #8
 8009638:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800963c:	697a      	ldr	r2, [r7, #20]
 800963e:	fb03 f202 	mul.w	r2, r3, r2
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	fbb2 f3f3 	udiv	r3, r2, r3
 8009648:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800964a:	4b0a      	ldr	r3, [pc, #40]	@ (8009674 <HAL_RCC_GetSysClockFreq+0x108>)
 800964c:	68db      	ldr	r3, [r3, #12]
 800964e:	0e5b      	lsrs	r3, r3, #25
 8009650:	f003 0303 	and.w	r3, r3, #3
 8009654:	3301      	adds	r3, #1
 8009656:	005b      	lsls	r3, r3, #1
 8009658:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800965a:	697a      	ldr	r2, [r7, #20]
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009662:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009664:	69bb      	ldr	r3, [r7, #24]
}
 8009666:	4618      	mov	r0, r3
 8009668:	3724      	adds	r7, #36	@ 0x24
 800966a:	46bd      	mov	sp, r7
 800966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	40021000 	.word	0x40021000
 8009678:	0801112c 	.word	0x0801112c
 800967c:	00f42400 	.word	0x00f42400
 8009680:	007a1200 	.word	0x007a1200

08009684 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009684:	b480      	push	{r7}
 8009686:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009688:	4b03      	ldr	r3, [pc, #12]	@ (8009698 <HAL_RCC_GetHCLKFreq+0x14>)
 800968a:	681b      	ldr	r3, [r3, #0]
}
 800968c:	4618      	mov	r0, r3
 800968e:	46bd      	mov	sp, r7
 8009690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009694:	4770      	bx	lr
 8009696:	bf00      	nop
 8009698:	20000014 	.word	0x20000014

0800969c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80096a0:	f7ff fff0 	bl	8009684 <HAL_RCC_GetHCLKFreq>
 80096a4:	4602      	mov	r2, r0
 80096a6:	4b06      	ldr	r3, [pc, #24]	@ (80096c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	0a1b      	lsrs	r3, r3, #8
 80096ac:	f003 0307 	and.w	r3, r3, #7
 80096b0:	4904      	ldr	r1, [pc, #16]	@ (80096c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80096b2:	5ccb      	ldrb	r3, [r1, r3]
 80096b4:	f003 031f 	and.w	r3, r3, #31
 80096b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80096bc:	4618      	mov	r0, r3
 80096be:	bd80      	pop	{r7, pc}
 80096c0:	40021000 	.word	0x40021000
 80096c4:	08011124 	.word	0x08011124

080096c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80096cc:	f7ff ffda 	bl	8009684 <HAL_RCC_GetHCLKFreq>
 80096d0:	4602      	mov	r2, r0
 80096d2:	4b06      	ldr	r3, [pc, #24]	@ (80096ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	0adb      	lsrs	r3, r3, #11
 80096d8:	f003 0307 	and.w	r3, r3, #7
 80096dc:	4904      	ldr	r1, [pc, #16]	@ (80096f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80096de:	5ccb      	ldrb	r3, [r1, r3]
 80096e0:	f003 031f 	and.w	r3, r3, #31
 80096e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	bd80      	pop	{r7, pc}
 80096ec:	40021000 	.word	0x40021000
 80096f0:	08011124 	.word	0x08011124

080096f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b086      	sub	sp, #24
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80096fc:	2300      	movs	r3, #0
 80096fe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009700:	4b2a      	ldr	r3, [pc, #168]	@ (80097ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009704:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009708:	2b00      	cmp	r3, #0
 800970a:	d003      	beq.n	8009714 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800970c:	f7ff f81c 	bl	8008748 <HAL_PWREx_GetVoltageRange>
 8009710:	6178      	str	r0, [r7, #20]
 8009712:	e014      	b.n	800973e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009714:	4b25      	ldr	r3, [pc, #148]	@ (80097ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009718:	4a24      	ldr	r2, [pc, #144]	@ (80097ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800971a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800971e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009720:	4b22      	ldr	r3, [pc, #136]	@ (80097ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009724:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009728:	60fb      	str	r3, [r7, #12]
 800972a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800972c:	f7ff f80c 	bl	8008748 <HAL_PWREx_GetVoltageRange>
 8009730:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009732:	4b1e      	ldr	r3, [pc, #120]	@ (80097ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009736:	4a1d      	ldr	r2, [pc, #116]	@ (80097ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009738:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800973c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009744:	d10b      	bne.n	800975e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2b80      	cmp	r3, #128	@ 0x80
 800974a:	d919      	bls.n	8009780 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2ba0      	cmp	r3, #160	@ 0xa0
 8009750:	d902      	bls.n	8009758 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009752:	2302      	movs	r3, #2
 8009754:	613b      	str	r3, [r7, #16]
 8009756:	e013      	b.n	8009780 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009758:	2301      	movs	r3, #1
 800975a:	613b      	str	r3, [r7, #16]
 800975c:	e010      	b.n	8009780 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2b80      	cmp	r3, #128	@ 0x80
 8009762:	d902      	bls.n	800976a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8009764:	2303      	movs	r3, #3
 8009766:	613b      	str	r3, [r7, #16]
 8009768:	e00a      	b.n	8009780 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2b80      	cmp	r3, #128	@ 0x80
 800976e:	d102      	bne.n	8009776 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009770:	2302      	movs	r3, #2
 8009772:	613b      	str	r3, [r7, #16]
 8009774:	e004      	b.n	8009780 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2b70      	cmp	r3, #112	@ 0x70
 800977a:	d101      	bne.n	8009780 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800977c:	2301      	movs	r3, #1
 800977e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009780:	4b0b      	ldr	r3, [pc, #44]	@ (80097b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f023 0207 	bic.w	r2, r3, #7
 8009788:	4909      	ldr	r1, [pc, #36]	@ (80097b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	4313      	orrs	r3, r2
 800978e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009790:	4b07      	ldr	r3, [pc, #28]	@ (80097b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f003 0307 	and.w	r3, r3, #7
 8009798:	693a      	ldr	r2, [r7, #16]
 800979a:	429a      	cmp	r2, r3
 800979c:	d001      	beq.n	80097a2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800979e:	2301      	movs	r3, #1
 80097a0:	e000      	b.n	80097a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80097a2:	2300      	movs	r3, #0
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3718      	adds	r7, #24
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}
 80097ac:	40021000 	.word	0x40021000
 80097b0:	40022000 	.word	0x40022000

080097b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b086      	sub	sp, #24
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80097bc:	2300      	movs	r3, #0
 80097be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80097c0:	2300      	movs	r3, #0
 80097c2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d004      	beq.n	80097da <HAL_RCCEx_PeriphCLKConfig+0x26>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097d8:	d303      	bcc.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
 80097da:	21c9      	movs	r1, #201	@ 0xc9
 80097dc:	4889      	ldr	r0, [pc, #548]	@ (8009a04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80097de:	f7fc fcff 	bl	80061e0 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d058      	beq.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d012      	beq.n	800981c <HAL_RCCEx_PeriphCLKConfig+0x68>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80097fe:	d00d      	beq.n	800981c <HAL_RCCEx_PeriphCLKConfig+0x68>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009804:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009808:	d008      	beq.n	800981c <HAL_RCCEx_PeriphCLKConfig+0x68>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800980e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009812:	d003      	beq.n	800981c <HAL_RCCEx_PeriphCLKConfig+0x68>
 8009814:	21d1      	movs	r1, #209	@ 0xd1
 8009816:	487b      	ldr	r0, [pc, #492]	@ (8009a04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8009818:	f7fc fce2 	bl	80061e0 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009820:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009824:	d02a      	beq.n	800987c <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8009826:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800982a:	d824      	bhi.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800982c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009830:	d008      	beq.n	8009844 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009832:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009836:	d81e      	bhi.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8009838:	2b00      	cmp	r3, #0
 800983a:	d00a      	beq.n	8009852 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800983c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009840:	d010      	beq.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8009842:	e018      	b.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009844:	4b70      	ldr	r3, [pc, #448]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009846:	68db      	ldr	r3, [r3, #12]
 8009848:	4a6f      	ldr	r2, [pc, #444]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800984a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800984e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009850:	e015      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	3304      	adds	r3, #4
 8009856:	2100      	movs	r1, #0
 8009858:	4618      	mov	r0, r3
 800985a:	f000 fc69 	bl	800a130 <RCCEx_PLLSAI1_Config>
 800985e:	4603      	mov	r3, r0
 8009860:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009862:	e00c      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	3320      	adds	r3, #32
 8009868:	2100      	movs	r1, #0
 800986a:	4618      	mov	r0, r3
 800986c:	f000 fde0 	bl	800a430 <RCCEx_PLLSAI2_Config>
 8009870:	4603      	mov	r3, r0
 8009872:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009874:	e003      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009876:	2301      	movs	r3, #1
 8009878:	74fb      	strb	r3, [r7, #19]
      break;
 800987a:	e000      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 800987c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800987e:	7cfb      	ldrb	r3, [r7, #19]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d10b      	bne.n	800989c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009884:	4b60      	ldr	r3, [pc, #384]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800988a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009892:	495d      	ldr	r1, [pc, #372]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009894:	4313      	orrs	r3, r2
 8009896:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800989a:	e001      	b.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800989c:	7cfb      	ldrb	r3, [r7, #19]
 800989e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d059      	beq.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d013      	beq.n	80098dc <HAL_RCCEx_PeriphCLKConfig+0x128>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80098b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80098bc:	d00e      	beq.n	80098dc <HAL_RCCEx_PeriphCLKConfig+0x128>
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80098c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80098c6:	d009      	beq.n	80098dc <HAL_RCCEx_PeriphCLKConfig+0x128>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80098cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80098d0:	d004      	beq.n	80098dc <HAL_RCCEx_PeriphCLKConfig+0x128>
 80098d2:	f240 110f 	movw	r1, #271	@ 0x10f
 80098d6:	484b      	ldr	r0, [pc, #300]	@ (8009a04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80098d8:	f7fc fc82 	bl	80061e0 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80098e0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80098e4:	d02a      	beq.n	800993c <HAL_RCCEx_PeriphCLKConfig+0x188>
 80098e6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80098ea:	d824      	bhi.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0x182>
 80098ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80098f0:	d008      	beq.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0x150>
 80098f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80098f6:	d81e      	bhi.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0x182>
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d00a      	beq.n	8009912 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80098fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009900:	d010      	beq.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x170>
 8009902:	e018      	b.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009904:	4b40      	ldr	r3, [pc, #256]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009906:	68db      	ldr	r3, [r3, #12]
 8009908:	4a3f      	ldr	r2, [pc, #252]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800990a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800990e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009910:	e015      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	3304      	adds	r3, #4
 8009916:	2100      	movs	r1, #0
 8009918:	4618      	mov	r0, r3
 800991a:	f000 fc09 	bl	800a130 <RCCEx_PLLSAI1_Config>
 800991e:	4603      	mov	r3, r0
 8009920:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009922:	e00c      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	3320      	adds	r3, #32
 8009928:	2100      	movs	r1, #0
 800992a:	4618      	mov	r0, r3
 800992c:	f000 fd80 	bl	800a430 <RCCEx_PLLSAI2_Config>
 8009930:	4603      	mov	r3, r0
 8009932:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009934:	e003      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009936:	2301      	movs	r3, #1
 8009938:	74fb      	strb	r3, [r7, #19]
      break;
 800993a:	e000      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 800993c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800993e:	7cfb      	ldrb	r3, [r7, #19]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d10b      	bne.n	800995c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009944:	4b30      	ldr	r3, [pc, #192]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800994a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009952:	492d      	ldr	r1, [pc, #180]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009954:	4313      	orrs	r3, r2
 8009956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800995a:	e001      	b.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800995c:	7cfb      	ldrb	r3, [r7, #19]
 800995e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009968:	2b00      	cmp	r3, #0
 800996a:	f000 80c2 	beq.w	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800996e:	2300      	movs	r3, #0
 8009970:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009978:	2b00      	cmp	r3, #0
 800997a:	d016      	beq.n	80099aa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009982:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009986:	d010      	beq.n	80099aa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800998e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009992:	d00a      	beq.n	80099aa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800999a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800999e:	d004      	beq.n	80099aa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80099a0:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 80099a4:	4817      	ldr	r0, [pc, #92]	@ (8009a04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80099a6:	f7fc fc1b 	bl	80061e0 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80099aa:	4b17      	ldr	r3, [pc, #92]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80099ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d101      	bne.n	80099ba <HAL_RCCEx_PeriphCLKConfig+0x206>
 80099b6:	2301      	movs	r3, #1
 80099b8:	e000      	b.n	80099bc <HAL_RCCEx_PeriphCLKConfig+0x208>
 80099ba:	2300      	movs	r3, #0
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d00d      	beq.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80099c0:	4b11      	ldr	r3, [pc, #68]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80099c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099c4:	4a10      	ldr	r2, [pc, #64]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80099c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80099ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80099cc:	4b0e      	ldr	r3, [pc, #56]	@ (8009a08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80099ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80099d4:	60bb      	str	r3, [r7, #8]
 80099d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80099d8:	2301      	movs	r3, #1
 80099da:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80099dc:	4b0b      	ldr	r3, [pc, #44]	@ (8009a0c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4a0a      	ldr	r2, [pc, #40]	@ (8009a0c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80099e8:	f7fd fa24 	bl	8006e34 <HAL_GetTick>
 80099ec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80099ee:	e00f      	b.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80099f0:	f7fd fa20 	bl	8006e34 <HAL_GetTick>
 80099f4:	4602      	mov	r2, r0
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	1ad3      	subs	r3, r2, r3
 80099fa:	2b02      	cmp	r3, #2
 80099fc:	d908      	bls.n	8009a10 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 80099fe:	2303      	movs	r3, #3
 8009a00:	74fb      	strb	r3, [r7, #19]
        break;
 8009a02:	e00b      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x268>
 8009a04:	08010f70 	.word	0x08010f70
 8009a08:	40021000 	.word	0x40021000
 8009a0c:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009a10:	4b30      	ldr	r3, [pc, #192]	@ (8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d0e9      	beq.n	80099f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 8009a1c:	7cfb      	ldrb	r3, [r7, #19]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d15c      	bne.n	8009adc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009a22:	4b2d      	ldr	r3, [pc, #180]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a2c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d01f      	beq.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a3a:	697a      	ldr	r2, [r7, #20]
 8009a3c:	429a      	cmp	r2, r3
 8009a3e:	d019      	beq.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009a40:	4b25      	ldr	r3, [pc, #148]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009a4c:	4b22      	ldr	r3, [pc, #136]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a52:	4a21      	ldr	r2, [pc, #132]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a62:	4a1d      	ldr	r2, [pc, #116]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009a64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009a6c:	4a1a      	ldr	r2, [pc, #104]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	f003 0301 	and.w	r3, r3, #1
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d016      	beq.n	8009aac <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a7e:	f7fd f9d9 	bl	8006e34 <HAL_GetTick>
 8009a82:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a84:	e00b      	b.n	8009a9e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a86:	f7fd f9d5 	bl	8006e34 <HAL_GetTick>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	1ad3      	subs	r3, r2, r3
 8009a90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d902      	bls.n	8009a9e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 8009a98:	2303      	movs	r3, #3
 8009a9a:	74fb      	strb	r3, [r7, #19]
            break;
 8009a9c:	e006      	b.n	8009aac <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009aa4:	f003 0302 	and.w	r3, r3, #2
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d0ec      	beq.n	8009a86 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 8009aac:	7cfb      	ldrb	r3, [r7, #19]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d10c      	bne.n	8009acc <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009ab2:	4b09      	ldr	r3, [pc, #36]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ab8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ac2:	4905      	ldr	r1, [pc, #20]	@ (8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009aca:	e009      	b.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009acc:	7cfb      	ldrb	r3, [r7, #19]
 8009ace:	74bb      	strb	r3, [r7, #18]
 8009ad0:	e006      	b.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 8009ad2:	bf00      	nop
 8009ad4:	40007000 	.word	0x40007000
 8009ad8:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009adc:	7cfb      	ldrb	r3, [r7, #19]
 8009ade:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009ae0:	7c7b      	ldrb	r3, [r7, #17]
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d105      	bne.n	8009af2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009ae6:	4b8d      	ldr	r3, [pc, #564]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009aea:	4a8c      	ldr	r2, [pc, #560]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009aec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009af0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f003 0301 	and.w	r3, r3, #1
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d01f      	beq.n	8009b3e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d010      	beq.n	8009b28 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b0a:	2b01      	cmp	r3, #1
 8009b0c:	d00c      	beq.n	8009b28 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b12:	2b03      	cmp	r3, #3
 8009b14:	d008      	beq.n	8009b28 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b1a:	2b02      	cmp	r3, #2
 8009b1c:	d004      	beq.n	8009b28 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8009b1e:	f240 1199 	movw	r1, #409	@ 0x199
 8009b22:	487f      	ldr	r0, [pc, #508]	@ (8009d20 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8009b24:	f7fc fb5c 	bl	80061e0 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009b28:	4b7c      	ldr	r3, [pc, #496]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b2e:	f023 0203 	bic.w	r2, r3, #3
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b36:	4979      	ldr	r1, [pc, #484]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f003 0302 	and.w	r3, r3, #2
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d01f      	beq.n	8009b8a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d010      	beq.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b56:	2b04      	cmp	r3, #4
 8009b58:	d00c      	beq.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b5e:	2b0c      	cmp	r3, #12
 8009b60:	d008      	beq.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b66:	2b08      	cmp	r3, #8
 8009b68:	d004      	beq.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8009b6a:	f240 11a3 	movw	r1, #419	@ 0x1a3
 8009b6e:	486c      	ldr	r0, [pc, #432]	@ (8009d20 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8009b70:	f7fc fb36 	bl	80061e0 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009b74:	4b69      	ldr	r3, [pc, #420]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b7a:	f023 020c 	bic.w	r2, r3, #12
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b82:	4966      	ldr	r1, [pc, #408]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009b84:	4313      	orrs	r3, r2
 8009b86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f003 0304 	and.w	r3, r3, #4
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d01f      	beq.n	8009bd6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d010      	beq.n	8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ba2:	2b10      	cmp	r3, #16
 8009ba4:	d00c      	beq.n	8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009baa:	2b30      	cmp	r3, #48	@ 0x30
 8009bac:	d008      	beq.n	8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bb2:	2b20      	cmp	r3, #32
 8009bb4:	d004      	beq.n	8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8009bb6:	f240 11af 	movw	r1, #431	@ 0x1af
 8009bba:	4859      	ldr	r0, [pc, #356]	@ (8009d20 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8009bbc:	f7fc fb10 	bl	80061e0 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009bc0:	4b56      	ldr	r3, [pc, #344]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bc6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bce:	4953      	ldr	r1, [pc, #332]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	f003 0308 	and.w	r3, r3, #8
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d01f      	beq.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d010      	beq.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x458>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bee:	2b40      	cmp	r3, #64	@ 0x40
 8009bf0:	d00c      	beq.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x458>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bf6:	2bc0      	cmp	r3, #192	@ 0xc0
 8009bf8:	d008      	beq.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x458>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bfe:	2b80      	cmp	r3, #128	@ 0x80
 8009c00:	d004      	beq.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0x458>
 8009c02:	f240 11bd 	movw	r1, #445	@ 0x1bd
 8009c06:	4846      	ldr	r0, [pc, #280]	@ (8009d20 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8009c08:	f7fc faea 	bl	80061e0 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009c0c:	4b43      	ldr	r3, [pc, #268]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c12:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c1a:	4940      	ldr	r1, [pc, #256]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f003 0310 	and.w	r3, r3, #16
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d022      	beq.n	8009c74 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d013      	beq.n	8009c5e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c3e:	d00e      	beq.n	8009c5e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c48:	d009      	beq.n	8009c5e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c52:	d004      	beq.n	8009c5e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8009c54:	f240 11cb 	movw	r1, #459	@ 0x1cb
 8009c58:	4831      	ldr	r0, [pc, #196]	@ (8009d20 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8009c5a:	f7fc fac1 	bl	80061e0 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009c5e:	4b2f      	ldr	r3, [pc, #188]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c6c:	492b      	ldr	r1, [pc, #172]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f003 0320 	and.w	r3, r3, #32
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d022      	beq.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d013      	beq.n	8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c90:	d00e      	beq.n	8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c96:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c9a:	d009      	beq.n	8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ca0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ca4:	d004      	beq.n	8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8009ca6:	f240 11d7 	movw	r1, #471	@ 0x1d7
 8009caa:	481d      	ldr	r0, [pc, #116]	@ (8009d20 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8009cac:	f7fc fa98 	bl	80061e0 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cb6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009cbe:	4917      	ldr	r1, [pc, #92]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009cc0:	4313      	orrs	r3, r2
 8009cc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d028      	beq.n	8009d24 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d013      	beq.n	8009d02 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cde:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009ce2:	d00e      	beq.n	8009d02 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009ce8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009cec:	d009      	beq.n	8009d02 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cf2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009cf6:	d004      	beq.n	8009d02 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8009cf8:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8009cfc:	4808      	ldr	r0, [pc, #32]	@ (8009d20 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8009cfe:	f7fc fa6f 	bl	80061e0 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009d02:	4b06      	ldr	r3, [pc, #24]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d08:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d10:	4902      	ldr	r1, [pc, #8]	@ (8009d1c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8009d12:	4313      	orrs	r3, r2
 8009d14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8009d18:	e004      	b.n	8009d24 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8009d1a:	bf00      	nop
 8009d1c:	40021000 	.word	0x40021000
 8009d20:	08010f70 	.word	0x08010f70
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d022      	beq.n	8009d76 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d013      	beq.n	8009d60 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d40:	d00e      	beq.n	8009d60 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009d4a:	d009      	beq.n	8009d60 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d50:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009d54:	d004      	beq.n	8009d60 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8009d56:	f240 11e7 	movw	r1, #487	@ 0x1e7
 8009d5a:	489e      	ldr	r0, [pc, #632]	@ (8009fd4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8009d5c:	f7fc fa40 	bl	80061e0 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009d60:	4b9d      	ldr	r3, [pc, #628]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d6e:	499a      	ldr	r1, [pc, #616]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009d70:	4313      	orrs	r3, r2
 8009d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d01d      	beq.n	8009dbe <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d00e      	beq.n	8009da8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d92:	d009      	beq.n	8009da8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d9c:	d004      	beq.n	8009da8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8009d9e:	f240 11ef 	movw	r1, #495	@ 0x1ef
 8009da2:	488c      	ldr	r0, [pc, #560]	@ (8009fd4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8009da4:	f7fc fa1c 	bl	80061e0 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009da8:	4b8b      	ldr	r3, [pc, #556]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dae:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009db6:	4988      	ldr	r1, [pc, #544]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009db8:	4313      	orrs	r3, r2
 8009dba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d01d      	beq.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d00e      	beq.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dd6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009dda:	d009      	beq.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009de0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009de4:	d004      	beq.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8009de6:	f240 11fb 	movw	r1, #507	@ 0x1fb
 8009dea:	487a      	ldr	r0, [pc, #488]	@ (8009fd4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8009dec:	f7fc f9f8 	bl	80061e0 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009df0:	4b79      	ldr	r3, [pc, #484]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009df6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dfe:	4976      	ldr	r1, [pc, #472]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009e00:	4313      	orrs	r3, r2
 8009e02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d01d      	beq.n	8009e4e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d00e      	beq.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e22:	d009      	beq.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e2c:	d004      	beq.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8009e2e:	f240 2107 	movw	r1, #519	@ 0x207
 8009e32:	4868      	ldr	r0, [pc, #416]	@ (8009fd4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8009e34:	f7fc f9d4 	bl	80061e0 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009e38:	4b67      	ldr	r3, [pc, #412]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e3e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e46:	4964      	ldr	r1, [pc, #400]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009e48:	4313      	orrs	r3, r2
 8009e4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d040      	beq.n	8009edc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d013      	beq.n	8009e8a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e66:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009e6a:	d00e      	beq.n	8009e8a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e74:	d009      	beq.n	8009e8a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e7a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009e7e:	d004      	beq.n	8009e8a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8009e80:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8009e84:	4853      	ldr	r0, [pc, #332]	@ (8009fd4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8009e86:	f7fc f9ab 	bl	80061e0 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009e8a:	4b53      	ldr	r3, [pc, #332]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e90:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e98:	494f      	ldr	r1, [pc, #316]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009e9a:	4313      	orrs	r3, r2
 8009e9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ea4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ea8:	d106      	bne.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009eaa:	4b4b      	ldr	r3, [pc, #300]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	4a4a      	ldr	r2, [pc, #296]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009eb0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009eb4:	60d3      	str	r3, [r2, #12]
 8009eb6:	e011      	b.n	8009edc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ebc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009ec0:	d10c      	bne.n	8009edc <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	3304      	adds	r3, #4
 8009ec6:	2101      	movs	r1, #1
 8009ec8:	4618      	mov	r0, r3
 8009eca:	f000 f931 	bl	800a130 <RCCEx_PLLSAI1_Config>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8009ed2:	7cfb      	ldrb	r3, [r7, #19]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d001      	beq.n	8009edc <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 8009ed8:	7cfb      	ldrb	r3, [r7, #19]
 8009eda:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d040      	beq.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d013      	beq.n	8009f18 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ef4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009ef8:	d00e      	beq.n	8009f18 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009efe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f02:	d009      	beq.n	8009f18 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f08:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009f0c:	d004      	beq.n	8009f18 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8009f0e:	f240 2141 	movw	r1, #577	@ 0x241
 8009f12:	4830      	ldr	r0, [pc, #192]	@ (8009fd4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8009f14:	f7fc f964 	bl	80061e0 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009f18:	4b2f      	ldr	r3, [pc, #188]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f1e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f26:	492c      	ldr	r1, [pc, #176]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f36:	d106      	bne.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009f38:	4b27      	ldr	r3, [pc, #156]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009f3a:	68db      	ldr	r3, [r3, #12]
 8009f3c:	4a26      	ldr	r2, [pc, #152]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009f3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009f42:	60d3      	str	r3, [r2, #12]
 8009f44:	e011      	b.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009f4e:	d10c      	bne.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	3304      	adds	r3, #4
 8009f54:	2101      	movs	r1, #1
 8009f56:	4618      	mov	r0, r3
 8009f58:	f000 f8ea 	bl	800a130 <RCCEx_PLLSAI1_Config>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009f60:	7cfb      	ldrb	r3, [r7, #19]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d001      	beq.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 8009f66:	7cfb      	ldrb	r3, [r7, #19]
 8009f68:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d044      	beq.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d013      	beq.n	8009fa6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f82:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009f86:	d00e      	beq.n	8009fa6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f90:	d009      	beq.n	8009fa6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f96:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009f9a:	d004      	beq.n	8009fa6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8009f9c:	f240 2166 	movw	r1, #614	@ 0x266
 8009fa0:	480c      	ldr	r0, [pc, #48]	@ (8009fd4 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8009fa2:	f7fc f91d 	bl	80061e0 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009fb4:	4908      	ldr	r1, [pc, #32]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009fb6:	4313      	orrs	r3, r2
 8009fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009fc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009fc4:	d10a      	bne.n	8009fdc <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009fc6:	4b04      	ldr	r3, [pc, #16]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009fc8:	68db      	ldr	r3, [r3, #12]
 8009fca:	4a03      	ldr	r2, [pc, #12]	@ (8009fd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8009fcc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009fd0:	60d3      	str	r3, [r2, #12]
 8009fd2:	e015      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8009fd4:	08010f70 	.word	0x08010f70
 8009fd8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009fe0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009fe4:	d10c      	bne.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	3304      	adds	r3, #4
 8009fea:	2101      	movs	r1, #1
 8009fec:	4618      	mov	r0, r3
 8009fee:	f000 f89f 	bl	800a130 <RCCEx_PLLSAI1_Config>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009ff6:	7cfb      	ldrb	r3, [r7, #19]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d001      	beq.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 8009ffc:	7cfb      	ldrb	r3, [r7, #19]
 8009ffe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d047      	beq.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a010:	2b00      	cmp	r3, #0
 800a012:	d013      	beq.n	800a03c <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a018:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a01c:	d00e      	beq.n	800a03c <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a022:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a026:	d009      	beq.n	800a03c <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a02c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a030:	d004      	beq.n	800a03c <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a032:	f240 2186 	movw	r1, #646	@ 0x286
 800a036:	483c      	ldr	r0, [pc, #240]	@ (800a128 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800a038:	f7fc f8d2 	bl	80061e0 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a03c:	4b3b      	ldr	r3, [pc, #236]	@ (800a12c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a03e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a042:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a04a:	4938      	ldr	r1, [pc, #224]	@ (800a12c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a04c:	4313      	orrs	r3, r2
 800a04e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a056:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a05a:	d10d      	bne.n	800a078 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	3304      	adds	r3, #4
 800a060:	2102      	movs	r1, #2
 800a062:	4618      	mov	r0, r3
 800a064:	f000 f864 	bl	800a130 <RCCEx_PLLSAI1_Config>
 800a068:	4603      	mov	r3, r0
 800a06a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a06c:	7cfb      	ldrb	r3, [r7, #19]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d014      	beq.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800a072:	7cfb      	ldrb	r3, [r7, #19]
 800a074:	74bb      	strb	r3, [r7, #18]
 800a076:	e011      	b.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a07c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a080:	d10c      	bne.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	3320      	adds	r3, #32
 800a086:	2102      	movs	r1, #2
 800a088:	4618      	mov	r0, r3
 800a08a:	f000 f9d1 	bl	800a430 <RCCEx_PLLSAI2_Config>
 800a08e:	4603      	mov	r3, r0
 800a090:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a092:	7cfb      	ldrb	r3, [r7, #19]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d001      	beq.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800a098:	7cfb      	ldrb	r3, [r7, #19]
 800a09a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d018      	beq.n	800a0da <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d009      	beq.n	800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a0b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0b8:	d004      	beq.n	800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800a0ba:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800a0be:	481a      	ldr	r0, [pc, #104]	@ (800a128 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800a0c0:	f7fc f88e 	bl	80061e0 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a0c4:	4b19      	ldr	r3, [pc, #100]	@ (800a12c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a0c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0ca:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a0d2:	4916      	ldr	r1, [pc, #88]	@ (800a12c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d01b      	beq.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d00a      	beq.n	800a106 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0fa:	d004      	beq.n	800a106 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800a0fc:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800a100:	4809      	ldr	r0, [pc, #36]	@ (800a128 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800a102:	f7fc f86d 	bl	80061e0 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a106:	4b09      	ldr	r3, [pc, #36]	@ (800a12c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a10c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a116:	4905      	ldr	r1, [pc, #20]	@ (800a12c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a118:	4313      	orrs	r3, r2
 800a11a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a11e:	7cbb      	ldrb	r3, [r7, #18]
}
 800a120:	4618      	mov	r0, r3
 800a122:	3718      	adds	r7, #24
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}
 800a128:	08010f70 	.word	0x08010f70
 800a12c:	40021000 	.word	0x40021000

0800a130 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b084      	sub	sp, #16
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
 800a138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a13a:	2300      	movs	r3, #0
 800a13c:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d010      	beq.n	800a168 <RCCEx_PLLSAI1_Config+0x38>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	2b01      	cmp	r3, #1
 800a14c:	d00c      	beq.n	800a168 <RCCEx_PLLSAI1_Config+0x38>
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	2b02      	cmp	r3, #2
 800a154:	d008      	beq.n	800a168 <RCCEx_PLLSAI1_Config+0x38>
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	2b03      	cmp	r3, #3
 800a15c:	d004      	beq.n	800a168 <RCCEx_PLLSAI1_Config+0x38>
 800a15e:	f640 3162 	movw	r1, #2914	@ 0xb62
 800a162:	4887      	ldr	r0, [pc, #540]	@ (800a380 <RCCEx_PLLSAI1_Config+0x250>)
 800a164:	f7fc f83c 	bl	80061e0 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	685b      	ldr	r3, [r3, #4]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d003      	beq.n	800a178 <RCCEx_PLLSAI1_Config+0x48>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	2b08      	cmp	r3, #8
 800a176:	d904      	bls.n	800a182 <RCCEx_PLLSAI1_Config+0x52>
 800a178:	f640 3163 	movw	r1, #2915	@ 0xb63
 800a17c:	4880      	ldr	r0, [pc, #512]	@ (800a380 <RCCEx_PLLSAI1_Config+0x250>)
 800a17e:	f7fc f82f 	bl	80061e0 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	689b      	ldr	r3, [r3, #8]
 800a186:	2b07      	cmp	r3, #7
 800a188:	d903      	bls.n	800a192 <RCCEx_PLLSAI1_Config+0x62>
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	2b56      	cmp	r3, #86	@ 0x56
 800a190:	d904      	bls.n	800a19c <RCCEx_PLLSAI1_Config+0x6c>
 800a192:	f640 3164 	movw	r1, #2916	@ 0xb64
 800a196:	487a      	ldr	r0, [pc, #488]	@ (800a380 <RCCEx_PLLSAI1_Config+0x250>)
 800a198:	f7fc f822 	bl	80061e0 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	699b      	ldr	r3, [r3, #24]
 800a1a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d10b      	bne.n	800a1c0 <RCCEx_PLLSAI1_Config+0x90>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	699b      	ldr	r3, [r3, #24]
 800a1ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d105      	bne.n	800a1c0 <RCCEx_PLLSAI1_Config+0x90>
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	699b      	ldr	r3, [r3, #24]
 800a1b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d007      	beq.n	800a1d0 <RCCEx_PLLSAI1_Config+0xa0>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	699b      	ldr	r3, [r3, #24]
 800a1c4:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 800a1c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d004      	beq.n	800a1da <RCCEx_PLLSAI1_Config+0xaa>
 800a1d0:	f640 3165 	movw	r1, #2917	@ 0xb65
 800a1d4:	486a      	ldr	r0, [pc, #424]	@ (800a380 <RCCEx_PLLSAI1_Config+0x250>)
 800a1d6:	f7fc f803 	bl	80061e0 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a1da:	4b6a      	ldr	r3, [pc, #424]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a1dc:	68db      	ldr	r3, [r3, #12]
 800a1de:	f003 0303 	and.w	r3, r3, #3
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d018      	beq.n	800a218 <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a1e6:	4b67      	ldr	r3, [pc, #412]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	f003 0203 	and.w	r2, r3, #3
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	429a      	cmp	r2, r3
 800a1f4:	d10d      	bne.n	800a212 <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
       ||
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d009      	beq.n	800a212 <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a1fe:	4b61      	ldr	r3, [pc, #388]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a200:	68db      	ldr	r3, [r3, #12]
 800a202:	091b      	lsrs	r3, r3, #4
 800a204:	f003 0307 	and.w	r3, r3, #7
 800a208:	1c5a      	adds	r2, r3, #1
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	685b      	ldr	r3, [r3, #4]
       ||
 800a20e:	429a      	cmp	r2, r3
 800a210:	d047      	beq.n	800a2a2 <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	73fb      	strb	r3, [r7, #15]
 800a216:	e044      	b.n	800a2a2 <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	2b03      	cmp	r3, #3
 800a21e:	d018      	beq.n	800a252 <RCCEx_PLLSAI1_Config+0x122>
 800a220:	2b03      	cmp	r3, #3
 800a222:	d825      	bhi.n	800a270 <RCCEx_PLLSAI1_Config+0x140>
 800a224:	2b01      	cmp	r3, #1
 800a226:	d002      	beq.n	800a22e <RCCEx_PLLSAI1_Config+0xfe>
 800a228:	2b02      	cmp	r3, #2
 800a22a:	d009      	beq.n	800a240 <RCCEx_PLLSAI1_Config+0x110>
 800a22c:	e020      	b.n	800a270 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a22e:	4b55      	ldr	r3, [pc, #340]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f003 0302 	and.w	r3, r3, #2
 800a236:	2b00      	cmp	r3, #0
 800a238:	d11d      	bne.n	800a276 <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 800a23a:	2301      	movs	r3, #1
 800a23c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a23e:	e01a      	b.n	800a276 <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a240:	4b50      	ldr	r3, [pc, #320]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d116      	bne.n	800a27a <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 800a24c:	2301      	movs	r3, #1
 800a24e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a250:	e013      	b.n	800a27a <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a252:	4b4c      	ldr	r3, [pc, #304]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d10f      	bne.n	800a27e <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a25e:	4b49      	ldr	r3, [pc, #292]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a266:	2b00      	cmp	r3, #0
 800a268:	d109      	bne.n	800a27e <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 800a26a:	2301      	movs	r3, #1
 800a26c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a26e:	e006      	b.n	800a27e <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 800a270:	2301      	movs	r3, #1
 800a272:	73fb      	strb	r3, [r7, #15]
      break;
 800a274:	e004      	b.n	800a280 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800a276:	bf00      	nop
 800a278:	e002      	b.n	800a280 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800a27a:	bf00      	nop
 800a27c:	e000      	b.n	800a280 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800a27e:	bf00      	nop
    }

    if(status == HAL_OK)
 800a280:	7bfb      	ldrb	r3, [r7, #15]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d10d      	bne.n	800a2a2 <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a286:	4b3f      	ldr	r3, [pc, #252]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a288:	68db      	ldr	r3, [r3, #12]
 800a28a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6819      	ldr	r1, [r3, #0]
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	3b01      	subs	r3, #1
 800a298:	011b      	lsls	r3, r3, #4
 800a29a:	430b      	orrs	r3, r1
 800a29c:	4939      	ldr	r1, [pc, #228]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a2a2:	7bfb      	ldrb	r3, [r7, #15]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	f040 80ba 	bne.w	800a41e <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a2aa:	4b36      	ldr	r3, [pc, #216]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	4a35      	ldr	r2, [pc, #212]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a2b0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a2b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a2b6:	f7fc fdbd 	bl	8006e34 <HAL_GetTick>
 800a2ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a2bc:	e009      	b.n	800a2d2 <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a2be:	f7fc fdb9 	bl	8006e34 <HAL_GetTick>
 800a2c2:	4602      	mov	r2, r0
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	1ad3      	subs	r3, r2, r3
 800a2c8:	2b02      	cmp	r3, #2
 800a2ca:	d902      	bls.n	800a2d2 <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 800a2cc:	2303      	movs	r3, #3
 800a2ce:	73fb      	strb	r3, [r7, #15]
        break;
 800a2d0:	e005      	b.n	800a2de <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a2d2:	4b2c      	ldr	r3, [pc, #176]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d1ef      	bne.n	800a2be <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 800a2de:	7bfb      	ldrb	r3, [r7, #15]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	f040 809c 	bne.w	800a41e <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d11e      	bne.n	800a32a <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	68db      	ldr	r3, [r3, #12]
 800a2f0:	2b07      	cmp	r3, #7
 800a2f2:	d008      	beq.n	800a306 <RCCEx_PLLSAI1_Config+0x1d6>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	68db      	ldr	r3, [r3, #12]
 800a2f8:	2b11      	cmp	r3, #17
 800a2fa:	d004      	beq.n	800a306 <RCCEx_PLLSAI1_Config+0x1d6>
 800a2fc:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800a300:	481f      	ldr	r0, [pc, #124]	@ (800a380 <RCCEx_PLLSAI1_Config+0x250>)
 800a302:	f7fb ff6d 	bl	80061e0 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a306:	4b1f      	ldr	r3, [pc, #124]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a308:	691b      	ldr	r3, [r3, #16]
 800a30a:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800a30e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a312:	687a      	ldr	r2, [r7, #4]
 800a314:	6892      	ldr	r2, [r2, #8]
 800a316:	0211      	lsls	r1, r2, #8
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	68d2      	ldr	r2, [r2, #12]
 800a31c:	0912      	lsrs	r2, r2, #4
 800a31e:	0452      	lsls	r2, r2, #17
 800a320:	430a      	orrs	r2, r1
 800a322:	4918      	ldr	r1, [pc, #96]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a324:	4313      	orrs	r3, r2
 800a326:	610b      	str	r3, [r1, #16]
 800a328:	e055      	b.n	800a3d6 <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d12b      	bne.n	800a388 <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	691b      	ldr	r3, [r3, #16]
 800a334:	2b02      	cmp	r3, #2
 800a336:	d010      	beq.n	800a35a <RCCEx_PLLSAI1_Config+0x22a>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	691b      	ldr	r3, [r3, #16]
 800a33c:	2b04      	cmp	r3, #4
 800a33e:	d00c      	beq.n	800a35a <RCCEx_PLLSAI1_Config+0x22a>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	691b      	ldr	r3, [r3, #16]
 800a344:	2b06      	cmp	r3, #6
 800a346:	d008      	beq.n	800a35a <RCCEx_PLLSAI1_Config+0x22a>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	691b      	ldr	r3, [r3, #16]
 800a34c:	2b08      	cmp	r3, #8
 800a34e:	d004      	beq.n	800a35a <RCCEx_PLLSAI1_Config+0x22a>
 800a350:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 800a354:	480a      	ldr	r0, [pc, #40]	@ (800a380 <RCCEx_PLLSAI1_Config+0x250>)
 800a356:	f7fb ff43 	bl	80061e0 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a35a:	4b0a      	ldr	r3, [pc, #40]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a35c:	691b      	ldr	r3, [r3, #16]
 800a35e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800a362:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a366:	687a      	ldr	r2, [r7, #4]
 800a368:	6892      	ldr	r2, [r2, #8]
 800a36a:	0211      	lsls	r1, r2, #8
 800a36c:	687a      	ldr	r2, [r7, #4]
 800a36e:	6912      	ldr	r2, [r2, #16]
 800a370:	0852      	lsrs	r2, r2, #1
 800a372:	3a01      	subs	r2, #1
 800a374:	0552      	lsls	r2, r2, #21
 800a376:	430a      	orrs	r2, r1
 800a378:	4902      	ldr	r1, [pc, #8]	@ (800a384 <RCCEx_PLLSAI1_Config+0x254>)
 800a37a:	4313      	orrs	r3, r2
 800a37c:	610b      	str	r3, [r1, #16]
 800a37e:	e02a      	b.n	800a3d6 <RCCEx_PLLSAI1_Config+0x2a6>
 800a380:	08010f70 	.word	0x08010f70
 800a384:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	695b      	ldr	r3, [r3, #20]
 800a38c:	2b02      	cmp	r3, #2
 800a38e:	d010      	beq.n	800a3b2 <RCCEx_PLLSAI1_Config+0x282>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	695b      	ldr	r3, [r3, #20]
 800a394:	2b04      	cmp	r3, #4
 800a396:	d00c      	beq.n	800a3b2 <RCCEx_PLLSAI1_Config+0x282>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	695b      	ldr	r3, [r3, #20]
 800a39c:	2b06      	cmp	r3, #6
 800a39e:	d008      	beq.n	800a3b2 <RCCEx_PLLSAI1_Config+0x282>
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	695b      	ldr	r3, [r3, #20]
 800a3a4:	2b08      	cmp	r3, #8
 800a3a6:	d004      	beq.n	800a3b2 <RCCEx_PLLSAI1_Config+0x282>
 800a3a8:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800a3ac:	481e      	ldr	r0, [pc, #120]	@ (800a428 <RCCEx_PLLSAI1_Config+0x2f8>)
 800a3ae:	f7fb ff17 	bl	80061e0 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a3b2:	4b1e      	ldr	r3, [pc, #120]	@ (800a42c <RCCEx_PLLSAI1_Config+0x2fc>)
 800a3b4:	691b      	ldr	r3, [r3, #16]
 800a3b6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800a3ba:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a3be:	687a      	ldr	r2, [r7, #4]
 800a3c0:	6892      	ldr	r2, [r2, #8]
 800a3c2:	0211      	lsls	r1, r2, #8
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	6952      	ldr	r2, [r2, #20]
 800a3c8:	0852      	lsrs	r2, r2, #1
 800a3ca:	3a01      	subs	r2, #1
 800a3cc:	0652      	lsls	r2, r2, #25
 800a3ce:	430a      	orrs	r2, r1
 800a3d0:	4916      	ldr	r1, [pc, #88]	@ (800a42c <RCCEx_PLLSAI1_Config+0x2fc>)
 800a3d2:	4313      	orrs	r3, r2
 800a3d4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a3d6:	4b15      	ldr	r3, [pc, #84]	@ (800a42c <RCCEx_PLLSAI1_Config+0x2fc>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a14      	ldr	r2, [pc, #80]	@ (800a42c <RCCEx_PLLSAI1_Config+0x2fc>)
 800a3dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a3e0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a3e2:	f7fc fd27 	bl	8006e34 <HAL_GetTick>
 800a3e6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a3e8:	e009      	b.n	800a3fe <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a3ea:	f7fc fd23 	bl	8006e34 <HAL_GetTick>
 800a3ee:	4602      	mov	r2, r0
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	1ad3      	subs	r3, r2, r3
 800a3f4:	2b02      	cmp	r3, #2
 800a3f6:	d902      	bls.n	800a3fe <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 800a3f8:	2303      	movs	r3, #3
 800a3fa:	73fb      	strb	r3, [r7, #15]
          break;
 800a3fc:	e005      	b.n	800a40a <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a3fe:	4b0b      	ldr	r3, [pc, #44]	@ (800a42c <RCCEx_PLLSAI1_Config+0x2fc>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a406:	2b00      	cmp	r3, #0
 800a408:	d0ef      	beq.n	800a3ea <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 800a40a:	7bfb      	ldrb	r3, [r7, #15]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d106      	bne.n	800a41e <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a410:	4b06      	ldr	r3, [pc, #24]	@ (800a42c <RCCEx_PLLSAI1_Config+0x2fc>)
 800a412:	691a      	ldr	r2, [r3, #16]
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	699b      	ldr	r3, [r3, #24]
 800a418:	4904      	ldr	r1, [pc, #16]	@ (800a42c <RCCEx_PLLSAI1_Config+0x2fc>)
 800a41a:	4313      	orrs	r3, r2
 800a41c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a41e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a420:	4618      	mov	r0, r3
 800a422:	3710      	adds	r7, #16
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}
 800a428:	08010f70 	.word	0x08010f70
 800a42c:	40021000 	.word	0x40021000

0800a430 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b084      	sub	sp, #16
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
 800a438:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a43a:	2300      	movs	r3, #0
 800a43c:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d010      	beq.n	800a468 <RCCEx_PLLSAI2_Config+0x38>
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	2b01      	cmp	r3, #1
 800a44c:	d00c      	beq.n	800a468 <RCCEx_PLLSAI2_Config+0x38>
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	2b02      	cmp	r3, #2
 800a454:	d008      	beq.n	800a468 <RCCEx_PLLSAI2_Config+0x38>
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	2b03      	cmp	r3, #3
 800a45c:	d004      	beq.n	800a468 <RCCEx_PLLSAI2_Config+0x38>
 800a45e:	f640 412f 	movw	r1, #3119	@ 0xc2f
 800a462:	4896      	ldr	r0, [pc, #600]	@ (800a6bc <RCCEx_PLLSAI2_Config+0x28c>)
 800a464:	f7fb febc 	bl	80061e0 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d003      	beq.n	800a478 <RCCEx_PLLSAI2_Config+0x48>
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	685b      	ldr	r3, [r3, #4]
 800a474:	2b08      	cmp	r3, #8
 800a476:	d904      	bls.n	800a482 <RCCEx_PLLSAI2_Config+0x52>
 800a478:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 800a47c:	488f      	ldr	r0, [pc, #572]	@ (800a6bc <RCCEx_PLLSAI2_Config+0x28c>)
 800a47e:	f7fb feaf 	bl	80061e0 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	689b      	ldr	r3, [r3, #8]
 800a486:	2b07      	cmp	r3, #7
 800a488:	d903      	bls.n	800a492 <RCCEx_PLLSAI2_Config+0x62>
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	689b      	ldr	r3, [r3, #8]
 800a48e:	2b56      	cmp	r3, #86	@ 0x56
 800a490:	d904      	bls.n	800a49c <RCCEx_PLLSAI2_Config+0x6c>
 800a492:	f640 4131 	movw	r1, #3121	@ 0xc31
 800a496:	4889      	ldr	r0, [pc, #548]	@ (800a6bc <RCCEx_PLLSAI2_Config+0x28c>)
 800a498:	f7fb fea2 	bl	80061e0 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	695b      	ldr	r3, [r3, #20]
 800a4a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d105      	bne.n	800a4b4 <RCCEx_PLLSAI2_Config+0x84>
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	695b      	ldr	r3, [r3, #20]
 800a4ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d007      	beq.n	800a4c4 <RCCEx_PLLSAI2_Config+0x94>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	695b      	ldr	r3, [r3, #20]
 800a4b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a4bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d004      	beq.n	800a4ce <RCCEx_PLLSAI2_Config+0x9e>
 800a4c4:	f640 4132 	movw	r1, #3122	@ 0xc32
 800a4c8:	487c      	ldr	r0, [pc, #496]	@ (800a6bc <RCCEx_PLLSAI2_Config+0x28c>)
 800a4ca:	f7fb fe89 	bl	80061e0 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a4ce:	4b7c      	ldr	r3, [pc, #496]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a4d0:	68db      	ldr	r3, [r3, #12]
 800a4d2:	f003 0303 	and.w	r3, r3, #3
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d018      	beq.n	800a50c <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800a4da:	4b79      	ldr	r3, [pc, #484]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a4dc:	68db      	ldr	r3, [r3, #12]
 800a4de:	f003 0203 	and.w	r2, r3, #3
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d10d      	bne.n	800a506 <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
       ||
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d009      	beq.n	800a506 <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800a4f2:	4b73      	ldr	r3, [pc, #460]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a4f4:	68db      	ldr	r3, [r3, #12]
 800a4f6:	091b      	lsrs	r3, r3, #4
 800a4f8:	f003 0307 	and.w	r3, r3, #7
 800a4fc:	1c5a      	adds	r2, r3, #1
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	685b      	ldr	r3, [r3, #4]
       ||
 800a502:	429a      	cmp	r2, r3
 800a504:	d047      	beq.n	800a596 <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	73fb      	strb	r3, [r7, #15]
 800a50a:	e044      	b.n	800a596 <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	2b03      	cmp	r3, #3
 800a512:	d018      	beq.n	800a546 <RCCEx_PLLSAI2_Config+0x116>
 800a514:	2b03      	cmp	r3, #3
 800a516:	d825      	bhi.n	800a564 <RCCEx_PLLSAI2_Config+0x134>
 800a518:	2b01      	cmp	r3, #1
 800a51a:	d002      	beq.n	800a522 <RCCEx_PLLSAI2_Config+0xf2>
 800a51c:	2b02      	cmp	r3, #2
 800a51e:	d009      	beq.n	800a534 <RCCEx_PLLSAI2_Config+0x104>
 800a520:	e020      	b.n	800a564 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a522:	4b67      	ldr	r3, [pc, #412]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f003 0302 	and.w	r3, r3, #2
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d11d      	bne.n	800a56a <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 800a52e:	2301      	movs	r3, #1
 800a530:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a532:	e01a      	b.n	800a56a <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a534:	4b62      	ldr	r3, [pc, #392]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d116      	bne.n	800a56e <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 800a540:	2301      	movs	r3, #1
 800a542:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a544:	e013      	b.n	800a56e <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a546:	4b5e      	ldr	r3, [pc, #376]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d10f      	bne.n	800a572 <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a552:	4b5b      	ldr	r3, [pc, #364]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d109      	bne.n	800a572 <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 800a55e:	2301      	movs	r3, #1
 800a560:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a562:	e006      	b.n	800a572 <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 800a564:	2301      	movs	r3, #1
 800a566:	73fb      	strb	r3, [r7, #15]
      break;
 800a568:	e004      	b.n	800a574 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800a56a:	bf00      	nop
 800a56c:	e002      	b.n	800a574 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800a56e:	bf00      	nop
 800a570:	e000      	b.n	800a574 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800a572:	bf00      	nop
    }

    if(status == HAL_OK)
 800a574:	7bfb      	ldrb	r3, [r7, #15]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d10d      	bne.n	800a596 <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a57a:	4b51      	ldr	r3, [pc, #324]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a57c:	68db      	ldr	r3, [r3, #12]
 800a57e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	6819      	ldr	r1, [r3, #0]
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	685b      	ldr	r3, [r3, #4]
 800a58a:	3b01      	subs	r3, #1
 800a58c:	011b      	lsls	r3, r3, #4
 800a58e:	430b      	orrs	r3, r1
 800a590:	494b      	ldr	r1, [pc, #300]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a592:	4313      	orrs	r3, r2
 800a594:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a596:	7bfb      	ldrb	r3, [r7, #15]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	f040 808a 	bne.w	800a6b2 <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800a59e:	4b48      	ldr	r3, [pc, #288]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	4a47      	ldr	r2, [pc, #284]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a5a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a5a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a5aa:	f7fc fc43 	bl	8006e34 <HAL_GetTick>
 800a5ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a5b0:	e009      	b.n	800a5c6 <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a5b2:	f7fc fc3f 	bl	8006e34 <HAL_GetTick>
 800a5b6:	4602      	mov	r2, r0
 800a5b8:	68bb      	ldr	r3, [r7, #8]
 800a5ba:	1ad3      	subs	r3, r2, r3
 800a5bc:	2b02      	cmp	r3, #2
 800a5be:	d902      	bls.n	800a5c6 <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 800a5c0:	2303      	movs	r3, #3
 800a5c2:	73fb      	strb	r3, [r7, #15]
        break;
 800a5c4:	e005      	b.n	800a5d2 <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a5c6:	4b3e      	ldr	r3, [pc, #248]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d1ef      	bne.n	800a5b2 <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 800a5d2:	7bfb      	ldrb	r3, [r7, #15]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d16c      	bne.n	800a6b2 <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d11e      	bne.n	800a61c <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	68db      	ldr	r3, [r3, #12]
 800a5e2:	2b07      	cmp	r3, #7
 800a5e4:	d008      	beq.n	800a5f8 <RCCEx_PLLSAI2_Config+0x1c8>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	68db      	ldr	r3, [r3, #12]
 800a5ea:	2b11      	cmp	r3, #17
 800a5ec:	d004      	beq.n	800a5f8 <RCCEx_PLLSAI2_Config+0x1c8>
 800a5ee:	f640 4185 	movw	r1, #3205	@ 0xc85
 800a5f2:	4832      	ldr	r0, [pc, #200]	@ (800a6bc <RCCEx_PLLSAI2_Config+0x28c>)
 800a5f4:	f7fb fdf4 	bl	80061e0 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a5f8:	4b31      	ldr	r3, [pc, #196]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a5fa:	695b      	ldr	r3, [r3, #20]
 800a5fc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800a600:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a604:	687a      	ldr	r2, [r7, #4]
 800a606:	6892      	ldr	r2, [r2, #8]
 800a608:	0211      	lsls	r1, r2, #8
 800a60a:	687a      	ldr	r2, [r7, #4]
 800a60c:	68d2      	ldr	r2, [r2, #12]
 800a60e:	0912      	lsrs	r2, r2, #4
 800a610:	0452      	lsls	r2, r2, #17
 800a612:	430a      	orrs	r2, r1
 800a614:	492a      	ldr	r1, [pc, #168]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a616:	4313      	orrs	r3, r2
 800a618:	614b      	str	r3, [r1, #20]
 800a61a:	e026      	b.n	800a66a <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	691b      	ldr	r3, [r3, #16]
 800a620:	2b02      	cmp	r3, #2
 800a622:	d010      	beq.n	800a646 <RCCEx_PLLSAI2_Config+0x216>
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	691b      	ldr	r3, [r3, #16]
 800a628:	2b04      	cmp	r3, #4
 800a62a:	d00c      	beq.n	800a646 <RCCEx_PLLSAI2_Config+0x216>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	691b      	ldr	r3, [r3, #16]
 800a630:	2b06      	cmp	r3, #6
 800a632:	d008      	beq.n	800a646 <RCCEx_PLLSAI2_Config+0x216>
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	691b      	ldr	r3, [r3, #16]
 800a638:	2b08      	cmp	r3, #8
 800a63a:	d004      	beq.n	800a646 <RCCEx_PLLSAI2_Config+0x216>
 800a63c:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 800a640:	481e      	ldr	r0, [pc, #120]	@ (800a6bc <RCCEx_PLLSAI2_Config+0x28c>)
 800a642:	f7fb fdcd 	bl	80061e0 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a646:	4b1e      	ldr	r3, [pc, #120]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a648:	695b      	ldr	r3, [r3, #20]
 800a64a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800a64e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a652:	687a      	ldr	r2, [r7, #4]
 800a654:	6892      	ldr	r2, [r2, #8]
 800a656:	0211      	lsls	r1, r2, #8
 800a658:	687a      	ldr	r2, [r7, #4]
 800a65a:	6912      	ldr	r2, [r2, #16]
 800a65c:	0852      	lsrs	r2, r2, #1
 800a65e:	3a01      	subs	r2, #1
 800a660:	0652      	lsls	r2, r2, #25
 800a662:	430a      	orrs	r2, r1
 800a664:	4916      	ldr	r1, [pc, #88]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a666:	4313      	orrs	r3, r2
 800a668:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800a66a:	4b15      	ldr	r3, [pc, #84]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	4a14      	ldr	r2, [pc, #80]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a670:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a674:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a676:	f7fc fbdd 	bl	8006e34 <HAL_GetTick>
 800a67a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a67c:	e009      	b.n	800a692 <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a67e:	f7fc fbd9 	bl	8006e34 <HAL_GetTick>
 800a682:	4602      	mov	r2, r0
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	1ad3      	subs	r3, r2, r3
 800a688:	2b02      	cmp	r3, #2
 800a68a:	d902      	bls.n	800a692 <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 800a68c:	2303      	movs	r3, #3
 800a68e:	73fb      	strb	r3, [r7, #15]
          break;
 800a690:	e005      	b.n	800a69e <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a692:	4b0b      	ldr	r3, [pc, #44]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d0ef      	beq.n	800a67e <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 800a69e:	7bfb      	ldrb	r3, [r7, #15]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d106      	bne.n	800a6b2 <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800a6a4:	4b06      	ldr	r3, [pc, #24]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a6a6:	695a      	ldr	r2, [r3, #20]
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	695b      	ldr	r3, [r3, #20]
 800a6ac:	4904      	ldr	r1, [pc, #16]	@ (800a6c0 <RCCEx_PLLSAI2_Config+0x290>)
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800a6b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	3710      	adds	r7, #16
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}
 800a6bc:	08010f70 	.word	0x08010f70
 800a6c0:	40021000 	.word	0x40021000

0800a6c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b084      	sub	sp, #16
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d101      	bne.n	800a6d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	e1dd      	b.n	800aa92 <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	4a7b      	ldr	r2, [pc, #492]	@ (800a8c8 <HAL_SPI_Init+0x204>)
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	d00e      	beq.n	800a6fe <HAL_SPI_Init+0x3a>
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	4a79      	ldr	r2, [pc, #484]	@ (800a8cc <HAL_SPI_Init+0x208>)
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d009      	beq.n	800a6fe <HAL_SPI_Init+0x3a>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	4a78      	ldr	r2, [pc, #480]	@ (800a8d0 <HAL_SPI_Init+0x20c>)
 800a6f0:	4293      	cmp	r3, r2
 800a6f2:	d004      	beq.n	800a6fe <HAL_SPI_Init+0x3a>
 800a6f4:	f240 1147 	movw	r1, #327	@ 0x147
 800a6f8:	4876      	ldr	r0, [pc, #472]	@ (800a8d4 <HAL_SPI_Init+0x210>)
 800a6fa:	f7fb fd71 	bl	80061e0 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	685b      	ldr	r3, [r3, #4]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d009      	beq.n	800a71a <HAL_SPI_Init+0x56>
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	685b      	ldr	r3, [r3, #4]
 800a70a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a70e:	d004      	beq.n	800a71a <HAL_SPI_Init+0x56>
 800a710:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800a714:	486f      	ldr	r0, [pc, #444]	@ (800a8d4 <HAL_SPI_Init+0x210>)
 800a716:	f7fb fd63 	bl	80061e0 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	689b      	ldr	r3, [r3, #8]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d00e      	beq.n	800a740 <HAL_SPI_Init+0x7c>
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	689b      	ldr	r3, [r3, #8]
 800a726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a72a:	d009      	beq.n	800a740 <HAL_SPI_Init+0x7c>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	689b      	ldr	r3, [r3, #8]
 800a730:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a734:	d004      	beq.n	800a740 <HAL_SPI_Init+0x7c>
 800a736:	f240 1149 	movw	r1, #329	@ 0x149
 800a73a:	4866      	ldr	r0, [pc, #408]	@ (800a8d4 <HAL_SPI_Init+0x210>)
 800a73c:	f7fb fd50 	bl	80061e0 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	68db      	ldr	r3, [r3, #12]
 800a744:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a748:	d040      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	68db      	ldr	r3, [r3, #12]
 800a74e:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800a752:	d03b      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	68db      	ldr	r3, [r3, #12]
 800a758:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800a75c:	d036      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	68db      	ldr	r3, [r3, #12]
 800a762:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a766:	d031      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	68db      	ldr	r3, [r3, #12]
 800a76c:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800a770:	d02c      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	68db      	ldr	r3, [r3, #12]
 800a776:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a77a:	d027      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800a784:	d022      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	68db      	ldr	r3, [r3, #12]
 800a78a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a78e:	d01d      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	68db      	ldr	r3, [r3, #12]
 800a794:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a798:	d018      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a7a2:	d013      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	68db      	ldr	r3, [r3, #12]
 800a7a8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800a7ac:	d00e      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	68db      	ldr	r3, [r3, #12]
 800a7b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a7b6:	d009      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	68db      	ldr	r3, [r3, #12]
 800a7bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a7c0:	d004      	beq.n	800a7cc <HAL_SPI_Init+0x108>
 800a7c2:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800a7c6:	4843      	ldr	r0, [pc, #268]	@ (800a8d4 <HAL_SPI_Init+0x210>)
 800a7c8:	f7fb fd0a 	bl	80061e0 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	699b      	ldr	r3, [r3, #24]
 800a7d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7d4:	d00d      	beq.n	800a7f2 <HAL_SPI_Init+0x12e>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	699b      	ldr	r3, [r3, #24]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d009      	beq.n	800a7f2 <HAL_SPI_Init+0x12e>
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	699b      	ldr	r3, [r3, #24]
 800a7e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a7e6:	d004      	beq.n	800a7f2 <HAL_SPI_Init+0x12e>
 800a7e8:	f240 114b 	movw	r1, #331	@ 0x14b
 800a7ec:	4839      	ldr	r0, [pc, #228]	@ (800a8d4 <HAL_SPI_Init+0x210>)
 800a7ee:	f7fb fcf7 	bl	80061e0 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7f6:	2b08      	cmp	r3, #8
 800a7f8:	d008      	beq.n	800a80c <HAL_SPI_Init+0x148>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d004      	beq.n	800a80c <HAL_SPI_Init+0x148>
 800a802:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800a806:	4833      	ldr	r0, [pc, #204]	@ (800a8d4 <HAL_SPI_Init+0x210>)
 800a808:	f7fb fcea 	bl	80061e0 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	69db      	ldr	r3, [r3, #28]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d020      	beq.n	800a856 <HAL_SPI_Init+0x192>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	69db      	ldr	r3, [r3, #28]
 800a818:	2b08      	cmp	r3, #8
 800a81a:	d01c      	beq.n	800a856 <HAL_SPI_Init+0x192>
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	69db      	ldr	r3, [r3, #28]
 800a820:	2b10      	cmp	r3, #16
 800a822:	d018      	beq.n	800a856 <HAL_SPI_Init+0x192>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	69db      	ldr	r3, [r3, #28]
 800a828:	2b18      	cmp	r3, #24
 800a82a:	d014      	beq.n	800a856 <HAL_SPI_Init+0x192>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	69db      	ldr	r3, [r3, #28]
 800a830:	2b20      	cmp	r3, #32
 800a832:	d010      	beq.n	800a856 <HAL_SPI_Init+0x192>
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	69db      	ldr	r3, [r3, #28]
 800a838:	2b28      	cmp	r3, #40	@ 0x28
 800a83a:	d00c      	beq.n	800a856 <HAL_SPI_Init+0x192>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	69db      	ldr	r3, [r3, #28]
 800a840:	2b30      	cmp	r3, #48	@ 0x30
 800a842:	d008      	beq.n	800a856 <HAL_SPI_Init+0x192>
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	69db      	ldr	r3, [r3, #28]
 800a848:	2b38      	cmp	r3, #56	@ 0x38
 800a84a:	d004      	beq.n	800a856 <HAL_SPI_Init+0x192>
 800a84c:	f240 114d 	movw	r1, #333	@ 0x14d
 800a850:	4820      	ldr	r0, [pc, #128]	@ (800a8d4 <HAL_SPI_Init+0x210>)
 800a852:	f7fb fcc5 	bl	80061e0 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6a1b      	ldr	r3, [r3, #32]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d008      	beq.n	800a870 <HAL_SPI_Init+0x1ac>
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6a1b      	ldr	r3, [r3, #32]
 800a862:	2b80      	cmp	r3, #128	@ 0x80
 800a864:	d004      	beq.n	800a870 <HAL_SPI_Init+0x1ac>
 800a866:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800a86a:	481a      	ldr	r0, [pc, #104]	@ (800a8d4 <HAL_SPI_Init+0x210>)
 800a86c:	f7fb fcb8 	bl	80061e0 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a874:	2b00      	cmp	r3, #0
 800a876:	d008      	beq.n	800a88a <HAL_SPI_Init+0x1c6>
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a87c:	2b10      	cmp	r3, #16
 800a87e:	d004      	beq.n	800a88a <HAL_SPI_Init+0x1c6>
 800a880:	f240 114f 	movw	r1, #335	@ 0x14f
 800a884:	4813      	ldr	r0, [pc, #76]	@ (800a8d4 <HAL_SPI_Init+0x210>)
 800a886:	f7fb fcab 	bl	80061e0 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d151      	bne.n	800a936 <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	691b      	ldr	r3, [r3, #16]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d008      	beq.n	800a8ac <HAL_SPI_Init+0x1e8>
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	691b      	ldr	r3, [r3, #16]
 800a89e:	2b02      	cmp	r3, #2
 800a8a0:	d004      	beq.n	800a8ac <HAL_SPI_Init+0x1e8>
 800a8a2:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800a8a6:	480b      	ldr	r0, [pc, #44]	@ (800a8d4 <HAL_SPI_Init+0x210>)
 800a8a8:	f7fb fc9a 	bl	80061e0 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	695b      	ldr	r3, [r3, #20]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d011      	beq.n	800a8d8 <HAL_SPI_Init+0x214>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	695b      	ldr	r3, [r3, #20]
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d00d      	beq.n	800a8d8 <HAL_SPI_Init+0x214>
 800a8bc:	f240 1153 	movw	r1, #339	@ 0x153
 800a8c0:	4804      	ldr	r0, [pc, #16]	@ (800a8d4 <HAL_SPI_Init+0x210>)
 800a8c2:	f7fb fc8d 	bl	80061e0 <assert_failed>
 800a8c6:	e007      	b.n	800a8d8 <HAL_SPI_Init+0x214>
 800a8c8:	40013000 	.word	0x40013000
 800a8cc:	40003800 	.word	0x40003800
 800a8d0:	40003c00 	.word	0x40003c00
 800a8d4:	08010fac 	.word	0x08010fac

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a8e0:	d125      	bne.n	800a92e <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	69db      	ldr	r3, [r3, #28]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d050      	beq.n	800a98c <HAL_SPI_Init+0x2c8>
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	69db      	ldr	r3, [r3, #28]
 800a8ee:	2b08      	cmp	r3, #8
 800a8f0:	d04c      	beq.n	800a98c <HAL_SPI_Init+0x2c8>
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	69db      	ldr	r3, [r3, #28]
 800a8f6:	2b10      	cmp	r3, #16
 800a8f8:	d048      	beq.n	800a98c <HAL_SPI_Init+0x2c8>
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	69db      	ldr	r3, [r3, #28]
 800a8fe:	2b18      	cmp	r3, #24
 800a900:	d044      	beq.n	800a98c <HAL_SPI_Init+0x2c8>
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	69db      	ldr	r3, [r3, #28]
 800a906:	2b20      	cmp	r3, #32
 800a908:	d040      	beq.n	800a98c <HAL_SPI_Init+0x2c8>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	69db      	ldr	r3, [r3, #28]
 800a90e:	2b28      	cmp	r3, #40	@ 0x28
 800a910:	d03c      	beq.n	800a98c <HAL_SPI_Init+0x2c8>
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	69db      	ldr	r3, [r3, #28]
 800a916:	2b30      	cmp	r3, #48	@ 0x30
 800a918:	d038      	beq.n	800a98c <HAL_SPI_Init+0x2c8>
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	69db      	ldr	r3, [r3, #28]
 800a91e:	2b38      	cmp	r3, #56	@ 0x38
 800a920:	d034      	beq.n	800a98c <HAL_SPI_Init+0x2c8>
 800a922:	f240 1157 	movw	r1, #343	@ 0x157
 800a926:	485d      	ldr	r0, [pc, #372]	@ (800aa9c <HAL_SPI_Init+0x3d8>)
 800a928:	f7fb fc5a 	bl	80061e0 <assert_failed>
 800a92c:	e02e      	b.n	800a98c <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2200      	movs	r2, #0
 800a932:	61da      	str	r2, [r3, #28]
 800a934:	e02a      	b.n	800a98c <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	69db      	ldr	r3, [r3, #28]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d020      	beq.n	800a980 <HAL_SPI_Init+0x2bc>
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	69db      	ldr	r3, [r3, #28]
 800a942:	2b08      	cmp	r3, #8
 800a944:	d01c      	beq.n	800a980 <HAL_SPI_Init+0x2bc>
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	69db      	ldr	r3, [r3, #28]
 800a94a:	2b10      	cmp	r3, #16
 800a94c:	d018      	beq.n	800a980 <HAL_SPI_Init+0x2bc>
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	69db      	ldr	r3, [r3, #28]
 800a952:	2b18      	cmp	r3, #24
 800a954:	d014      	beq.n	800a980 <HAL_SPI_Init+0x2bc>
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	69db      	ldr	r3, [r3, #28]
 800a95a:	2b20      	cmp	r3, #32
 800a95c:	d010      	beq.n	800a980 <HAL_SPI_Init+0x2bc>
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	69db      	ldr	r3, [r3, #28]
 800a962:	2b28      	cmp	r3, #40	@ 0x28
 800a964:	d00c      	beq.n	800a980 <HAL_SPI_Init+0x2bc>
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	69db      	ldr	r3, [r3, #28]
 800a96a:	2b30      	cmp	r3, #48	@ 0x30
 800a96c:	d008      	beq.n	800a980 <HAL_SPI_Init+0x2bc>
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	69db      	ldr	r3, [r3, #28]
 800a972:	2b38      	cmp	r3, #56	@ 0x38
 800a974:	d004      	beq.n	800a980 <HAL_SPI_Init+0x2bc>
 800a976:	f240 1161 	movw	r1, #353	@ 0x161
 800a97a:	4848      	ldr	r0, [pc, #288]	@ (800aa9c <HAL_SPI_Init+0x3d8>)
 800a97c:	f7fb fc30 	bl	80061e0 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2200      	movs	r2, #0
 800a984:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2200      	movs	r2, #0
 800a98a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2200      	movs	r2, #0
 800a990:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a998:	b2db      	uxtb	r3, r3
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d106      	bne.n	800a9ac <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f7fb fc5e 	bl	8006268 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2202      	movs	r2, #2
 800a9b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	681a      	ldr	r2, [r3, #0]
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a9c2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	68db      	ldr	r3, [r3, #12]
 800a9c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a9cc:	d902      	bls.n	800a9d4 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	60fb      	str	r3, [r7, #12]
 800a9d2:	e002      	b.n	800a9da <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a9d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a9d8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	68db      	ldr	r3, [r3, #12]
 800a9de:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a9e2:	d007      	beq.n	800a9f4 <HAL_SPI_Init+0x330>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	68db      	ldr	r3, [r3, #12]
 800a9e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a9ec:	d002      	beq.n	800a9f4 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	685b      	ldr	r3, [r3, #4]
 800a9f8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	689b      	ldr	r3, [r3, #8]
 800aa00:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800aa04:	431a      	orrs	r2, r3
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	691b      	ldr	r3, [r3, #16]
 800aa0a:	f003 0302 	and.w	r3, r3, #2
 800aa0e:	431a      	orrs	r2, r3
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	695b      	ldr	r3, [r3, #20]
 800aa14:	f003 0301 	and.w	r3, r3, #1
 800aa18:	431a      	orrs	r2, r3
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	699b      	ldr	r3, [r3, #24]
 800aa1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa22:	431a      	orrs	r2, r3
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	69db      	ldr	r3, [r3, #28]
 800aa28:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aa2c:	431a      	orrs	r2, r3
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6a1b      	ldr	r3, [r3, #32]
 800aa32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa36:	ea42 0103 	orr.w	r1, r2, r3
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa3e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	430a      	orrs	r2, r1
 800aa48:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	699b      	ldr	r3, [r3, #24]
 800aa4e:	0c1b      	lsrs	r3, r3, #16
 800aa50:	f003 0204 	and.w	r2, r3, #4
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa58:	f003 0310 	and.w	r3, r3, #16
 800aa5c:	431a      	orrs	r2, r3
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa62:	f003 0308 	and.w	r3, r3, #8
 800aa66:	431a      	orrs	r2, r3
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	68db      	ldr	r3, [r3, #12]
 800aa6c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800aa70:	ea42 0103 	orr.w	r1, r2, r3
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	430a      	orrs	r2, r1
 800aa80:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2200      	movs	r2, #0
 800aa86:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800aa90:	2300      	movs	r3, #0
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3710      	adds	r7, #16
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}
 800aa9a:	bf00      	nop
 800aa9c:	08010fac 	.word	0x08010fac

0800aaa0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b086      	sub	sp, #24
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	60f8      	str	r0, [r7, #12]
 800aaa8:	60b9      	str	r1, [r7, #8]
 800aaaa:	607a      	str	r2, [r7, #4]
 800aaac:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d104      	bne.n	800aac0 <HAL_SPI_TransmitReceive_DMA+0x20>
 800aab6:	f640 0172 	movw	r1, #2162	@ 0x872
 800aaba:	487f      	ldr	r0, [pc, #508]	@ (800acb8 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800aabc:	f7fb fb90 	bl	80061e0 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d104      	bne.n	800aad2 <HAL_SPI_TransmitReceive_DMA+0x32>
 800aac8:	f640 0173 	movw	r1, #2163	@ 0x873
 800aacc:	487a      	ldr	r0, [pc, #488]	@ (800acb8 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800aace:	f7fb fb87 	bl	80061e0 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	689b      	ldr	r3, [r3, #8]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d004      	beq.n	800aae4 <HAL_SPI_TransmitReceive_DMA+0x44>
 800aada:	f640 0176 	movw	r1, #2166	@ 0x876
 800aade:	4876      	ldr	r0, [pc, #472]	@ (800acb8 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800aae0:	f7fb fb7e 	bl	80061e0 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800aaea:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800aaf2:	7dfb      	ldrb	r3, [r7, #23]
 800aaf4:	2b01      	cmp	r3, #1
 800aaf6:	d00c      	beq.n	800ab12 <HAL_SPI_TransmitReceive_DMA+0x72>
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aafe:	d106      	bne.n	800ab0e <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	689b      	ldr	r3, [r3, #8]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d102      	bne.n	800ab0e <HAL_SPI_TransmitReceive_DMA+0x6e>
 800ab08:	7dfb      	ldrb	r3, [r7, #23]
 800ab0a:	2b04      	cmp	r3, #4
 800ab0c:	d001      	beq.n	800ab12 <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800ab0e:	2302      	movs	r3, #2
 800ab10:	e15f      	b.n	800add2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d005      	beq.n	800ab24 <HAL_SPI_TransmitReceive_DMA+0x84>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d002      	beq.n	800ab24 <HAL_SPI_TransmitReceive_DMA+0x84>
 800ab1e:	887b      	ldrh	r3, [r7, #2]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d101      	bne.n	800ab28 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 800ab24:	2301      	movs	r3, #1
 800ab26:	e154      	b.n	800add2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ab2e:	2b01      	cmp	r3, #1
 800ab30:	d101      	bne.n	800ab36 <HAL_SPI_TransmitReceive_DMA+0x96>
 800ab32:	2302      	movs	r3, #2
 800ab34:	e14d      	b.n	800add2 <HAL_SPI_TransmitReceive_DMA+0x332>
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2201      	movs	r2, #1
 800ab3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ab44:	b2db      	uxtb	r3, r3
 800ab46:	2b04      	cmp	r3, #4
 800ab48:	d003      	beq.n	800ab52 <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	2205      	movs	r2, #5
 800ab4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	2200      	movs	r2, #0
 800ab56:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	68ba      	ldr	r2, [r7, #8]
 800ab5c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	887a      	ldrh	r2, [r7, #2]
 800ab62:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	887a      	ldrh	r2, [r7, #2]
 800ab68:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	687a      	ldr	r2, [r7, #4]
 800ab6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	887a      	ldrh	r2, [r7, #2]
 800ab74:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	887a      	ldrh	r2, [r7, #2]
 800ab7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	2200      	movs	r2, #0
 800ab84:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	2200      	movs	r2, #0
 800ab8a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	685a      	ldr	r2, [r3, #4]
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800ab9a:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	68db      	ldr	r3, [r3, #12]
 800aba0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800aba4:	d908      	bls.n	800abb8 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	685a      	ldr	r2, [r3, #4]
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800abb4:	605a      	str	r2, [r3, #4]
 800abb6:	e06f      	b.n	800ac98 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	685a      	ldr	r2, [r3, #4]
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800abc6:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abcc:	699b      	ldr	r3, [r3, #24]
 800abce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abd2:	d126      	bne.n	800ac22 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800abd8:	f003 0301 	and.w	r3, r3, #1
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d10f      	bne.n	800ac00 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	685a      	ldr	r2, [r3, #4]
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800abee:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abf4:	b29b      	uxth	r3, r3
 800abf6:	085b      	lsrs	r3, r3, #1
 800abf8:	b29a      	uxth	r2, r3
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800abfe:	e010      	b.n	800ac22 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	685a      	ldr	r2, [r3, #4]
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ac0e:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac14:	b29b      	uxth	r3, r3
 800ac16:	085b      	lsrs	r3, r3, #1
 800ac18:	b29b      	uxth	r3, r3
 800ac1a:	3301      	adds	r3, #1
 800ac1c:	b29a      	uxth	r2, r3
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac26:	699b      	ldr	r3, [r3, #24]
 800ac28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac2c:	d134      	bne.n	800ac98 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	685a      	ldr	r2, [r3, #4]
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ac3c:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac44:	b29b      	uxth	r3, r3
 800ac46:	f003 0301 	and.w	r3, r3, #1
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d111      	bne.n	800ac72 <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	685a      	ldr	r2, [r3, #4]
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ac5c:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac64:	b29b      	uxth	r3, r3
 800ac66:	085b      	lsrs	r3, r3, #1
 800ac68:	b29a      	uxth	r2, r3
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800ac70:	e012      	b.n	800ac98 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	685a      	ldr	r2, [r3, #4]
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ac80:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ac88:	b29b      	uxth	r3, r3
 800ac8a:	085b      	lsrs	r3, r3, #1
 800ac8c:	b29b      	uxth	r3, r3
 800ac8e:	3301      	adds	r3, #1
 800ac90:	b29a      	uxth	r2, r3
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ac9e:	b2db      	uxtb	r3, r3
 800aca0:	2b04      	cmp	r3, #4
 800aca2:	d10f      	bne.n	800acc4 <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aca8:	4a04      	ldr	r2, [pc, #16]	@ (800acbc <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800acaa:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800acb0:	4a03      	ldr	r2, [pc, #12]	@ (800acc0 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800acb2:	62da      	str	r2, [r3, #44]	@ 0x2c
 800acb4:	e00e      	b.n	800acd4 <HAL_SPI_TransmitReceive_DMA+0x234>
 800acb6:	bf00      	nop
 800acb8:	08010fac 	.word	0x08010fac
 800acbc:	0800b179 	.word	0x0800b179
 800acc0:	0800b041 	.word	0x0800b041
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800acc8:	4a44      	ldr	r2, [pc, #272]	@ (800addc <HAL_SPI_TransmitReceive_DMA+0x33c>)
 800acca:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800acd0:	4a43      	ldr	r2, [pc, #268]	@ (800ade0 <HAL_SPI_TransmitReceive_DMA+0x340>)
 800acd2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800acd8:	4a42      	ldr	r2, [pc, #264]	@ (800ade4 <HAL_SPI_TransmitReceive_DMA+0x344>)
 800acda:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ace0:	2200      	movs	r2, #0
 800ace2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	330c      	adds	r3, #12
 800acee:	4619      	mov	r1, r3
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acf4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800acfc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800acfe:	f7fc fb9d 	bl	800743c <HAL_DMA_Start_IT>
 800ad02:	4603      	mov	r3, r0
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d00b      	beq.n	800ad20 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad0c:	f043 0210 	orr.w	r2, r3, #16
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	2200      	movs	r2, #0
 800ad18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	e058      	b.n	800add2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	685a      	ldr	r2, [r3, #4]
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	f042 0201 	orr.w	r2, r2, #1
 800ad2e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad34:	2200      	movs	r2, #0
 800ad36:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad44:	2200      	movs	r2, #0
 800ad46:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad58:	4619      	mov	r1, r3
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	330c      	adds	r3, #12
 800ad60:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ad66:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ad68:	f7fc fb68 	bl	800743c <HAL_DMA_Start_IT>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d00b      	beq.n	800ad8a <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad76:	f043 0210 	orr.w	r2, r3, #16
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	2200      	movs	r2, #0
 800ad82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800ad86:	2301      	movs	r3, #1
 800ad88:	e023      	b.n	800add2 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad94:	2b40      	cmp	r3, #64	@ 0x40
 800ad96:	d007      	beq.n	800ada8 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	681a      	ldr	r2, [r3, #0]
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ada6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	2200      	movs	r2, #0
 800adac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	685a      	ldr	r2, [r3, #4]
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	f042 0220 	orr.w	r2, r2, #32
 800adbe:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	685a      	ldr	r2, [r3, #4]
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f042 0202 	orr.w	r2, r2, #2
 800adce:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800add0:	2300      	movs	r3, #0
}
 800add2:	4618      	mov	r0, r3
 800add4:	3718      	adds	r7, #24
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}
 800adda:	bf00      	nop
 800addc:	0800b195 	.word	0x0800b195
 800ade0:	0800b0e9 	.word	0x0800b0e9
 800ade4:	0800b1b1 	.word	0x0800b1b1

0800ade8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b088      	sub	sp, #32
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	685b      	ldr	r3, [r3, #4]
 800adf6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	689b      	ldr	r3, [r3, #8]
 800adfe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ae00:	69bb      	ldr	r3, [r7, #24]
 800ae02:	099b      	lsrs	r3, r3, #6
 800ae04:	f003 0301 	and.w	r3, r3, #1
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d10f      	bne.n	800ae2c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ae0c:	69bb      	ldr	r3, [r7, #24]
 800ae0e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d00a      	beq.n	800ae2c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800ae16:	69fb      	ldr	r3, [r7, #28]
 800ae18:	099b      	lsrs	r3, r3, #6
 800ae1a:	f003 0301 	and.w	r3, r3, #1
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d004      	beq.n	800ae2c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	4798      	blx	r3
    return;
 800ae2a:	e0d7      	b.n	800afdc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800ae2c:	69bb      	ldr	r3, [r7, #24]
 800ae2e:	085b      	lsrs	r3, r3, #1
 800ae30:	f003 0301 	and.w	r3, r3, #1
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d00a      	beq.n	800ae4e <HAL_SPI_IRQHandler+0x66>
 800ae38:	69fb      	ldr	r3, [r7, #28]
 800ae3a:	09db      	lsrs	r3, r3, #7
 800ae3c:	f003 0301 	and.w	r3, r3, #1
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d004      	beq.n	800ae4e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	4798      	blx	r3
    return;
 800ae4c:	e0c6      	b.n	800afdc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ae4e:	69bb      	ldr	r3, [r7, #24]
 800ae50:	095b      	lsrs	r3, r3, #5
 800ae52:	f003 0301 	and.w	r3, r3, #1
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d10c      	bne.n	800ae74 <HAL_SPI_IRQHandler+0x8c>
 800ae5a:	69bb      	ldr	r3, [r7, #24]
 800ae5c:	099b      	lsrs	r3, r3, #6
 800ae5e:	f003 0301 	and.w	r3, r3, #1
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d106      	bne.n	800ae74 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800ae66:	69bb      	ldr	r3, [r7, #24]
 800ae68:	0a1b      	lsrs	r3, r3, #8
 800ae6a:	f003 0301 	and.w	r3, r3, #1
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	f000 80b4 	beq.w	800afdc <HAL_SPI_IRQHandler+0x1f4>
 800ae74:	69fb      	ldr	r3, [r7, #28]
 800ae76:	095b      	lsrs	r3, r3, #5
 800ae78:	f003 0301 	and.w	r3, r3, #1
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	f000 80ad 	beq.w	800afdc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800ae82:	69bb      	ldr	r3, [r7, #24]
 800ae84:	099b      	lsrs	r3, r3, #6
 800ae86:	f003 0301 	and.w	r3, r3, #1
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d023      	beq.n	800aed6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ae94:	b2db      	uxtb	r3, r3
 800ae96:	2b03      	cmp	r3, #3
 800ae98:	d011      	beq.n	800aebe <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae9e:	f043 0204 	orr.w	r2, r3, #4
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aea6:	2300      	movs	r3, #0
 800aea8:	617b      	str	r3, [r7, #20]
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	68db      	ldr	r3, [r3, #12]
 800aeb0:	617b      	str	r3, [r7, #20]
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	689b      	ldr	r3, [r3, #8]
 800aeb8:	617b      	str	r3, [r7, #20]
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	e00b      	b.n	800aed6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aebe:	2300      	movs	r3, #0
 800aec0:	613b      	str	r3, [r7, #16]
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	68db      	ldr	r3, [r3, #12]
 800aec8:	613b      	str	r3, [r7, #16]
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	689b      	ldr	r3, [r3, #8]
 800aed0:	613b      	str	r3, [r7, #16]
 800aed2:	693b      	ldr	r3, [r7, #16]
        return;
 800aed4:	e082      	b.n	800afdc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800aed6:	69bb      	ldr	r3, [r7, #24]
 800aed8:	095b      	lsrs	r3, r3, #5
 800aeda:	f003 0301 	and.w	r3, r3, #1
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d014      	beq.n	800af0c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aee6:	f043 0201 	orr.w	r2, r3, #1
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800aeee:	2300      	movs	r3, #0
 800aef0:	60fb      	str	r3, [r7, #12]
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	689b      	ldr	r3, [r3, #8]
 800aef8:	60fb      	str	r3, [r7, #12]
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	681a      	ldr	r2, [r3, #0]
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800af08:	601a      	str	r2, [r3, #0]
 800af0a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800af0c:	69bb      	ldr	r3, [r7, #24]
 800af0e:	0a1b      	lsrs	r3, r3, #8
 800af10:	f003 0301 	and.w	r3, r3, #1
 800af14:	2b00      	cmp	r3, #0
 800af16:	d00c      	beq.n	800af32 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af1c:	f043 0208 	orr.w	r2, r3, #8
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800af24:	2300      	movs	r3, #0
 800af26:	60bb      	str	r3, [r7, #8]
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	689b      	ldr	r3, [r3, #8]
 800af2e:	60bb      	str	r3, [r7, #8]
 800af30:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af36:	2b00      	cmp	r3, #0
 800af38:	d04f      	beq.n	800afda <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	685a      	ldr	r2, [r3, #4]
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800af48:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2201      	movs	r2, #1
 800af4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800af52:	69fb      	ldr	r3, [r7, #28]
 800af54:	f003 0302 	and.w	r3, r3, #2
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d104      	bne.n	800af66 <HAL_SPI_IRQHandler+0x17e>
 800af5c:	69fb      	ldr	r3, [r7, #28]
 800af5e:	f003 0301 	and.w	r3, r3, #1
 800af62:	2b00      	cmp	r3, #0
 800af64:	d034      	beq.n	800afd0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	685a      	ldr	r2, [r3, #4]
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	f022 0203 	bic.w	r2, r2, #3
 800af74:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d011      	beq.n	800afa2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af82:	4a18      	ldr	r2, [pc, #96]	@ (800afe4 <HAL_SPI_IRQHandler+0x1fc>)
 800af84:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af8a:	4618      	mov	r0, r3
 800af8c:	f7fc fac4 	bl	8007518 <HAL_DMA_Abort_IT>
 800af90:	4603      	mov	r3, r0
 800af92:	2b00      	cmp	r3, #0
 800af94:	d005      	beq.n	800afa2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d016      	beq.n	800afd8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afae:	4a0d      	ldr	r2, [pc, #52]	@ (800afe4 <HAL_SPI_IRQHandler+0x1fc>)
 800afb0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afb6:	4618      	mov	r0, r3
 800afb8:	f7fc faae 	bl	8007518 <HAL_DMA_Abort_IT>
 800afbc:	4603      	mov	r3, r0
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d00a      	beq.n	800afd8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afc6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800afce:	e003      	b.n	800afd8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	f7fb f871 	bl	80060b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800afd6:	e000      	b.n	800afda <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800afd8:	bf00      	nop
    return;
 800afda:	bf00      	nop
  }
}
 800afdc:	3720      	adds	r7, #32
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
 800afe2:	bf00      	nop
 800afe4:	0800b1f1 	.word	0x0800b1f1

0800afe8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800afe8:	b480      	push	{r7}
 800afea:	b083      	sub	sp, #12
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800aff0:	bf00      	nop
 800aff2:	370c      	adds	r7, #12
 800aff4:	46bd      	mov	sp, r7
 800aff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affa:	4770      	bx	lr

0800affc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800affc:	b480      	push	{r7}
 800affe:	b083      	sub	sp, #12
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800b004:	bf00      	nop
 800b006:	370c      	adds	r7, #12
 800b008:	46bd      	mov	sp, r7
 800b00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00e:	4770      	bx	lr

0800b010 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b010:	b480      	push	{r7}
 800b012:	b083      	sub	sp, #12
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800b018:	bf00      	nop
 800b01a:	370c      	adds	r7, #12
 800b01c:	46bd      	mov	sp, r7
 800b01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b022:	4770      	bx	lr

0800b024 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800b024:	b480      	push	{r7}
 800b026:	b083      	sub	sp, #12
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b032:	b2db      	uxtb	r3, r3
}
 800b034:	4618      	mov	r0, r3
 800b036:	370c      	adds	r7, #12
 800b038:	46bd      	mov	sp, r7
 800b03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03e:	4770      	bx	lr

0800b040 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b084      	sub	sp, #16
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b04c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b04e:	f7fb fef1 	bl	8006e34 <HAL_GetTick>
 800b052:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	f003 0320 	and.w	r3, r3, #32
 800b05e:	2b20      	cmp	r3, #32
 800b060:	d03c      	beq.n	800b0dc <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	685a      	ldr	r2, [r3, #4]
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f022 0220 	bic.w	r2, r2, #32
 800b070:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	689b      	ldr	r3, [r3, #8]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d10d      	bne.n	800b096 <SPI_DMAReceiveCplt+0x56>
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	685b      	ldr	r3, [r3, #4]
 800b07e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b082:	d108      	bne.n	800b096 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	685a      	ldr	r2, [r3, #4]
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f022 0203 	bic.w	r2, r2, #3
 800b092:	605a      	str	r2, [r3, #4]
 800b094:	e007      	b.n	800b0a6 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	685a      	ldr	r2, [r3, #4]
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	f022 0201 	bic.w	r2, r2, #1
 800b0a4:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b0a6:	68ba      	ldr	r2, [r7, #8]
 800b0a8:	2164      	movs	r1, #100	@ 0x64
 800b0aa:	68f8      	ldr	r0, [r7, #12]
 800b0ac:	f000 f9d4 	bl	800b458 <SPI_EndRxTransaction>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d002      	beq.n	800b0bc <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	2220      	movs	r2, #32
 800b0ba:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	2200      	movs	r2, #0
 800b0c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	2201      	movs	r2, #1
 800b0c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d003      	beq.n	800b0dc <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b0d4:	68f8      	ldr	r0, [r7, #12]
 800b0d6:	f7fa ffef 	bl	80060b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b0da:	e002      	b.n	800b0e2 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800b0dc:	68f8      	ldr	r0, [r7, #12]
 800b0de:	f7ff ff83 	bl	800afe8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b0e2:	3710      	adds	r7, #16
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b084      	sub	sp, #16
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0f4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b0f6:	f7fb fe9d 	bl	8006e34 <HAL_GetTick>
 800b0fa:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f003 0320 	and.w	r3, r3, #32
 800b106:	2b20      	cmp	r3, #32
 800b108:	d030      	beq.n	800b16c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	685a      	ldr	r2, [r3, #4]
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f022 0220 	bic.w	r2, r2, #32
 800b118:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b11a:	68ba      	ldr	r2, [r7, #8]
 800b11c:	2164      	movs	r1, #100	@ 0x64
 800b11e:	68f8      	ldr	r0, [r7, #12]
 800b120:	f000 f9f2 	bl	800b508 <SPI_EndRxTxTransaction>
 800b124:	4603      	mov	r3, r0
 800b126:	2b00      	cmp	r3, #0
 800b128:	d005      	beq.n	800b136 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b12e:	f043 0220 	orr.w	r2, r3, #32
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	685a      	ldr	r2, [r3, #4]
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f022 0203 	bic.w	r2, r2, #3
 800b144:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	2200      	movs	r2, #0
 800b14a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	2200      	movs	r2, #0
 800b150:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	2201      	movs	r2, #1
 800b158:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b160:	2b00      	cmp	r3, #0
 800b162:	d003      	beq.n	800b16c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b164:	68f8      	ldr	r0, [r7, #12]
 800b166:	f7fa ffa7 	bl	80060b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b16a:	e002      	b.n	800b172 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800b16c:	68f8      	ldr	r0, [r7, #12]
 800b16e:	f7fa ff98 	bl	80060a2 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b172:	3710      	adds	r7, #16
 800b174:	46bd      	mov	sp, r7
 800b176:	bd80      	pop	{r7, pc}

0800b178 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b084      	sub	sp, #16
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b184:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800b186:	68f8      	ldr	r0, [r7, #12]
 800b188:	f7ff ff38 	bl	800affc <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b18c:	bf00      	nop
 800b18e:	3710      	adds	r7, #16
 800b190:	46bd      	mov	sp, r7
 800b192:	bd80      	pop	{r7, pc}

0800b194 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b084      	sub	sp, #16
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1a0:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800b1a2:	68f8      	ldr	r0, [r7, #12]
 800b1a4:	f7ff ff34 	bl	800b010 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b1a8:	bf00      	nop
 800b1aa:	3710      	adds	r7, #16
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}

0800b1b0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b084      	sub	sp, #16
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1bc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	685a      	ldr	r2, [r3, #4]
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	f022 0203 	bic.w	r2, r2, #3
 800b1cc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b1d2:	f043 0210 	orr.w	r2, r3, #16
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	2201      	movs	r2, #1
 800b1de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b1e2:	68f8      	ldr	r0, [r7, #12]
 800b1e4:	f7fa ff68 	bl	80060b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b1e8:	bf00      	nop
 800b1ea:	3710      	adds	r7, #16
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b084      	sub	sp, #16
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1fc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	2200      	movs	r2, #0
 800b202:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	2200      	movs	r2, #0
 800b20a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b20c:	68f8      	ldr	r0, [r7, #12]
 800b20e:	f7fa ff53 	bl	80060b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b212:	bf00      	nop
 800b214:	3710      	adds	r7, #16
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}
	...

0800b21c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	b088      	sub	sp, #32
 800b220:	af00      	add	r7, sp, #0
 800b222:	60f8      	str	r0, [r7, #12]
 800b224:	60b9      	str	r1, [r7, #8]
 800b226:	603b      	str	r3, [r7, #0]
 800b228:	4613      	mov	r3, r2
 800b22a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b22c:	f7fb fe02 	bl	8006e34 <HAL_GetTick>
 800b230:	4602      	mov	r2, r0
 800b232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b234:	1a9b      	subs	r3, r3, r2
 800b236:	683a      	ldr	r2, [r7, #0]
 800b238:	4413      	add	r3, r2
 800b23a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b23c:	f7fb fdfa 	bl	8006e34 <HAL_GetTick>
 800b240:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b242:	4b39      	ldr	r3, [pc, #228]	@ (800b328 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	015b      	lsls	r3, r3, #5
 800b248:	0d1b      	lsrs	r3, r3, #20
 800b24a:	69fa      	ldr	r2, [r7, #28]
 800b24c:	fb02 f303 	mul.w	r3, r2, r3
 800b250:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b252:	e054      	b.n	800b2fe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b25a:	d050      	beq.n	800b2fe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b25c:	f7fb fdea 	bl	8006e34 <HAL_GetTick>
 800b260:	4602      	mov	r2, r0
 800b262:	69bb      	ldr	r3, [r7, #24]
 800b264:	1ad3      	subs	r3, r2, r3
 800b266:	69fa      	ldr	r2, [r7, #28]
 800b268:	429a      	cmp	r2, r3
 800b26a:	d902      	bls.n	800b272 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b26c:	69fb      	ldr	r3, [r7, #28]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d13d      	bne.n	800b2ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	685a      	ldr	r2, [r3, #4]
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b280:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	685b      	ldr	r3, [r3, #4]
 800b286:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b28a:	d111      	bne.n	800b2b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	689b      	ldr	r3, [r3, #8]
 800b290:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b294:	d004      	beq.n	800b2a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	689b      	ldr	r3, [r3, #8]
 800b29a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b29e:	d107      	bne.n	800b2b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	681a      	ldr	r2, [r3, #0]
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b2ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b2b8:	d10f      	bne.n	800b2da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	681a      	ldr	r2, [r3, #0]
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b2c8:	601a      	str	r2, [r3, #0]
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	681a      	ldr	r2, [r3, #0]
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b2d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	2201      	movs	r2, #1
 800b2de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b2ea:	2303      	movs	r3, #3
 800b2ec:	e017      	b.n	800b31e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b2ee:	697b      	ldr	r3, [r7, #20]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d101      	bne.n	800b2f8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	3b01      	subs	r3, #1
 800b2fc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	689a      	ldr	r2, [r3, #8]
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	4013      	ands	r3, r2
 800b308:	68ba      	ldr	r2, [r7, #8]
 800b30a:	429a      	cmp	r2, r3
 800b30c:	bf0c      	ite	eq
 800b30e:	2301      	moveq	r3, #1
 800b310:	2300      	movne	r3, #0
 800b312:	b2db      	uxtb	r3, r3
 800b314:	461a      	mov	r2, r3
 800b316:	79fb      	ldrb	r3, [r7, #7]
 800b318:	429a      	cmp	r2, r3
 800b31a:	d19b      	bne.n	800b254 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b31c:	2300      	movs	r3, #0
}
 800b31e:	4618      	mov	r0, r3
 800b320:	3720      	adds	r7, #32
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}
 800b326:	bf00      	nop
 800b328:	20000014 	.word	0x20000014

0800b32c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b08a      	sub	sp, #40	@ 0x28
 800b330:	af00      	add	r7, sp, #0
 800b332:	60f8      	str	r0, [r7, #12]
 800b334:	60b9      	str	r1, [r7, #8]
 800b336:	607a      	str	r2, [r7, #4]
 800b338:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b33a:	2300      	movs	r3, #0
 800b33c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b33e:	f7fb fd79 	bl	8006e34 <HAL_GetTick>
 800b342:	4602      	mov	r2, r0
 800b344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b346:	1a9b      	subs	r3, r3, r2
 800b348:	683a      	ldr	r2, [r7, #0]
 800b34a:	4413      	add	r3, r2
 800b34c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b34e:	f7fb fd71 	bl	8006e34 <HAL_GetTick>
 800b352:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	330c      	adds	r3, #12
 800b35a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b35c:	4b3d      	ldr	r3, [pc, #244]	@ (800b454 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b35e:	681a      	ldr	r2, [r3, #0]
 800b360:	4613      	mov	r3, r2
 800b362:	009b      	lsls	r3, r3, #2
 800b364:	4413      	add	r3, r2
 800b366:	00da      	lsls	r2, r3, #3
 800b368:	1ad3      	subs	r3, r2, r3
 800b36a:	0d1b      	lsrs	r3, r3, #20
 800b36c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b36e:	fb02 f303 	mul.w	r3, r2, r3
 800b372:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b374:	e060      	b.n	800b438 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b37c:	d107      	bne.n	800b38e <SPI_WaitFifoStateUntilTimeout+0x62>
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d104      	bne.n	800b38e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b384:	69fb      	ldr	r3, [r7, #28]
 800b386:	781b      	ldrb	r3, [r3, #0]
 800b388:	b2db      	uxtb	r3, r3
 800b38a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b38c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b394:	d050      	beq.n	800b438 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b396:	f7fb fd4d 	bl	8006e34 <HAL_GetTick>
 800b39a:	4602      	mov	r2, r0
 800b39c:	6a3b      	ldr	r3, [r7, #32]
 800b39e:	1ad3      	subs	r3, r2, r3
 800b3a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3a2:	429a      	cmp	r2, r3
 800b3a4:	d902      	bls.n	800b3ac <SPI_WaitFifoStateUntilTimeout+0x80>
 800b3a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d13d      	bne.n	800b428 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	685a      	ldr	r2, [r3, #4]
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b3ba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	685b      	ldr	r3, [r3, #4]
 800b3c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b3c4:	d111      	bne.n	800b3ea <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b3ce:	d004      	beq.n	800b3da <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	689b      	ldr	r3, [r3, #8]
 800b3d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3d8:	d107      	bne.n	800b3ea <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	681a      	ldr	r2, [r3, #0]
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b3e8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b3f2:	d10f      	bne.n	800b414 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	681a      	ldr	r2, [r3, #0]
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b402:	601a      	str	r2, [r3, #0]
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	681a      	ldr	r2, [r3, #0]
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b412:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	2201      	movs	r2, #1
 800b418:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	2200      	movs	r2, #0
 800b420:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b424:	2303      	movs	r3, #3
 800b426:	e010      	b.n	800b44a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b428:	69bb      	ldr	r3, [r7, #24]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d101      	bne.n	800b432 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800b42e:	2300      	movs	r3, #0
 800b430:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800b432:	69bb      	ldr	r3, [r7, #24]
 800b434:	3b01      	subs	r3, #1
 800b436:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	689a      	ldr	r2, [r3, #8]
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	4013      	ands	r3, r2
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	429a      	cmp	r2, r3
 800b446:	d196      	bne.n	800b376 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800b448:	2300      	movs	r3, #0
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	3728      	adds	r7, #40	@ 0x28
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}
 800b452:	bf00      	nop
 800b454:	20000014 	.word	0x20000014

0800b458 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b086      	sub	sp, #24
 800b45c:	af02      	add	r7, sp, #8
 800b45e:	60f8      	str	r0, [r7, #12]
 800b460:	60b9      	str	r1, [r7, #8]
 800b462:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	685b      	ldr	r3, [r3, #4]
 800b468:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b46c:	d111      	bne.n	800b492 <SPI_EndRxTransaction+0x3a>
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	689b      	ldr	r3, [r3, #8]
 800b472:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b476:	d004      	beq.n	800b482 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	689b      	ldr	r3, [r3, #8]
 800b47c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b480:	d107      	bne.n	800b492 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	681a      	ldr	r2, [r3, #0]
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b490:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	9300      	str	r3, [sp, #0]
 800b496:	68bb      	ldr	r3, [r7, #8]
 800b498:	2200      	movs	r2, #0
 800b49a:	2180      	movs	r1, #128	@ 0x80
 800b49c:	68f8      	ldr	r0, [r7, #12]
 800b49e:	f7ff febd 	bl	800b21c <SPI_WaitFlagStateUntilTimeout>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d007      	beq.n	800b4b8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4ac:	f043 0220 	orr.w	r2, r3, #32
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b4b4:	2303      	movs	r3, #3
 800b4b6:	e023      	b.n	800b500 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	685b      	ldr	r3, [r3, #4]
 800b4bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b4c0:	d11d      	bne.n	800b4fe <SPI_EndRxTransaction+0xa6>
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	689b      	ldr	r3, [r3, #8]
 800b4c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b4ca:	d004      	beq.n	800b4d6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	689b      	ldr	r3, [r3, #8]
 800b4d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4d4:	d113      	bne.n	800b4fe <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	9300      	str	r3, [sp, #0]
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	2200      	movs	r2, #0
 800b4de:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b4e2:	68f8      	ldr	r0, [r7, #12]
 800b4e4:	f7ff ff22 	bl	800b32c <SPI_WaitFifoStateUntilTimeout>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d007      	beq.n	800b4fe <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4f2:	f043 0220 	orr.w	r2, r3, #32
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b4fa:	2303      	movs	r3, #3
 800b4fc:	e000      	b.n	800b500 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800b4fe:	2300      	movs	r3, #0
}
 800b500:	4618      	mov	r0, r3
 800b502:	3710      	adds	r7, #16
 800b504:	46bd      	mov	sp, r7
 800b506:	bd80      	pop	{r7, pc}

0800b508 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b086      	sub	sp, #24
 800b50c:	af02      	add	r7, sp, #8
 800b50e:	60f8      	str	r0, [r7, #12]
 800b510:	60b9      	str	r1, [r7, #8]
 800b512:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	9300      	str	r3, [sp, #0]
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	2200      	movs	r2, #0
 800b51c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800b520:	68f8      	ldr	r0, [r7, #12]
 800b522:	f7ff ff03 	bl	800b32c <SPI_WaitFifoStateUntilTimeout>
 800b526:	4603      	mov	r3, r0
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d007      	beq.n	800b53c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b530:	f043 0220 	orr.w	r2, r3, #32
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b538:	2303      	movs	r3, #3
 800b53a:	e027      	b.n	800b58c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	9300      	str	r3, [sp, #0]
 800b540:	68bb      	ldr	r3, [r7, #8]
 800b542:	2200      	movs	r2, #0
 800b544:	2180      	movs	r1, #128	@ 0x80
 800b546:	68f8      	ldr	r0, [r7, #12]
 800b548:	f7ff fe68 	bl	800b21c <SPI_WaitFlagStateUntilTimeout>
 800b54c:	4603      	mov	r3, r0
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d007      	beq.n	800b562 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b556:	f043 0220 	orr.w	r2, r3, #32
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b55e:	2303      	movs	r3, #3
 800b560:	e014      	b.n	800b58c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	9300      	str	r3, [sp, #0]
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	2200      	movs	r2, #0
 800b56a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b56e:	68f8      	ldr	r0, [r7, #12]
 800b570:	f7ff fedc 	bl	800b32c <SPI_WaitFifoStateUntilTimeout>
 800b574:	4603      	mov	r3, r0
 800b576:	2b00      	cmp	r3, #0
 800b578:	d007      	beq.n	800b58a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b57e:	f043 0220 	orr.w	r2, r3, #32
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b586:	2303      	movs	r3, #3
 800b588:	e000      	b.n	800b58c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b58a:	2300      	movs	r3, #0
}
 800b58c:	4618      	mov	r0, r3
 800b58e:	3710      	adds	r7, #16
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}

0800b594 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b082      	sub	sp, #8
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d101      	bne.n	800b5a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	e0e6      	b.n	800b774 <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	4a74      	ldr	r2, [pc, #464]	@ (800b77c <HAL_TIM_Base_Init+0x1e8>)
 800b5ac:	4293      	cmp	r3, r2
 800b5ae:	d036      	beq.n	800b61e <HAL_TIM_Base_Init+0x8a>
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5b8:	d031      	beq.n	800b61e <HAL_TIM_Base_Init+0x8a>
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	4a70      	ldr	r2, [pc, #448]	@ (800b780 <HAL_TIM_Base_Init+0x1ec>)
 800b5c0:	4293      	cmp	r3, r2
 800b5c2:	d02c      	beq.n	800b61e <HAL_TIM_Base_Init+0x8a>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	4a6e      	ldr	r2, [pc, #440]	@ (800b784 <HAL_TIM_Base_Init+0x1f0>)
 800b5ca:	4293      	cmp	r3, r2
 800b5cc:	d027      	beq.n	800b61e <HAL_TIM_Base_Init+0x8a>
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	4a6d      	ldr	r2, [pc, #436]	@ (800b788 <HAL_TIM_Base_Init+0x1f4>)
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d022      	beq.n	800b61e <HAL_TIM_Base_Init+0x8a>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	4a6b      	ldr	r2, [pc, #428]	@ (800b78c <HAL_TIM_Base_Init+0x1f8>)
 800b5de:	4293      	cmp	r3, r2
 800b5e0:	d01d      	beq.n	800b61e <HAL_TIM_Base_Init+0x8a>
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	4a6a      	ldr	r2, [pc, #424]	@ (800b790 <HAL_TIM_Base_Init+0x1fc>)
 800b5e8:	4293      	cmp	r3, r2
 800b5ea:	d018      	beq.n	800b61e <HAL_TIM_Base_Init+0x8a>
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	4a68      	ldr	r2, [pc, #416]	@ (800b794 <HAL_TIM_Base_Init+0x200>)
 800b5f2:	4293      	cmp	r3, r2
 800b5f4:	d013      	beq.n	800b61e <HAL_TIM_Base_Init+0x8a>
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	4a67      	ldr	r2, [pc, #412]	@ (800b798 <HAL_TIM_Base_Init+0x204>)
 800b5fc:	4293      	cmp	r3, r2
 800b5fe:	d00e      	beq.n	800b61e <HAL_TIM_Base_Init+0x8a>
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	4a65      	ldr	r2, [pc, #404]	@ (800b79c <HAL_TIM_Base_Init+0x208>)
 800b606:	4293      	cmp	r3, r2
 800b608:	d009      	beq.n	800b61e <HAL_TIM_Base_Init+0x8a>
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	4a64      	ldr	r2, [pc, #400]	@ (800b7a0 <HAL_TIM_Base_Init+0x20c>)
 800b610:	4293      	cmp	r3, r2
 800b612:	d004      	beq.n	800b61e <HAL_TIM_Base_Init+0x8a>
 800b614:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800b618:	4862      	ldr	r0, [pc, #392]	@ (800b7a4 <HAL_TIM_Base_Init+0x210>)
 800b61a:	f7fa fde1 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	689b      	ldr	r3, [r3, #8]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d014      	beq.n	800b650 <HAL_TIM_Base_Init+0xbc>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	689b      	ldr	r3, [r3, #8]
 800b62a:	2b10      	cmp	r3, #16
 800b62c:	d010      	beq.n	800b650 <HAL_TIM_Base_Init+0xbc>
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	689b      	ldr	r3, [r3, #8]
 800b632:	2b20      	cmp	r3, #32
 800b634:	d00c      	beq.n	800b650 <HAL_TIM_Base_Init+0xbc>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	689b      	ldr	r3, [r3, #8]
 800b63a:	2b40      	cmp	r3, #64	@ 0x40
 800b63c:	d008      	beq.n	800b650 <HAL_TIM_Base_Init+0xbc>
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	689b      	ldr	r3, [r3, #8]
 800b642:	2b60      	cmp	r3, #96	@ 0x60
 800b644:	d004      	beq.n	800b650 <HAL_TIM_Base_Init+0xbc>
 800b646:	f240 1117 	movw	r1, #279	@ 0x117
 800b64a:	4856      	ldr	r0, [pc, #344]	@ (800b7a4 <HAL_TIM_Base_Init+0x210>)
 800b64c:	f7fa fdc8 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	691b      	ldr	r3, [r3, #16]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d00e      	beq.n	800b676 <HAL_TIM_Base_Init+0xe2>
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	691b      	ldr	r3, [r3, #16]
 800b65c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b660:	d009      	beq.n	800b676 <HAL_TIM_Base_Init+0xe2>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	691b      	ldr	r3, [r3, #16]
 800b666:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b66a:	d004      	beq.n	800b676 <HAL_TIM_Base_Init+0xe2>
 800b66c:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800b670:	484c      	ldr	r0, [pc, #304]	@ (800b7a4 <HAL_TIM_Base_Init+0x210>)
 800b672:	f7fa fdb5 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b67e:	d004      	beq.n	800b68a <HAL_TIM_Base_Init+0xf6>
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	4a40      	ldr	r2, [pc, #256]	@ (800b788 <HAL_TIM_Base_Init+0x1f4>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d107      	bne.n	800b69a <HAL_TIM_Base_Init+0x106>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	68db      	ldr	r3, [r3, #12]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	bf14      	ite	ne
 800b692:	2301      	movne	r3, #1
 800b694:	2300      	moveq	r3, #0
 800b696:	b2db      	uxtb	r3, r3
 800b698:	e00e      	b.n	800b6b8 <HAL_TIM_Base_Init+0x124>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	68db      	ldr	r3, [r3, #12]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d006      	beq.n	800b6b0 <HAL_TIM_Base_Init+0x11c>
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	68db      	ldr	r3, [r3, #12]
 800b6a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b6aa:	d201      	bcs.n	800b6b0 <HAL_TIM_Base_Init+0x11c>
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	e000      	b.n	800b6b2 <HAL_TIM_Base_Init+0x11e>
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	f003 0301 	and.w	r3, r3, #1
 800b6b6:	b2db      	uxtb	r3, r3
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d104      	bne.n	800b6c6 <HAL_TIM_Base_Init+0x132>
 800b6bc:	f240 1119 	movw	r1, #281	@ 0x119
 800b6c0:	4838      	ldr	r0, [pc, #224]	@ (800b7a4 <HAL_TIM_Base_Init+0x210>)
 800b6c2:	f7fa fd8d 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	699b      	ldr	r3, [r3, #24]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d008      	beq.n	800b6e0 <HAL_TIM_Base_Init+0x14c>
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	699b      	ldr	r3, [r3, #24]
 800b6d2:	2b80      	cmp	r3, #128	@ 0x80
 800b6d4:	d004      	beq.n	800b6e0 <HAL_TIM_Base_Init+0x14c>
 800b6d6:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800b6da:	4832      	ldr	r0, [pc, #200]	@ (800b7a4 <HAL_TIM_Base_Init+0x210>)
 800b6dc:	f7fa fd80 	bl	80061e0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6e6:	b2db      	uxtb	r3, r3
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d106      	bne.n	800b6fa <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b6f4:	6878      	ldr	r0, [r7, #4]
 800b6f6:	f7fb f9d1 	bl	8006a9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2202      	movs	r2, #2
 800b6fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681a      	ldr	r2, [r3, #0]
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	3304      	adds	r3, #4
 800b70a:	4619      	mov	r1, r3
 800b70c:	4610      	mov	r0, r2
 800b70e:	f001 ff43 	bl	800d598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2201      	movs	r2, #1
 800b716:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2201      	movs	r2, #1
 800b71e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	2201      	movs	r2, #1
 800b726:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2201      	movs	r2, #1
 800b72e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2201      	movs	r2, #1
 800b736:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2201      	movs	r2, #1
 800b73e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	2201      	movs	r2, #1
 800b746:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2201      	movs	r2, #1
 800b74e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2201      	movs	r2, #1
 800b756:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	2201      	movs	r2, #1
 800b75e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	2201      	movs	r2, #1
 800b766:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2201      	movs	r2, #1
 800b76e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b772:	2300      	movs	r3, #0
}
 800b774:	4618      	mov	r0, r3
 800b776:	3708      	adds	r7, #8
 800b778:	46bd      	mov	sp, r7
 800b77a:	bd80      	pop	{r7, pc}
 800b77c:	40012c00 	.word	0x40012c00
 800b780:	40000400 	.word	0x40000400
 800b784:	40000800 	.word	0x40000800
 800b788:	40000c00 	.word	0x40000c00
 800b78c:	40001000 	.word	0x40001000
 800b790:	40001400 	.word	0x40001400
 800b794:	40013400 	.word	0x40013400
 800b798:	40014000 	.word	0x40014000
 800b79c:	40014400 	.word	0x40014400
 800b7a0:	40014800 	.word	0x40014800
 800b7a4:	08010fe4 	.word	0x08010fe4

0800b7a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b084      	sub	sp, #16
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	4a4a      	ldr	r2, [pc, #296]	@ (800b8e0 <HAL_TIM_Base_Start_IT+0x138>)
 800b7b6:	4293      	cmp	r3, r2
 800b7b8:	d036      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x80>
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7c2:	d031      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x80>
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	4a46      	ldr	r2, [pc, #280]	@ (800b8e4 <HAL_TIM_Base_Start_IT+0x13c>)
 800b7ca:	4293      	cmp	r3, r2
 800b7cc:	d02c      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x80>
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	4a45      	ldr	r2, [pc, #276]	@ (800b8e8 <HAL_TIM_Base_Start_IT+0x140>)
 800b7d4:	4293      	cmp	r3, r2
 800b7d6:	d027      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x80>
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	4a43      	ldr	r2, [pc, #268]	@ (800b8ec <HAL_TIM_Base_Start_IT+0x144>)
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d022      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x80>
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	4a42      	ldr	r2, [pc, #264]	@ (800b8f0 <HAL_TIM_Base_Start_IT+0x148>)
 800b7e8:	4293      	cmp	r3, r2
 800b7ea:	d01d      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x80>
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	4a40      	ldr	r2, [pc, #256]	@ (800b8f4 <HAL_TIM_Base_Start_IT+0x14c>)
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d018      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x80>
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	4a3f      	ldr	r2, [pc, #252]	@ (800b8f8 <HAL_TIM_Base_Start_IT+0x150>)
 800b7fc:	4293      	cmp	r3, r2
 800b7fe:	d013      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x80>
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	4a3d      	ldr	r2, [pc, #244]	@ (800b8fc <HAL_TIM_Base_Start_IT+0x154>)
 800b806:	4293      	cmp	r3, r2
 800b808:	d00e      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x80>
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	4a3c      	ldr	r2, [pc, #240]	@ (800b900 <HAL_TIM_Base_Start_IT+0x158>)
 800b810:	4293      	cmp	r3, r2
 800b812:	d009      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x80>
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	4a3a      	ldr	r2, [pc, #232]	@ (800b904 <HAL_TIM_Base_Start_IT+0x15c>)
 800b81a:	4293      	cmp	r3, r2
 800b81c:	d004      	beq.n	800b828 <HAL_TIM_Base_Start_IT+0x80>
 800b81e:	f240 11d3 	movw	r1, #467	@ 0x1d3
 800b822:	4839      	ldr	r0, [pc, #228]	@ (800b908 <HAL_TIM_Base_Start_IT+0x160>)
 800b824:	f7fa fcdc 	bl	80061e0 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b82e:	b2db      	uxtb	r3, r3
 800b830:	2b01      	cmp	r3, #1
 800b832:	d001      	beq.n	800b838 <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 800b834:	2301      	movs	r3, #1
 800b836:	e04f      	b.n	800b8d8 <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2202      	movs	r2, #2
 800b83c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	68da      	ldr	r2, [r3, #12]
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	f042 0201 	orr.w	r2, r2, #1
 800b84e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	4a22      	ldr	r2, [pc, #136]	@ (800b8e0 <HAL_TIM_Base_Start_IT+0x138>)
 800b856:	4293      	cmp	r3, r2
 800b858:	d01d      	beq.n	800b896 <HAL_TIM_Base_Start_IT+0xee>
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b862:	d018      	beq.n	800b896 <HAL_TIM_Base_Start_IT+0xee>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4a1e      	ldr	r2, [pc, #120]	@ (800b8e4 <HAL_TIM_Base_Start_IT+0x13c>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d013      	beq.n	800b896 <HAL_TIM_Base_Start_IT+0xee>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4a1d      	ldr	r2, [pc, #116]	@ (800b8e8 <HAL_TIM_Base_Start_IT+0x140>)
 800b874:	4293      	cmp	r3, r2
 800b876:	d00e      	beq.n	800b896 <HAL_TIM_Base_Start_IT+0xee>
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	4a1b      	ldr	r2, [pc, #108]	@ (800b8ec <HAL_TIM_Base_Start_IT+0x144>)
 800b87e:	4293      	cmp	r3, r2
 800b880:	d009      	beq.n	800b896 <HAL_TIM_Base_Start_IT+0xee>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	4a1c      	ldr	r2, [pc, #112]	@ (800b8f8 <HAL_TIM_Base_Start_IT+0x150>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d004      	beq.n	800b896 <HAL_TIM_Base_Start_IT+0xee>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	4a1a      	ldr	r2, [pc, #104]	@ (800b8fc <HAL_TIM_Base_Start_IT+0x154>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d115      	bne.n	800b8c2 <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	689a      	ldr	r2, [r3, #8]
 800b89c:	4b1b      	ldr	r3, [pc, #108]	@ (800b90c <HAL_TIM_Base_Start_IT+0x164>)
 800b89e:	4013      	ands	r3, r2
 800b8a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	2b06      	cmp	r3, #6
 800b8a6:	d015      	beq.n	800b8d4 <HAL_TIM_Base_Start_IT+0x12c>
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b8ae:	d011      	beq.n	800b8d4 <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	681a      	ldr	r2, [r3, #0]
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	f042 0201 	orr.w	r2, r2, #1
 800b8be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8c0:	e008      	b.n	800b8d4 <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	681a      	ldr	r2, [r3, #0]
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	f042 0201 	orr.w	r2, r2, #1
 800b8d0:	601a      	str	r2, [r3, #0]
 800b8d2:	e000      	b.n	800b8d6 <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b8d6:	2300      	movs	r3, #0
}
 800b8d8:	4618      	mov	r0, r3
 800b8da:	3710      	adds	r7, #16
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	bd80      	pop	{r7, pc}
 800b8e0:	40012c00 	.word	0x40012c00
 800b8e4:	40000400 	.word	0x40000400
 800b8e8:	40000800 	.word	0x40000800
 800b8ec:	40000c00 	.word	0x40000c00
 800b8f0:	40001000 	.word	0x40001000
 800b8f4:	40001400 	.word	0x40001400
 800b8f8:	40013400 	.word	0x40013400
 800b8fc:	40014000 	.word	0x40014000
 800b900:	40014400 	.word	0x40014400
 800b904:	40014800 	.word	0x40014800
 800b908:	08010fe4 	.word	0x08010fe4
 800b90c:	00010007 	.word	0x00010007

0800b910 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b082      	sub	sp, #8
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	4a31      	ldr	r2, [pc, #196]	@ (800b9e4 <HAL_TIM_Base_Stop_IT+0xd4>)
 800b91e:	4293      	cmp	r3, r2
 800b920:	d036      	beq.n	800b990 <HAL_TIM_Base_Stop_IT+0x80>
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b92a:	d031      	beq.n	800b990 <HAL_TIM_Base_Stop_IT+0x80>
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	4a2d      	ldr	r2, [pc, #180]	@ (800b9e8 <HAL_TIM_Base_Stop_IT+0xd8>)
 800b932:	4293      	cmp	r3, r2
 800b934:	d02c      	beq.n	800b990 <HAL_TIM_Base_Stop_IT+0x80>
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	4a2c      	ldr	r2, [pc, #176]	@ (800b9ec <HAL_TIM_Base_Stop_IT+0xdc>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d027      	beq.n	800b990 <HAL_TIM_Base_Stop_IT+0x80>
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	4a2a      	ldr	r2, [pc, #168]	@ (800b9f0 <HAL_TIM_Base_Stop_IT+0xe0>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d022      	beq.n	800b990 <HAL_TIM_Base_Stop_IT+0x80>
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	4a29      	ldr	r2, [pc, #164]	@ (800b9f4 <HAL_TIM_Base_Stop_IT+0xe4>)
 800b950:	4293      	cmp	r3, r2
 800b952:	d01d      	beq.n	800b990 <HAL_TIM_Base_Stop_IT+0x80>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	4a27      	ldr	r2, [pc, #156]	@ (800b9f8 <HAL_TIM_Base_Stop_IT+0xe8>)
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d018      	beq.n	800b990 <HAL_TIM_Base_Stop_IT+0x80>
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	4a26      	ldr	r2, [pc, #152]	@ (800b9fc <HAL_TIM_Base_Stop_IT+0xec>)
 800b964:	4293      	cmp	r3, r2
 800b966:	d013      	beq.n	800b990 <HAL_TIM_Base_Stop_IT+0x80>
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	4a24      	ldr	r2, [pc, #144]	@ (800ba00 <HAL_TIM_Base_Stop_IT+0xf0>)
 800b96e:	4293      	cmp	r3, r2
 800b970:	d00e      	beq.n	800b990 <HAL_TIM_Base_Stop_IT+0x80>
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	4a23      	ldr	r2, [pc, #140]	@ (800ba04 <HAL_TIM_Base_Stop_IT+0xf4>)
 800b978:	4293      	cmp	r3, r2
 800b97a:	d009      	beq.n	800b990 <HAL_TIM_Base_Stop_IT+0x80>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	4a21      	ldr	r2, [pc, #132]	@ (800ba08 <HAL_TIM_Base_Stop_IT+0xf8>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d004      	beq.n	800b990 <HAL_TIM_Base_Stop_IT+0x80>
 800b986:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800b98a:	4820      	ldr	r0, [pc, #128]	@ (800ba0c <HAL_TIM_Base_Stop_IT+0xfc>)
 800b98c:	f7fa fc28 	bl	80061e0 <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	68da      	ldr	r2, [r3, #12]
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	f022 0201 	bic.w	r2, r2, #1
 800b99e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	6a1a      	ldr	r2, [r3, #32]
 800b9a6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b9aa:	4013      	ands	r3, r2
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d10f      	bne.n	800b9d0 <HAL_TIM_Base_Stop_IT+0xc0>
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	6a1a      	ldr	r2, [r3, #32]
 800b9b6:	f240 4344 	movw	r3, #1092	@ 0x444
 800b9ba:	4013      	ands	r3, r2
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d107      	bne.n	800b9d0 <HAL_TIM_Base_Stop_IT+0xc0>
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	f022 0201 	bic.w	r2, r2, #1
 800b9ce:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2201      	movs	r2, #1
 800b9d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b9d8:	2300      	movs	r3, #0
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3708      	adds	r7, #8
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}
 800b9e2:	bf00      	nop
 800b9e4:	40012c00 	.word	0x40012c00
 800b9e8:	40000400 	.word	0x40000400
 800b9ec:	40000800 	.word	0x40000800
 800b9f0:	40000c00 	.word	0x40000c00
 800b9f4:	40001000 	.word	0x40001000
 800b9f8:	40001400 	.word	0x40001400
 800b9fc:	40013400 	.word	0x40013400
 800ba00:	40014000 	.word	0x40014000
 800ba04:	40014400 	.word	0x40014400
 800ba08:	40014800 	.word	0x40014800
 800ba0c:	08010fe4 	.word	0x08010fe4

0800ba10 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b082      	sub	sp, #8
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d101      	bne.n	800ba22 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ba1e:	2301      	movs	r3, #1
 800ba20:	e0e6      	b.n	800bbf0 <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	4a74      	ldr	r2, [pc, #464]	@ (800bbf8 <HAL_TIM_PWM_Init+0x1e8>)
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d036      	beq.n	800ba9a <HAL_TIM_PWM_Init+0x8a>
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba34:	d031      	beq.n	800ba9a <HAL_TIM_PWM_Init+0x8a>
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	4a70      	ldr	r2, [pc, #448]	@ (800bbfc <HAL_TIM_PWM_Init+0x1ec>)
 800ba3c:	4293      	cmp	r3, r2
 800ba3e:	d02c      	beq.n	800ba9a <HAL_TIM_PWM_Init+0x8a>
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	4a6e      	ldr	r2, [pc, #440]	@ (800bc00 <HAL_TIM_PWM_Init+0x1f0>)
 800ba46:	4293      	cmp	r3, r2
 800ba48:	d027      	beq.n	800ba9a <HAL_TIM_PWM_Init+0x8a>
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	4a6d      	ldr	r2, [pc, #436]	@ (800bc04 <HAL_TIM_PWM_Init+0x1f4>)
 800ba50:	4293      	cmp	r3, r2
 800ba52:	d022      	beq.n	800ba9a <HAL_TIM_PWM_Init+0x8a>
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	4a6b      	ldr	r2, [pc, #428]	@ (800bc08 <HAL_TIM_PWM_Init+0x1f8>)
 800ba5a:	4293      	cmp	r3, r2
 800ba5c:	d01d      	beq.n	800ba9a <HAL_TIM_PWM_Init+0x8a>
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	4a6a      	ldr	r2, [pc, #424]	@ (800bc0c <HAL_TIM_PWM_Init+0x1fc>)
 800ba64:	4293      	cmp	r3, r2
 800ba66:	d018      	beq.n	800ba9a <HAL_TIM_PWM_Init+0x8a>
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	4a68      	ldr	r2, [pc, #416]	@ (800bc10 <HAL_TIM_PWM_Init+0x200>)
 800ba6e:	4293      	cmp	r3, r2
 800ba70:	d013      	beq.n	800ba9a <HAL_TIM_PWM_Init+0x8a>
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	4a67      	ldr	r2, [pc, #412]	@ (800bc14 <HAL_TIM_PWM_Init+0x204>)
 800ba78:	4293      	cmp	r3, r2
 800ba7a:	d00e      	beq.n	800ba9a <HAL_TIM_PWM_Init+0x8a>
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	4a65      	ldr	r2, [pc, #404]	@ (800bc18 <HAL_TIM_PWM_Init+0x208>)
 800ba82:	4293      	cmp	r3, r2
 800ba84:	d009      	beq.n	800ba9a <HAL_TIM_PWM_Init+0x8a>
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	4a64      	ldr	r2, [pc, #400]	@ (800bc1c <HAL_TIM_PWM_Init+0x20c>)
 800ba8c:	4293      	cmp	r3, r2
 800ba8e:	d004      	beq.n	800ba9a <HAL_TIM_PWM_Init+0x8a>
 800ba90:	f240 5133 	movw	r1, #1331	@ 0x533
 800ba94:	4862      	ldr	r0, [pc, #392]	@ (800bc20 <HAL_TIM_PWM_Init+0x210>)
 800ba96:	f7fa fba3 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	689b      	ldr	r3, [r3, #8]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d014      	beq.n	800bacc <HAL_TIM_PWM_Init+0xbc>
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	689b      	ldr	r3, [r3, #8]
 800baa6:	2b10      	cmp	r3, #16
 800baa8:	d010      	beq.n	800bacc <HAL_TIM_PWM_Init+0xbc>
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	689b      	ldr	r3, [r3, #8]
 800baae:	2b20      	cmp	r3, #32
 800bab0:	d00c      	beq.n	800bacc <HAL_TIM_PWM_Init+0xbc>
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	689b      	ldr	r3, [r3, #8]
 800bab6:	2b40      	cmp	r3, #64	@ 0x40
 800bab8:	d008      	beq.n	800bacc <HAL_TIM_PWM_Init+0xbc>
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	689b      	ldr	r3, [r3, #8]
 800babe:	2b60      	cmp	r3, #96	@ 0x60
 800bac0:	d004      	beq.n	800bacc <HAL_TIM_PWM_Init+0xbc>
 800bac2:	f240 5134 	movw	r1, #1332	@ 0x534
 800bac6:	4856      	ldr	r0, [pc, #344]	@ (800bc20 <HAL_TIM_PWM_Init+0x210>)
 800bac8:	f7fa fb8a 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	691b      	ldr	r3, [r3, #16]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d00e      	beq.n	800baf2 <HAL_TIM_PWM_Init+0xe2>
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	691b      	ldr	r3, [r3, #16]
 800bad8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800badc:	d009      	beq.n	800baf2 <HAL_TIM_PWM_Init+0xe2>
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	691b      	ldr	r3, [r3, #16]
 800bae2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bae6:	d004      	beq.n	800baf2 <HAL_TIM_PWM_Init+0xe2>
 800bae8:	f240 5135 	movw	r1, #1333	@ 0x535
 800baec:	484c      	ldr	r0, [pc, #304]	@ (800bc20 <HAL_TIM_PWM_Init+0x210>)
 800baee:	f7fa fb77 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bafa:	d004      	beq.n	800bb06 <HAL_TIM_PWM_Init+0xf6>
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	4a40      	ldr	r2, [pc, #256]	@ (800bc04 <HAL_TIM_PWM_Init+0x1f4>)
 800bb02:	4293      	cmp	r3, r2
 800bb04:	d107      	bne.n	800bb16 <HAL_TIM_PWM_Init+0x106>
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	68db      	ldr	r3, [r3, #12]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	bf14      	ite	ne
 800bb0e:	2301      	movne	r3, #1
 800bb10:	2300      	moveq	r3, #0
 800bb12:	b2db      	uxtb	r3, r3
 800bb14:	e00e      	b.n	800bb34 <HAL_TIM_PWM_Init+0x124>
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	68db      	ldr	r3, [r3, #12]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d006      	beq.n	800bb2c <HAL_TIM_PWM_Init+0x11c>
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	68db      	ldr	r3, [r3, #12]
 800bb22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb26:	d201      	bcs.n	800bb2c <HAL_TIM_PWM_Init+0x11c>
 800bb28:	2301      	movs	r3, #1
 800bb2a:	e000      	b.n	800bb2e <HAL_TIM_PWM_Init+0x11e>
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	f003 0301 	and.w	r3, r3, #1
 800bb32:	b2db      	uxtb	r3, r3
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d104      	bne.n	800bb42 <HAL_TIM_PWM_Init+0x132>
 800bb38:	f240 5136 	movw	r1, #1334	@ 0x536
 800bb3c:	4838      	ldr	r0, [pc, #224]	@ (800bc20 <HAL_TIM_PWM_Init+0x210>)
 800bb3e:	f7fa fb4f 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	699b      	ldr	r3, [r3, #24]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d008      	beq.n	800bb5c <HAL_TIM_PWM_Init+0x14c>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	699b      	ldr	r3, [r3, #24]
 800bb4e:	2b80      	cmp	r3, #128	@ 0x80
 800bb50:	d004      	beq.n	800bb5c <HAL_TIM_PWM_Init+0x14c>
 800bb52:	f240 5137 	movw	r1, #1335	@ 0x537
 800bb56:	4832      	ldr	r0, [pc, #200]	@ (800bc20 <HAL_TIM_PWM_Init+0x210>)
 800bb58:	f7fa fb42 	bl	80061e0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bb62:	b2db      	uxtb	r3, r3
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d106      	bne.n	800bb76 <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bb70:	6878      	ldr	r0, [r7, #4]
 800bb72:	f000 f857 	bl	800bc24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	2202      	movs	r2, #2
 800bb7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681a      	ldr	r2, [r3, #0]
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	3304      	adds	r3, #4
 800bb86:	4619      	mov	r1, r3
 800bb88:	4610      	mov	r0, r2
 800bb8a:	f001 fd05 	bl	800d598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	2201      	movs	r2, #1
 800bb92:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	2201      	movs	r2, #1
 800bb9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2201      	movs	r2, #1
 800bba2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	2201      	movs	r2, #1
 800bbaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	2201      	movs	r2, #1
 800bbb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	2201      	movs	r2, #1
 800bbba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2201      	movs	r2, #1
 800bbc2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	2201      	movs	r2, #1
 800bbca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2201      	movs	r2, #1
 800bbd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2201      	movs	r2, #1
 800bbda:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	2201      	movs	r2, #1
 800bbe2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2201      	movs	r2, #1
 800bbea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bbee:	2300      	movs	r3, #0
}
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	3708      	adds	r7, #8
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}
 800bbf8:	40012c00 	.word	0x40012c00
 800bbfc:	40000400 	.word	0x40000400
 800bc00:	40000800 	.word	0x40000800
 800bc04:	40000c00 	.word	0x40000c00
 800bc08:	40001000 	.word	0x40001000
 800bc0c:	40001400 	.word	0x40001400
 800bc10:	40013400 	.word	0x40013400
 800bc14:	40014000 	.word	0x40014000
 800bc18:	40014400 	.word	0x40014400
 800bc1c:	40014800 	.word	0x40014800
 800bc20:	08010fe4 	.word	0x08010fe4

0800bc24 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bc24:	b480      	push	{r7}
 800bc26:	b083      	sub	sp, #12
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bc2c:	bf00      	nop
 800bc2e:	370c      	adds	r7, #12
 800bc30:	46bd      	mov	sp, r7
 800bc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc36:	4770      	bx	lr

0800bc38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b084      	sub	sp, #16
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
 800bc40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	4a85      	ldr	r2, [pc, #532]	@ (800be5c <HAL_TIM_PWM_Start+0x224>)
 800bc48:	4293      	cmp	r3, r2
 800bc4a:	d115      	bne.n	800bc78 <HAL_TIM_PWM_Start+0x40>
 800bc4c:	683b      	ldr	r3, [r7, #0]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	f000 808d 	beq.w	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	2b04      	cmp	r3, #4
 800bc58:	f000 8089 	beq.w	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	2b08      	cmp	r3, #8
 800bc60:	f000 8085 	beq.w	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	2b0c      	cmp	r3, #12
 800bc68:	f000 8081 	beq.w	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bc6c:	683b      	ldr	r3, [r7, #0]
 800bc6e:	2b10      	cmp	r3, #16
 800bc70:	d07d      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	2b14      	cmp	r3, #20
 800bc76:	d07a      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc80:	d10b      	bne.n	800bc9a <HAL_TIM_PWM_Start+0x62>
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d072      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bc88:	683b      	ldr	r3, [r7, #0]
 800bc8a:	2b04      	cmp	r3, #4
 800bc8c:	d06f      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	2b08      	cmp	r3, #8
 800bc92:	d06c      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	2b0c      	cmp	r3, #12
 800bc98:	d069      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	4a70      	ldr	r2, [pc, #448]	@ (800be60 <HAL_TIM_PWM_Start+0x228>)
 800bca0:	4293      	cmp	r3, r2
 800bca2:	d10b      	bne.n	800bcbc <HAL_TIM_PWM_Start+0x84>
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d061      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	2b04      	cmp	r3, #4
 800bcae:	d05e      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bcb0:	683b      	ldr	r3, [r7, #0]
 800bcb2:	2b08      	cmp	r3, #8
 800bcb4:	d05b      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	2b0c      	cmp	r3, #12
 800bcba:	d058      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	4a68      	ldr	r2, [pc, #416]	@ (800be64 <HAL_TIM_PWM_Start+0x22c>)
 800bcc2:	4293      	cmp	r3, r2
 800bcc4:	d10b      	bne.n	800bcde <HAL_TIM_PWM_Start+0xa6>
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d050      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	2b04      	cmp	r3, #4
 800bcd0:	d04d      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	2b08      	cmp	r3, #8
 800bcd6:	d04a      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	2b0c      	cmp	r3, #12
 800bcdc:	d047      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	4a61      	ldr	r2, [pc, #388]	@ (800be68 <HAL_TIM_PWM_Start+0x230>)
 800bce4:	4293      	cmp	r3, r2
 800bce6:	d10b      	bne.n	800bd00 <HAL_TIM_PWM_Start+0xc8>
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d03f      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	2b04      	cmp	r3, #4
 800bcf2:	d03c      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	2b08      	cmp	r3, #8
 800bcf8:	d039      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bcfa:	683b      	ldr	r3, [r7, #0]
 800bcfc:	2b0c      	cmp	r3, #12
 800bcfe:	d036      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	4a59      	ldr	r2, [pc, #356]	@ (800be6c <HAL_TIM_PWM_Start+0x234>)
 800bd06:	4293      	cmp	r3, r2
 800bd08:	d111      	bne.n	800bd2e <HAL_TIM_PWM_Start+0xf6>
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d02e      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	2b04      	cmp	r3, #4
 800bd14:	d02b      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	2b08      	cmp	r3, #8
 800bd1a:	d028      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	2b0c      	cmp	r3, #12
 800bd20:	d025      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	2b10      	cmp	r3, #16
 800bd26:	d022      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	2b14      	cmp	r3, #20
 800bd2c:	d01f      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	4a4f      	ldr	r2, [pc, #316]	@ (800be70 <HAL_TIM_PWM_Start+0x238>)
 800bd34:	4293      	cmp	r3, r2
 800bd36:	d105      	bne.n	800bd44 <HAL_TIM_PWM_Start+0x10c>
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d017      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	2b04      	cmp	r3, #4
 800bd42:	d014      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	4a4a      	ldr	r2, [pc, #296]	@ (800be74 <HAL_TIM_PWM_Start+0x23c>)
 800bd4a:	4293      	cmp	r3, r2
 800bd4c:	d102      	bne.n	800bd54 <HAL_TIM_PWM_Start+0x11c>
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d00c      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	4a47      	ldr	r2, [pc, #284]	@ (800be78 <HAL_TIM_PWM_Start+0x240>)
 800bd5a:	4293      	cmp	r3, r2
 800bd5c:	d102      	bne.n	800bd64 <HAL_TIM_PWM_Start+0x12c>
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d004      	beq.n	800bd6e <HAL_TIM_PWM_Start+0x136>
 800bd64:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 800bd68:	4844      	ldr	r0, [pc, #272]	@ (800be7c <HAL_TIM_PWM_Start+0x244>)
 800bd6a:	f7fa fa39 	bl	80061e0 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d109      	bne.n	800bd88 <HAL_TIM_PWM_Start+0x150>
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bd7a:	b2db      	uxtb	r3, r3
 800bd7c:	2b01      	cmp	r3, #1
 800bd7e:	bf14      	ite	ne
 800bd80:	2301      	movne	r3, #1
 800bd82:	2300      	moveq	r3, #0
 800bd84:	b2db      	uxtb	r3, r3
 800bd86:	e03c      	b.n	800be02 <HAL_TIM_PWM_Start+0x1ca>
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	2b04      	cmp	r3, #4
 800bd8c:	d109      	bne.n	800bda2 <HAL_TIM_PWM_Start+0x16a>
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bd94:	b2db      	uxtb	r3, r3
 800bd96:	2b01      	cmp	r3, #1
 800bd98:	bf14      	ite	ne
 800bd9a:	2301      	movne	r3, #1
 800bd9c:	2300      	moveq	r3, #0
 800bd9e:	b2db      	uxtb	r3, r3
 800bda0:	e02f      	b.n	800be02 <HAL_TIM_PWM_Start+0x1ca>
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	2b08      	cmp	r3, #8
 800bda6:	d109      	bne.n	800bdbc <HAL_TIM_PWM_Start+0x184>
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bdae:	b2db      	uxtb	r3, r3
 800bdb0:	2b01      	cmp	r3, #1
 800bdb2:	bf14      	ite	ne
 800bdb4:	2301      	movne	r3, #1
 800bdb6:	2300      	moveq	r3, #0
 800bdb8:	b2db      	uxtb	r3, r3
 800bdba:	e022      	b.n	800be02 <HAL_TIM_PWM_Start+0x1ca>
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	2b0c      	cmp	r3, #12
 800bdc0:	d109      	bne.n	800bdd6 <HAL_TIM_PWM_Start+0x19e>
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bdc8:	b2db      	uxtb	r3, r3
 800bdca:	2b01      	cmp	r3, #1
 800bdcc:	bf14      	ite	ne
 800bdce:	2301      	movne	r3, #1
 800bdd0:	2300      	moveq	r3, #0
 800bdd2:	b2db      	uxtb	r3, r3
 800bdd4:	e015      	b.n	800be02 <HAL_TIM_PWM_Start+0x1ca>
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	2b10      	cmp	r3, #16
 800bdda:	d109      	bne.n	800bdf0 <HAL_TIM_PWM_Start+0x1b8>
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bde2:	b2db      	uxtb	r3, r3
 800bde4:	2b01      	cmp	r3, #1
 800bde6:	bf14      	ite	ne
 800bde8:	2301      	movne	r3, #1
 800bdea:	2300      	moveq	r3, #0
 800bdec:	b2db      	uxtb	r3, r3
 800bdee:	e008      	b.n	800be02 <HAL_TIM_PWM_Start+0x1ca>
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bdf6:	b2db      	uxtb	r3, r3
 800bdf8:	2b01      	cmp	r3, #1
 800bdfa:	bf14      	ite	ne
 800bdfc:	2301      	movne	r3, #1
 800bdfe:	2300      	moveq	r3, #0
 800be00:	b2db      	uxtb	r3, r3
 800be02:	2b00      	cmp	r3, #0
 800be04:	d001      	beq.n	800be0a <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 800be06:	2301      	movs	r3, #1
 800be08:	e0af      	b.n	800bf6a <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800be0a:	683b      	ldr	r3, [r7, #0]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d104      	bne.n	800be1a <HAL_TIM_PWM_Start+0x1e2>
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	2202      	movs	r2, #2
 800be14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800be18:	e036      	b.n	800be88 <HAL_TIM_PWM_Start+0x250>
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	2b04      	cmp	r3, #4
 800be1e:	d104      	bne.n	800be2a <HAL_TIM_PWM_Start+0x1f2>
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	2202      	movs	r2, #2
 800be24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800be28:	e02e      	b.n	800be88 <HAL_TIM_PWM_Start+0x250>
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	2b08      	cmp	r3, #8
 800be2e:	d104      	bne.n	800be3a <HAL_TIM_PWM_Start+0x202>
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2202      	movs	r2, #2
 800be34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800be38:	e026      	b.n	800be88 <HAL_TIM_PWM_Start+0x250>
 800be3a:	683b      	ldr	r3, [r7, #0]
 800be3c:	2b0c      	cmp	r3, #12
 800be3e:	d104      	bne.n	800be4a <HAL_TIM_PWM_Start+0x212>
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2202      	movs	r2, #2
 800be44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800be48:	e01e      	b.n	800be88 <HAL_TIM_PWM_Start+0x250>
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	2b10      	cmp	r3, #16
 800be4e:	d117      	bne.n	800be80 <HAL_TIM_PWM_Start+0x248>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2202      	movs	r2, #2
 800be54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800be58:	e016      	b.n	800be88 <HAL_TIM_PWM_Start+0x250>
 800be5a:	bf00      	nop
 800be5c:	40012c00 	.word	0x40012c00
 800be60:	40000400 	.word	0x40000400
 800be64:	40000800 	.word	0x40000800
 800be68:	40000c00 	.word	0x40000c00
 800be6c:	40013400 	.word	0x40013400
 800be70:	40014000 	.word	0x40014000
 800be74:	40014400 	.word	0x40014400
 800be78:	40014800 	.word	0x40014800
 800be7c:	08010fe4 	.word	0x08010fe4
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2202      	movs	r2, #2
 800be84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	2201      	movs	r2, #1
 800be8e:	6839      	ldr	r1, [r7, #0]
 800be90:	4618      	mov	r0, r3
 800be92:	f002 f821 	bl	800ded8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	4a36      	ldr	r2, [pc, #216]	@ (800bf74 <HAL_TIM_PWM_Start+0x33c>)
 800be9c:	4293      	cmp	r3, r2
 800be9e:	d013      	beq.n	800bec8 <HAL_TIM_PWM_Start+0x290>
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	4a34      	ldr	r2, [pc, #208]	@ (800bf78 <HAL_TIM_PWM_Start+0x340>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d00e      	beq.n	800bec8 <HAL_TIM_PWM_Start+0x290>
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	4a33      	ldr	r2, [pc, #204]	@ (800bf7c <HAL_TIM_PWM_Start+0x344>)
 800beb0:	4293      	cmp	r3, r2
 800beb2:	d009      	beq.n	800bec8 <HAL_TIM_PWM_Start+0x290>
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	4a31      	ldr	r2, [pc, #196]	@ (800bf80 <HAL_TIM_PWM_Start+0x348>)
 800beba:	4293      	cmp	r3, r2
 800bebc:	d004      	beq.n	800bec8 <HAL_TIM_PWM_Start+0x290>
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	4a30      	ldr	r2, [pc, #192]	@ (800bf84 <HAL_TIM_PWM_Start+0x34c>)
 800bec4:	4293      	cmp	r3, r2
 800bec6:	d101      	bne.n	800becc <HAL_TIM_PWM_Start+0x294>
 800bec8:	2301      	movs	r3, #1
 800beca:	e000      	b.n	800bece <HAL_TIM_PWM_Start+0x296>
 800becc:	2300      	movs	r3, #0
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d007      	beq.n	800bee2 <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bee0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	4a23      	ldr	r2, [pc, #140]	@ (800bf74 <HAL_TIM_PWM_Start+0x33c>)
 800bee8:	4293      	cmp	r3, r2
 800beea:	d01d      	beq.n	800bf28 <HAL_TIM_PWM_Start+0x2f0>
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bef4:	d018      	beq.n	800bf28 <HAL_TIM_PWM_Start+0x2f0>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	4a23      	ldr	r2, [pc, #140]	@ (800bf88 <HAL_TIM_PWM_Start+0x350>)
 800befc:	4293      	cmp	r3, r2
 800befe:	d013      	beq.n	800bf28 <HAL_TIM_PWM_Start+0x2f0>
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	4a21      	ldr	r2, [pc, #132]	@ (800bf8c <HAL_TIM_PWM_Start+0x354>)
 800bf06:	4293      	cmp	r3, r2
 800bf08:	d00e      	beq.n	800bf28 <HAL_TIM_PWM_Start+0x2f0>
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	4a20      	ldr	r2, [pc, #128]	@ (800bf90 <HAL_TIM_PWM_Start+0x358>)
 800bf10:	4293      	cmp	r3, r2
 800bf12:	d009      	beq.n	800bf28 <HAL_TIM_PWM_Start+0x2f0>
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	4a17      	ldr	r2, [pc, #92]	@ (800bf78 <HAL_TIM_PWM_Start+0x340>)
 800bf1a:	4293      	cmp	r3, r2
 800bf1c:	d004      	beq.n	800bf28 <HAL_TIM_PWM_Start+0x2f0>
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	4a16      	ldr	r2, [pc, #88]	@ (800bf7c <HAL_TIM_PWM_Start+0x344>)
 800bf24:	4293      	cmp	r3, r2
 800bf26:	d115      	bne.n	800bf54 <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	689a      	ldr	r2, [r3, #8]
 800bf2e:	4b19      	ldr	r3, [pc, #100]	@ (800bf94 <HAL_TIM_PWM_Start+0x35c>)
 800bf30:	4013      	ands	r3, r2
 800bf32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	2b06      	cmp	r3, #6
 800bf38:	d015      	beq.n	800bf66 <HAL_TIM_PWM_Start+0x32e>
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf40:	d011      	beq.n	800bf66 <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	681a      	ldr	r2, [r3, #0]
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	f042 0201 	orr.w	r2, r2, #1
 800bf50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf52:	e008      	b.n	800bf66 <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	681a      	ldr	r2, [r3, #0]
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	f042 0201 	orr.w	r2, r2, #1
 800bf62:	601a      	str	r2, [r3, #0]
 800bf64:	e000      	b.n	800bf68 <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bf68:	2300      	movs	r3, #0
}
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	3710      	adds	r7, #16
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	bd80      	pop	{r7, pc}
 800bf72:	bf00      	nop
 800bf74:	40012c00 	.word	0x40012c00
 800bf78:	40013400 	.word	0x40013400
 800bf7c:	40014000 	.word	0x40014000
 800bf80:	40014400 	.word	0x40014400
 800bf84:	40014800 	.word	0x40014800
 800bf88:	40000400 	.word	0x40000400
 800bf8c:	40000800 	.word	0x40000800
 800bf90:	40000c00 	.word	0x40000c00
 800bf94:	00010007 	.word	0x00010007

0800bf98 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b082      	sub	sp, #8
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
 800bfa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	4a8d      	ldr	r2, [pc, #564]	@ (800c1dc <HAL_TIM_PWM_Stop+0x244>)
 800bfa8:	4293      	cmp	r3, r2
 800bfaa:	d115      	bne.n	800bfd8 <HAL_TIM_PWM_Stop+0x40>
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	f000 808d 	beq.w	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800bfb4:	683b      	ldr	r3, [r7, #0]
 800bfb6:	2b04      	cmp	r3, #4
 800bfb8:	f000 8089 	beq.w	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	2b08      	cmp	r3, #8
 800bfc0:	f000 8085 	beq.w	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	2b0c      	cmp	r3, #12
 800bfc8:	f000 8081 	beq.w	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	2b10      	cmp	r3, #16
 800bfd0:	d07d      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	2b14      	cmp	r3, #20
 800bfd6:	d07a      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfe0:	d10b      	bne.n	800bffa <HAL_TIM_PWM_Stop+0x62>
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d072      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	2b04      	cmp	r3, #4
 800bfec:	d06f      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	2b08      	cmp	r3, #8
 800bff2:	d06c      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	2b0c      	cmp	r3, #12
 800bff8:	d069      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	4a78      	ldr	r2, [pc, #480]	@ (800c1e0 <HAL_TIM_PWM_Stop+0x248>)
 800c000:	4293      	cmp	r3, r2
 800c002:	d10b      	bne.n	800c01c <HAL_TIM_PWM_Stop+0x84>
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d061      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	2b04      	cmp	r3, #4
 800c00e:	d05e      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c010:	683b      	ldr	r3, [r7, #0]
 800c012:	2b08      	cmp	r3, #8
 800c014:	d05b      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	2b0c      	cmp	r3, #12
 800c01a:	d058      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	4a70      	ldr	r2, [pc, #448]	@ (800c1e4 <HAL_TIM_PWM_Stop+0x24c>)
 800c022:	4293      	cmp	r3, r2
 800c024:	d10b      	bne.n	800c03e <HAL_TIM_PWM_Stop+0xa6>
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d050      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	2b04      	cmp	r3, #4
 800c030:	d04d      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	2b08      	cmp	r3, #8
 800c036:	d04a      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	2b0c      	cmp	r3, #12
 800c03c:	d047      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	4a69      	ldr	r2, [pc, #420]	@ (800c1e8 <HAL_TIM_PWM_Stop+0x250>)
 800c044:	4293      	cmp	r3, r2
 800c046:	d10b      	bne.n	800c060 <HAL_TIM_PWM_Stop+0xc8>
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d03f      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c04e:	683b      	ldr	r3, [r7, #0]
 800c050:	2b04      	cmp	r3, #4
 800c052:	d03c      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c054:	683b      	ldr	r3, [r7, #0]
 800c056:	2b08      	cmp	r3, #8
 800c058:	d039      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	2b0c      	cmp	r3, #12
 800c05e:	d036      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	4a61      	ldr	r2, [pc, #388]	@ (800c1ec <HAL_TIM_PWM_Stop+0x254>)
 800c066:	4293      	cmp	r3, r2
 800c068:	d111      	bne.n	800c08e <HAL_TIM_PWM_Stop+0xf6>
 800c06a:	683b      	ldr	r3, [r7, #0]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d02e      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	2b04      	cmp	r3, #4
 800c074:	d02b      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c076:	683b      	ldr	r3, [r7, #0]
 800c078:	2b08      	cmp	r3, #8
 800c07a:	d028      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	2b0c      	cmp	r3, #12
 800c080:	d025      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	2b10      	cmp	r3, #16
 800c086:	d022      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	2b14      	cmp	r3, #20
 800c08c:	d01f      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	4a57      	ldr	r2, [pc, #348]	@ (800c1f0 <HAL_TIM_PWM_Stop+0x258>)
 800c094:	4293      	cmp	r3, r2
 800c096:	d105      	bne.n	800c0a4 <HAL_TIM_PWM_Stop+0x10c>
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d017      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c09e:	683b      	ldr	r3, [r7, #0]
 800c0a0:	2b04      	cmp	r3, #4
 800c0a2:	d014      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	4a52      	ldr	r2, [pc, #328]	@ (800c1f4 <HAL_TIM_PWM_Stop+0x25c>)
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d102      	bne.n	800c0b4 <HAL_TIM_PWM_Stop+0x11c>
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d00c      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	4a4f      	ldr	r2, [pc, #316]	@ (800c1f8 <HAL_TIM_PWM_Stop+0x260>)
 800c0ba:	4293      	cmp	r3, r2
 800c0bc:	d102      	bne.n	800c0c4 <HAL_TIM_PWM_Stop+0x12c>
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d004      	beq.n	800c0ce <HAL_TIM_PWM_Stop+0x136>
 800c0c4:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800c0c8:	484c      	ldr	r0, [pc, #304]	@ (800c1fc <HAL_TIM_PWM_Stop+0x264>)
 800c0ca:	f7fa f889 	bl	80061e0 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	6839      	ldr	r1, [r7, #0]
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	f001 fefe 	bl	800ded8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4a3e      	ldr	r2, [pc, #248]	@ (800c1dc <HAL_TIM_PWM_Stop+0x244>)
 800c0e2:	4293      	cmp	r3, r2
 800c0e4:	d013      	beq.n	800c10e <HAL_TIM_PWM_Stop+0x176>
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	4a40      	ldr	r2, [pc, #256]	@ (800c1ec <HAL_TIM_PWM_Stop+0x254>)
 800c0ec:	4293      	cmp	r3, r2
 800c0ee:	d00e      	beq.n	800c10e <HAL_TIM_PWM_Stop+0x176>
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	4a3e      	ldr	r2, [pc, #248]	@ (800c1f0 <HAL_TIM_PWM_Stop+0x258>)
 800c0f6:	4293      	cmp	r3, r2
 800c0f8:	d009      	beq.n	800c10e <HAL_TIM_PWM_Stop+0x176>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	4a3d      	ldr	r2, [pc, #244]	@ (800c1f4 <HAL_TIM_PWM_Stop+0x25c>)
 800c100:	4293      	cmp	r3, r2
 800c102:	d004      	beq.n	800c10e <HAL_TIM_PWM_Stop+0x176>
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	4a3b      	ldr	r2, [pc, #236]	@ (800c1f8 <HAL_TIM_PWM_Stop+0x260>)
 800c10a:	4293      	cmp	r3, r2
 800c10c:	d101      	bne.n	800c112 <HAL_TIM_PWM_Stop+0x17a>
 800c10e:	2301      	movs	r3, #1
 800c110:	e000      	b.n	800c114 <HAL_TIM_PWM_Stop+0x17c>
 800c112:	2300      	movs	r3, #0
 800c114:	2b00      	cmp	r3, #0
 800c116:	d017      	beq.n	800c148 <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	6a1a      	ldr	r2, [r3, #32]
 800c11e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c122:	4013      	ands	r3, r2
 800c124:	2b00      	cmp	r3, #0
 800c126:	d10f      	bne.n	800c148 <HAL_TIM_PWM_Stop+0x1b0>
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	6a1a      	ldr	r2, [r3, #32]
 800c12e:	f240 4344 	movw	r3, #1092	@ 0x444
 800c132:	4013      	ands	r3, r2
 800c134:	2b00      	cmp	r3, #0
 800c136:	d107      	bne.n	800c148 <HAL_TIM_PWM_Stop+0x1b0>
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c146:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	6a1a      	ldr	r2, [r3, #32]
 800c14e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c152:	4013      	ands	r3, r2
 800c154:	2b00      	cmp	r3, #0
 800c156:	d10f      	bne.n	800c178 <HAL_TIM_PWM_Stop+0x1e0>
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	6a1a      	ldr	r2, [r3, #32]
 800c15e:	f240 4344 	movw	r3, #1092	@ 0x444
 800c162:	4013      	ands	r3, r2
 800c164:	2b00      	cmp	r3, #0
 800c166:	d107      	bne.n	800c178 <HAL_TIM_PWM_Stop+0x1e0>
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	681a      	ldr	r2, [r3, #0]
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	f022 0201 	bic.w	r2, r2, #1
 800c176:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d104      	bne.n	800c188 <HAL_TIM_PWM_Stop+0x1f0>
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2201      	movs	r2, #1
 800c182:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c186:	e023      	b.n	800c1d0 <HAL_TIM_PWM_Stop+0x238>
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	2b04      	cmp	r3, #4
 800c18c:	d104      	bne.n	800c198 <HAL_TIM_PWM_Stop+0x200>
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	2201      	movs	r2, #1
 800c192:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c196:	e01b      	b.n	800c1d0 <HAL_TIM_PWM_Stop+0x238>
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	2b08      	cmp	r3, #8
 800c19c:	d104      	bne.n	800c1a8 <HAL_TIM_PWM_Stop+0x210>
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	2201      	movs	r2, #1
 800c1a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c1a6:	e013      	b.n	800c1d0 <HAL_TIM_PWM_Stop+0x238>
 800c1a8:	683b      	ldr	r3, [r7, #0]
 800c1aa:	2b0c      	cmp	r3, #12
 800c1ac:	d104      	bne.n	800c1b8 <HAL_TIM_PWM_Stop+0x220>
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	2201      	movs	r2, #1
 800c1b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c1b6:	e00b      	b.n	800c1d0 <HAL_TIM_PWM_Stop+0x238>
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	2b10      	cmp	r3, #16
 800c1bc:	d104      	bne.n	800c1c8 <HAL_TIM_PWM_Stop+0x230>
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2201      	movs	r2, #1
 800c1c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c1c6:	e003      	b.n	800c1d0 <HAL_TIM_PWM_Stop+0x238>
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2201      	movs	r2, #1
 800c1cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800c1d0:	2300      	movs	r3, #0
}
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	3708      	adds	r7, #8
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	bd80      	pop	{r7, pc}
 800c1da:	bf00      	nop
 800c1dc:	40012c00 	.word	0x40012c00
 800c1e0:	40000400 	.word	0x40000400
 800c1e4:	40000800 	.word	0x40000800
 800c1e8:	40000c00 	.word	0x40000c00
 800c1ec:	40013400 	.word	0x40013400
 800c1f0:	40014000 	.word	0x40014000
 800c1f4:	40014400 	.word	0x40014400
 800c1f8:	40014800 	.word	0x40014800
 800c1fc:	08010fe4 	.word	0x08010fe4

0800c200 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b086      	sub	sp, #24
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
 800c208:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d101      	bne.n	800c214 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c210:	2301      	movs	r3, #1
 800c212:	e1b0      	b.n	800c576 <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	4a7f      	ldr	r2, [pc, #508]	@ (800c418 <HAL_TIM_Encoder_Init+0x218>)
 800c21a:	4293      	cmp	r3, r2
 800c21c:	d01d      	beq.n	800c25a <HAL_TIM_Encoder_Init+0x5a>
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c226:	d018      	beq.n	800c25a <HAL_TIM_Encoder_Init+0x5a>
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	4a7b      	ldr	r2, [pc, #492]	@ (800c41c <HAL_TIM_Encoder_Init+0x21c>)
 800c22e:	4293      	cmp	r3, r2
 800c230:	d013      	beq.n	800c25a <HAL_TIM_Encoder_Init+0x5a>
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	4a7a      	ldr	r2, [pc, #488]	@ (800c420 <HAL_TIM_Encoder_Init+0x220>)
 800c238:	4293      	cmp	r3, r2
 800c23a:	d00e      	beq.n	800c25a <HAL_TIM_Encoder_Init+0x5a>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	4a78      	ldr	r2, [pc, #480]	@ (800c424 <HAL_TIM_Encoder_Init+0x224>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d009      	beq.n	800c25a <HAL_TIM_Encoder_Init+0x5a>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4a77      	ldr	r2, [pc, #476]	@ (800c428 <HAL_TIM_Encoder_Init+0x228>)
 800c24c:	4293      	cmp	r3, r2
 800c24e:	d004      	beq.n	800c25a <HAL_TIM_Encoder_Init+0x5a>
 800c250:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800c254:	4875      	ldr	r0, [pc, #468]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c256:	f7f9 ffc3 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	689b      	ldr	r3, [r3, #8]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d014      	beq.n	800c28c <HAL_TIM_Encoder_Init+0x8c>
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	689b      	ldr	r3, [r3, #8]
 800c266:	2b10      	cmp	r3, #16
 800c268:	d010      	beq.n	800c28c <HAL_TIM_Encoder_Init+0x8c>
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	689b      	ldr	r3, [r3, #8]
 800c26e:	2b20      	cmp	r3, #32
 800c270:	d00c      	beq.n	800c28c <HAL_TIM_Encoder_Init+0x8c>
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	689b      	ldr	r3, [r3, #8]
 800c276:	2b40      	cmp	r3, #64	@ 0x40
 800c278:	d008      	beq.n	800c28c <HAL_TIM_Encoder_Init+0x8c>
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	689b      	ldr	r3, [r3, #8]
 800c27e:	2b60      	cmp	r3, #96	@ 0x60
 800c280:	d004      	beq.n	800c28c <HAL_TIM_Encoder_Init+0x8c>
 800c282:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 800c286:	4869      	ldr	r0, [pc, #420]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c288:	f7f9 ffaa 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	691b      	ldr	r3, [r3, #16]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d00e      	beq.n	800c2b2 <HAL_TIM_Encoder_Init+0xb2>
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	691b      	ldr	r3, [r3, #16]
 800c298:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c29c:	d009      	beq.n	800c2b2 <HAL_TIM_Encoder_Init+0xb2>
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	691b      	ldr	r3, [r3, #16]
 800c2a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2a6:	d004      	beq.n	800c2b2 <HAL_TIM_Encoder_Init+0xb2>
 800c2a8:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 800c2ac:	485f      	ldr	r0, [pc, #380]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c2ae:	f7f9 ff97 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	699b      	ldr	r3, [r3, #24]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d008      	beq.n	800c2cc <HAL_TIM_Encoder_Init+0xcc>
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	699b      	ldr	r3, [r3, #24]
 800c2be:	2b80      	cmp	r3, #128	@ 0x80
 800c2c0:	d004      	beq.n	800c2cc <HAL_TIM_Encoder_Init+0xcc>
 800c2c2:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800c2c6:	4859      	ldr	r0, [pc, #356]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c2c8:	f7f9 ff8a 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	2b01      	cmp	r3, #1
 800c2d2:	d00c      	beq.n	800c2ee <HAL_TIM_Encoder_Init+0xee>
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	2b02      	cmp	r3, #2
 800c2da:	d008      	beq.n	800c2ee <HAL_TIM_Encoder_Init+0xee>
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	2b03      	cmp	r3, #3
 800c2e2:	d004      	beq.n	800c2ee <HAL_TIM_Encoder_Init+0xee>
 800c2e4:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 800c2e8:	4850      	ldr	r0, [pc, #320]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c2ea:	f7f9 ff79 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	689b      	ldr	r3, [r3, #8]
 800c2f2:	2b01      	cmp	r3, #1
 800c2f4:	d00c      	beq.n	800c310 <HAL_TIM_Encoder_Init+0x110>
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	689b      	ldr	r3, [r3, #8]
 800c2fa:	2b02      	cmp	r3, #2
 800c2fc:	d008      	beq.n	800c310 <HAL_TIM_Encoder_Init+0x110>
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	689b      	ldr	r3, [r3, #8]
 800c302:	2b03      	cmp	r3, #3
 800c304:	d004      	beq.n	800c310 <HAL_TIM_Encoder_Init+0x110>
 800c306:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800c30a:	4848      	ldr	r0, [pc, #288]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c30c:	f7f9 ff68 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	699b      	ldr	r3, [r3, #24]
 800c314:	2b01      	cmp	r3, #1
 800c316:	d00c      	beq.n	800c332 <HAL_TIM_Encoder_Init+0x132>
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	699b      	ldr	r3, [r3, #24]
 800c31c:	2b02      	cmp	r3, #2
 800c31e:	d008      	beq.n	800c332 <HAL_TIM_Encoder_Init+0x132>
 800c320:	683b      	ldr	r3, [r7, #0]
 800c322:	699b      	ldr	r3, [r3, #24]
 800c324:	2b03      	cmp	r3, #3
 800c326:	d004      	beq.n	800c332 <HAL_TIM_Encoder_Init+0x132>
 800c328:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 800c32c:	483f      	ldr	r0, [pc, #252]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c32e:	f7f9 ff57 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	685b      	ldr	r3, [r3, #4]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d008      	beq.n	800c34c <HAL_TIM_Encoder_Init+0x14c>
 800c33a:	683b      	ldr	r3, [r7, #0]
 800c33c:	685b      	ldr	r3, [r3, #4]
 800c33e:	2b02      	cmp	r3, #2
 800c340:	d004      	beq.n	800c34c <HAL_TIM_Encoder_Init+0x14c>
 800c342:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800c346:	4839      	ldr	r0, [pc, #228]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c348:	f7f9 ff4a 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	695b      	ldr	r3, [r3, #20]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d008      	beq.n	800c366 <HAL_TIM_Encoder_Init+0x166>
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	695b      	ldr	r3, [r3, #20]
 800c358:	2b02      	cmp	r3, #2
 800c35a:	d004      	beq.n	800c366 <HAL_TIM_Encoder_Init+0x166>
 800c35c:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800c360:	4832      	ldr	r0, [pc, #200]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c362:	f7f9 ff3d 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	68db      	ldr	r3, [r3, #12]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d010      	beq.n	800c390 <HAL_TIM_Encoder_Init+0x190>
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	68db      	ldr	r3, [r3, #12]
 800c372:	2b04      	cmp	r3, #4
 800c374:	d00c      	beq.n	800c390 <HAL_TIM_Encoder_Init+0x190>
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	68db      	ldr	r3, [r3, #12]
 800c37a:	2b08      	cmp	r3, #8
 800c37c:	d008      	beq.n	800c390 <HAL_TIM_Encoder_Init+0x190>
 800c37e:	683b      	ldr	r3, [r7, #0]
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	2b0c      	cmp	r3, #12
 800c384:	d004      	beq.n	800c390 <HAL_TIM_Encoder_Init+0x190>
 800c386:	f640 31ec 	movw	r1, #3052	@ 0xbec
 800c38a:	4828      	ldr	r0, [pc, #160]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c38c:	f7f9 ff28 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	69db      	ldr	r3, [r3, #28]
 800c394:	2b00      	cmp	r3, #0
 800c396:	d010      	beq.n	800c3ba <HAL_TIM_Encoder_Init+0x1ba>
 800c398:	683b      	ldr	r3, [r7, #0]
 800c39a:	69db      	ldr	r3, [r3, #28]
 800c39c:	2b04      	cmp	r3, #4
 800c39e:	d00c      	beq.n	800c3ba <HAL_TIM_Encoder_Init+0x1ba>
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	69db      	ldr	r3, [r3, #28]
 800c3a4:	2b08      	cmp	r3, #8
 800c3a6:	d008      	beq.n	800c3ba <HAL_TIM_Encoder_Init+0x1ba>
 800c3a8:	683b      	ldr	r3, [r7, #0]
 800c3aa:	69db      	ldr	r3, [r3, #28]
 800c3ac:	2b0c      	cmp	r3, #12
 800c3ae:	d004      	beq.n	800c3ba <HAL_TIM_Encoder_Init+0x1ba>
 800c3b0:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800c3b4:	481d      	ldr	r0, [pc, #116]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c3b6:	f7f9 ff13 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	691b      	ldr	r3, [r3, #16]
 800c3be:	2b0f      	cmp	r3, #15
 800c3c0:	d904      	bls.n	800c3cc <HAL_TIM_Encoder_Init+0x1cc>
 800c3c2:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800c3c6:	4819      	ldr	r0, [pc, #100]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c3c8:	f7f9 ff0a 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	6a1b      	ldr	r3, [r3, #32]
 800c3d0:	2b0f      	cmp	r3, #15
 800c3d2:	d904      	bls.n	800c3de <HAL_TIM_Encoder_Init+0x1de>
 800c3d4:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800c3d8:	4814      	ldr	r0, [pc, #80]	@ (800c42c <HAL_TIM_Encoder_Init+0x22c>)
 800c3da:	f7f9 ff01 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3e6:	d004      	beq.n	800c3f2 <HAL_TIM_Encoder_Init+0x1f2>
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	4a0d      	ldr	r2, [pc, #52]	@ (800c424 <HAL_TIM_Encoder_Init+0x224>)
 800c3ee:	4293      	cmp	r3, r2
 800c3f0:	d107      	bne.n	800c402 <HAL_TIM_Encoder_Init+0x202>
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	68db      	ldr	r3, [r3, #12]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	bf14      	ite	ne
 800c3fa:	2301      	movne	r3, #1
 800c3fc:	2300      	moveq	r3, #0
 800c3fe:	b2db      	uxtb	r3, r3
 800c400:	e01a      	b.n	800c438 <HAL_TIM_Encoder_Init+0x238>
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	68db      	ldr	r3, [r3, #12]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d012      	beq.n	800c430 <HAL_TIM_Encoder_Init+0x230>
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	68db      	ldr	r3, [r3, #12]
 800c40e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c412:	d20d      	bcs.n	800c430 <HAL_TIM_Encoder_Init+0x230>
 800c414:	2301      	movs	r3, #1
 800c416:	e00c      	b.n	800c432 <HAL_TIM_Encoder_Init+0x232>
 800c418:	40012c00 	.word	0x40012c00
 800c41c:	40000400 	.word	0x40000400
 800c420:	40000800 	.word	0x40000800
 800c424:	40000c00 	.word	0x40000c00
 800c428:	40013400 	.word	0x40013400
 800c42c:	08010fe4 	.word	0x08010fe4
 800c430:	2300      	movs	r3, #0
 800c432:	f003 0301 	and.w	r3, r3, #1
 800c436:	b2db      	uxtb	r3, r3
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d104      	bne.n	800c446 <HAL_TIM_Encoder_Init+0x246>
 800c43c:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800c440:	484f      	ldr	r0, [pc, #316]	@ (800c580 <HAL_TIM_Encoder_Init+0x380>)
 800c442:	f7f9 fecd 	bl	80061e0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c44c:	b2db      	uxtb	r3, r3
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d106      	bne.n	800c460 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	2200      	movs	r2, #0
 800c456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c45a:	6878      	ldr	r0, [r7, #4]
 800c45c:	f7fa faaa 	bl	80069b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2202      	movs	r2, #2
 800c464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	689b      	ldr	r3, [r3, #8]
 800c46e:	687a      	ldr	r2, [r7, #4]
 800c470:	6812      	ldr	r2, [r2, #0]
 800c472:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800c476:	f023 0307 	bic.w	r3, r3, #7
 800c47a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681a      	ldr	r2, [r3, #0]
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	3304      	adds	r3, #4
 800c484:	4619      	mov	r1, r3
 800c486:	4610      	mov	r0, r2
 800c488:	f001 f886 	bl	800d598 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	689b      	ldr	r3, [r3, #8]
 800c492:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	699b      	ldr	r3, [r3, #24]
 800c49a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	6a1b      	ldr	r3, [r3, #32]
 800c4a2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	697a      	ldr	r2, [r7, #20]
 800c4aa:	4313      	orrs	r3, r2
 800c4ac:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c4ae:	693b      	ldr	r3, [r7, #16]
 800c4b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c4b4:	f023 0303 	bic.w	r3, r3, #3
 800c4b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	689a      	ldr	r2, [r3, #8]
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	699b      	ldr	r3, [r3, #24]
 800c4c2:	021b      	lsls	r3, r3, #8
 800c4c4:	4313      	orrs	r3, r2
 800c4c6:	693a      	ldr	r2, [r7, #16]
 800c4c8:	4313      	orrs	r3, r2
 800c4ca:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c4cc:	693b      	ldr	r3, [r7, #16]
 800c4ce:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800c4d2:	f023 030c 	bic.w	r3, r3, #12
 800c4d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c4d8:	693b      	ldr	r3, [r7, #16]
 800c4da:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c4de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c4e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	68da      	ldr	r2, [r3, #12]
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	69db      	ldr	r3, [r3, #28]
 800c4ec:	021b      	lsls	r3, r3, #8
 800c4ee:	4313      	orrs	r3, r2
 800c4f0:	693a      	ldr	r2, [r7, #16]
 800c4f2:	4313      	orrs	r3, r2
 800c4f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	691b      	ldr	r3, [r3, #16]
 800c4fa:	011a      	lsls	r2, r3, #4
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	6a1b      	ldr	r3, [r3, #32]
 800c500:	031b      	lsls	r3, r3, #12
 800c502:	4313      	orrs	r3, r2
 800c504:	693a      	ldr	r2, [r7, #16]
 800c506:	4313      	orrs	r3, r2
 800c508:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800c510:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800c518:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	685a      	ldr	r2, [r3, #4]
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	695b      	ldr	r3, [r3, #20]
 800c522:	011b      	lsls	r3, r3, #4
 800c524:	4313      	orrs	r3, r2
 800c526:	68fa      	ldr	r2, [r7, #12]
 800c528:	4313      	orrs	r3, r2
 800c52a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	697a      	ldr	r2, [r7, #20]
 800c532:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	693a      	ldr	r2, [r7, #16]
 800c53a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	68fa      	ldr	r2, [r7, #12]
 800c542:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2201      	movs	r2, #1
 800c548:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2201      	movs	r2, #1
 800c550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2201      	movs	r2, #1
 800c558:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2201      	movs	r2, #1
 800c560:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2201      	movs	r2, #1
 800c568:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2201      	movs	r2, #1
 800c570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c574:	2300      	movs	r3, #0
}
 800c576:	4618      	mov	r0, r3
 800c578:	3718      	adds	r7, #24
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}
 800c57e:	bf00      	nop
 800c580:	08010fe4 	.word	0x08010fe4

0800c584 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b084      	sub	sp, #16
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
 800c58c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c594:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c59c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c5a4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c5ac:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	4a4d      	ldr	r2, [pc, #308]	@ (800c6e8 <HAL_TIM_Encoder_Start+0x164>)
 800c5b4:	4293      	cmp	r3, r2
 800c5b6:	d01d      	beq.n	800c5f4 <HAL_TIM_Encoder_Start+0x70>
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c5c0:	d018      	beq.n	800c5f4 <HAL_TIM_Encoder_Start+0x70>
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	4a49      	ldr	r2, [pc, #292]	@ (800c6ec <HAL_TIM_Encoder_Start+0x168>)
 800c5c8:	4293      	cmp	r3, r2
 800c5ca:	d013      	beq.n	800c5f4 <HAL_TIM_Encoder_Start+0x70>
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	4a47      	ldr	r2, [pc, #284]	@ (800c6f0 <HAL_TIM_Encoder_Start+0x16c>)
 800c5d2:	4293      	cmp	r3, r2
 800c5d4:	d00e      	beq.n	800c5f4 <HAL_TIM_Encoder_Start+0x70>
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	4a46      	ldr	r2, [pc, #280]	@ (800c6f4 <HAL_TIM_Encoder_Start+0x170>)
 800c5dc:	4293      	cmp	r3, r2
 800c5de:	d009      	beq.n	800c5f4 <HAL_TIM_Encoder_Start+0x70>
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	4a44      	ldr	r2, [pc, #272]	@ (800c6f8 <HAL_TIM_Encoder_Start+0x174>)
 800c5e6:	4293      	cmp	r3, r2
 800c5e8:	d004      	beq.n	800c5f4 <HAL_TIM_Encoder_Start+0x70>
 800c5ea:	f640 41a1 	movw	r1, #3233	@ 0xca1
 800c5ee:	4843      	ldr	r0, [pc, #268]	@ (800c6fc <HAL_TIM_Encoder_Start+0x178>)
 800c5f0:	f7f9 fdf6 	bl	80061e0 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d110      	bne.n	800c61c <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c5fa:	7bfb      	ldrb	r3, [r7, #15]
 800c5fc:	2b01      	cmp	r3, #1
 800c5fe:	d102      	bne.n	800c606 <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800c600:	7b7b      	ldrb	r3, [r7, #13]
 800c602:	2b01      	cmp	r3, #1
 800c604:	d001      	beq.n	800c60a <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 800c606:	2301      	movs	r3, #1
 800c608:	e069      	b.n	800c6de <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2202      	movs	r2, #2
 800c60e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2202      	movs	r2, #2
 800c616:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c61a:	e031      	b.n	800c680 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	2b04      	cmp	r3, #4
 800c620:	d110      	bne.n	800c644 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c622:	7bbb      	ldrb	r3, [r7, #14]
 800c624:	2b01      	cmp	r3, #1
 800c626:	d102      	bne.n	800c62e <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c628:	7b3b      	ldrb	r3, [r7, #12]
 800c62a:	2b01      	cmp	r3, #1
 800c62c:	d001      	beq.n	800c632 <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 800c62e:	2301      	movs	r3, #1
 800c630:	e055      	b.n	800c6de <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	2202      	movs	r2, #2
 800c636:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	2202      	movs	r2, #2
 800c63e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c642:	e01d      	b.n	800c680 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c644:	7bfb      	ldrb	r3, [r7, #15]
 800c646:	2b01      	cmp	r3, #1
 800c648:	d108      	bne.n	800c65c <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c64a:	7bbb      	ldrb	r3, [r7, #14]
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d105      	bne.n	800c65c <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c650:	7b7b      	ldrb	r3, [r7, #13]
 800c652:	2b01      	cmp	r3, #1
 800c654:	d102      	bne.n	800c65c <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c656:	7b3b      	ldrb	r3, [r7, #12]
 800c658:	2b01      	cmp	r3, #1
 800c65a:	d001      	beq.n	800c660 <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 800c65c:	2301      	movs	r3, #1
 800c65e:	e03e      	b.n	800c6de <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2202      	movs	r2, #2
 800c664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	2202      	movs	r2, #2
 800c66c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2202      	movs	r2, #2
 800c674:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	2202      	movs	r2, #2
 800c67c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d003      	beq.n	800c68e <HAL_TIM_Encoder_Start+0x10a>
 800c686:	683b      	ldr	r3, [r7, #0]
 800c688:	2b04      	cmp	r3, #4
 800c68a:	d008      	beq.n	800c69e <HAL_TIM_Encoder_Start+0x11a>
 800c68c:	e00f      	b.n	800c6ae <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	2201      	movs	r2, #1
 800c694:	2100      	movs	r1, #0
 800c696:	4618      	mov	r0, r3
 800c698:	f001 fc1e 	bl	800ded8 <TIM_CCxChannelCmd>
      break;
 800c69c:	e016      	b.n	800c6cc <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	2201      	movs	r2, #1
 800c6a4:	2104      	movs	r1, #4
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	f001 fc16 	bl	800ded8 <TIM_CCxChannelCmd>
      break;
 800c6ac:	e00e      	b.n	800c6cc <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	2201      	movs	r2, #1
 800c6b4:	2100      	movs	r1, #0
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f001 fc0e 	bl	800ded8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	2201      	movs	r2, #1
 800c6c2:	2104      	movs	r1, #4
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	f001 fc07 	bl	800ded8 <TIM_CCxChannelCmd>
      break;
 800c6ca:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	681a      	ldr	r2, [r3, #0]
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	f042 0201 	orr.w	r2, r2, #1
 800c6da:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c6dc:	2300      	movs	r3, #0
}
 800c6de:	4618      	mov	r0, r3
 800c6e0:	3710      	adds	r7, #16
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}
 800c6e6:	bf00      	nop
 800c6e8:	40012c00 	.word	0x40012c00
 800c6ec:	40000400 	.word	0x40000400
 800c6f0:	40000800 	.word	0x40000800
 800c6f4:	40000c00 	.word	0x40000c00
 800c6f8:	40013400 	.word	0x40013400
 800c6fc:	08010fe4 	.word	0x08010fe4

0800c700 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b084      	sub	sp, #16
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	68db      	ldr	r3, [r3, #12]
 800c70e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	691b      	ldr	r3, [r3, #16]
 800c716:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c718:	68bb      	ldr	r3, [r7, #8]
 800c71a:	f003 0302 	and.w	r3, r3, #2
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d020      	beq.n	800c764 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	f003 0302 	and.w	r3, r3, #2
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d01b      	beq.n	800c764 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f06f 0202 	mvn.w	r2, #2
 800c734:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2201      	movs	r2, #1
 800c73a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	699b      	ldr	r3, [r3, #24]
 800c742:	f003 0303 	and.w	r3, r3, #3
 800c746:	2b00      	cmp	r3, #0
 800c748:	d003      	beq.n	800c752 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	f000 ff06 	bl	800d55c <HAL_TIM_IC_CaptureCallback>
 800c750:	e005      	b.n	800c75e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c752:	6878      	ldr	r0, [r7, #4]
 800c754:	f000 fef8 	bl	800d548 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c758:	6878      	ldr	r0, [r7, #4]
 800c75a:	f000 ff09 	bl	800d570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	2200      	movs	r2, #0
 800c762:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c764:	68bb      	ldr	r3, [r7, #8]
 800c766:	f003 0304 	and.w	r3, r3, #4
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d020      	beq.n	800c7b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	f003 0304 	and.w	r3, r3, #4
 800c774:	2b00      	cmp	r3, #0
 800c776:	d01b      	beq.n	800c7b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f06f 0204 	mvn.w	r2, #4
 800c780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2202      	movs	r2, #2
 800c786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	699b      	ldr	r3, [r3, #24]
 800c78e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c792:	2b00      	cmp	r3, #0
 800c794:	d003      	beq.n	800c79e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c796:	6878      	ldr	r0, [r7, #4]
 800c798:	f000 fee0 	bl	800d55c <HAL_TIM_IC_CaptureCallback>
 800c79c:	e005      	b.n	800c7aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f000 fed2 	bl	800d548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c7a4:	6878      	ldr	r0, [r7, #4]
 800c7a6:	f000 fee3 	bl	800d570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c7b0:	68bb      	ldr	r3, [r7, #8]
 800c7b2:	f003 0308 	and.w	r3, r3, #8
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d020      	beq.n	800c7fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	f003 0308 	and.w	r3, r3, #8
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d01b      	beq.n	800c7fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	f06f 0208 	mvn.w	r2, #8
 800c7cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	2204      	movs	r2, #4
 800c7d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	69db      	ldr	r3, [r3, #28]
 800c7da:	f003 0303 	and.w	r3, r3, #3
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d003      	beq.n	800c7ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c7e2:	6878      	ldr	r0, [r7, #4]
 800c7e4:	f000 feba 	bl	800d55c <HAL_TIM_IC_CaptureCallback>
 800c7e8:	e005      	b.n	800c7f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c7ea:	6878      	ldr	r0, [r7, #4]
 800c7ec:	f000 feac 	bl	800d548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c7f0:	6878      	ldr	r0, [r7, #4]
 800c7f2:	f000 febd 	bl	800d570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c7fc:	68bb      	ldr	r3, [r7, #8]
 800c7fe:	f003 0310 	and.w	r3, r3, #16
 800c802:	2b00      	cmp	r3, #0
 800c804:	d020      	beq.n	800c848 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	f003 0310 	and.w	r3, r3, #16
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d01b      	beq.n	800c848 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	f06f 0210 	mvn.w	r2, #16
 800c818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	2208      	movs	r2, #8
 800c81e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	69db      	ldr	r3, [r3, #28]
 800c826:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d003      	beq.n	800c836 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c82e:	6878      	ldr	r0, [r7, #4]
 800c830:	f000 fe94 	bl	800d55c <HAL_TIM_IC_CaptureCallback>
 800c834:	e005      	b.n	800c842 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c836:	6878      	ldr	r0, [r7, #4]
 800c838:	f000 fe86 	bl	800d548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c83c:	6878      	ldr	r0, [r7, #4]
 800c83e:	f000 fe97 	bl	800d570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	2200      	movs	r2, #0
 800c846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	f003 0301 	and.w	r3, r3, #1
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d00c      	beq.n	800c86c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	f003 0301 	and.w	r3, r3, #1
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d007      	beq.n	800c86c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f06f 0201 	mvn.w	r2, #1
 800c864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c866:	6878      	ldr	r0, [r7, #4]
 800c868:	f7f8 fcde 	bl	8005228 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c86c:	68bb      	ldr	r3, [r7, #8]
 800c86e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c872:	2b00      	cmp	r3, #0
 800c874:	d104      	bne.n	800c880 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c876:	68bb      	ldr	r3, [r7, #8]
 800c878:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d00c      	beq.n	800c89a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c886:	2b00      	cmp	r3, #0
 800c888:	d007      	beq.n	800c89a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c892:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f001 fe2f 	bl	800e4f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c89a:	68bb      	ldr	r3, [r7, #8]
 800c89c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d00c      	beq.n	800c8be <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d007      	beq.n	800c8be <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c8b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f001 fe27 	bl	800e50c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d00c      	beq.n	800c8e2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d007      	beq.n	800c8e2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c8da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c8dc:	6878      	ldr	r0, [r7, #4]
 800c8de:	f000 fe51 	bl	800d584 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	f003 0320 	and.w	r3, r3, #32
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d00c      	beq.n	800c906 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	f003 0320 	and.w	r3, r3, #32
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d007      	beq.n	800c906 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	f06f 0220 	mvn.w	r2, #32
 800c8fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c900:	6878      	ldr	r0, [r7, #4]
 800c902:	f001 fdef 	bl	800e4e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c906:	bf00      	nop
 800c908:	3710      	adds	r7, #16
 800c90a:	46bd      	mov	sp, r7
 800c90c:	bd80      	pop	{r7, pc}
	...

0800c910 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b086      	sub	sp, #24
 800c914:	af00      	add	r7, sp, #0
 800c916:	60f8      	str	r0, [r7, #12]
 800c918:	60b9      	str	r1, [r7, #8]
 800c91a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c91c:	2300      	movs	r3, #0
 800c91e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d016      	beq.n	800c954 <HAL_TIM_PWM_ConfigChannel+0x44>
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	2b04      	cmp	r3, #4
 800c92a:	d013      	beq.n	800c954 <HAL_TIM_PWM_ConfigChannel+0x44>
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2b08      	cmp	r3, #8
 800c930:	d010      	beq.n	800c954 <HAL_TIM_PWM_ConfigChannel+0x44>
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	2b0c      	cmp	r3, #12
 800c936:	d00d      	beq.n	800c954 <HAL_TIM_PWM_ConfigChannel+0x44>
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2b10      	cmp	r3, #16
 800c93c:	d00a      	beq.n	800c954 <HAL_TIM_PWM_ConfigChannel+0x44>
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2b14      	cmp	r3, #20
 800c942:	d007      	beq.n	800c954 <HAL_TIM_PWM_ConfigChannel+0x44>
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2b3c      	cmp	r3, #60	@ 0x3c
 800c948:	d004      	beq.n	800c954 <HAL_TIM_PWM_ConfigChannel+0x44>
 800c94a:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 800c94e:	488b      	ldr	r0, [pc, #556]	@ (800cb7c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800c950:	f7f9 fc46 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800c954:	68bb      	ldr	r3, [r7, #8]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	2b60      	cmp	r3, #96	@ 0x60
 800c95a:	d01c      	beq.n	800c996 <HAL_TIM_PWM_ConfigChannel+0x86>
 800c95c:	68bb      	ldr	r3, [r7, #8]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	2b70      	cmp	r3, #112	@ 0x70
 800c962:	d018      	beq.n	800c996 <HAL_TIM_PWM_ConfigChannel+0x86>
 800c964:	68bb      	ldr	r3, [r7, #8]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	4a85      	ldr	r2, [pc, #532]	@ (800cb80 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800c96a:	4293      	cmp	r3, r2
 800c96c:	d013      	beq.n	800c996 <HAL_TIM_PWM_ConfigChannel+0x86>
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	4a84      	ldr	r2, [pc, #528]	@ (800cb84 <HAL_TIM_PWM_ConfigChannel+0x274>)
 800c974:	4293      	cmp	r3, r2
 800c976:	d00e      	beq.n	800c996 <HAL_TIM_PWM_ConfigChannel+0x86>
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	4a82      	ldr	r2, [pc, #520]	@ (800cb88 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800c97e:	4293      	cmp	r3, r2
 800c980:	d009      	beq.n	800c996 <HAL_TIM_PWM_ConfigChannel+0x86>
 800c982:	68bb      	ldr	r3, [r7, #8]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	4a81      	ldr	r2, [pc, #516]	@ (800cb8c <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800c988:	4293      	cmp	r3, r2
 800c98a:	d004      	beq.n	800c996 <HAL_TIM_PWM_ConfigChannel+0x86>
 800c98c:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 800c990:	487a      	ldr	r0, [pc, #488]	@ (800cb7c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800c992:	f7f9 fc25 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800c996:	68bb      	ldr	r3, [r7, #8]
 800c998:	689b      	ldr	r3, [r3, #8]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d008      	beq.n	800c9b0 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800c99e:	68bb      	ldr	r3, [r7, #8]
 800c9a0:	689b      	ldr	r3, [r3, #8]
 800c9a2:	2b02      	cmp	r3, #2
 800c9a4:	d004      	beq.n	800c9b0 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800c9a6:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 800c9aa:	4874      	ldr	r0, [pc, #464]	@ (800cb7c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800c9ac:	f7f9 fc18 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800c9b0:	68bb      	ldr	r3, [r7, #8]
 800c9b2:	691b      	ldr	r3, [r3, #16]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d008      	beq.n	800c9ca <HAL_TIM_PWM_ConfigChannel+0xba>
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	691b      	ldr	r3, [r3, #16]
 800c9bc:	2b04      	cmp	r3, #4
 800c9be:	d004      	beq.n	800c9ca <HAL_TIM_PWM_ConfigChannel+0xba>
 800c9c0:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 800c9c4:	486d      	ldr	r0, [pc, #436]	@ (800cb7c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800c9c6:	f7f9 fc0b 	bl	80061e0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c9d0:	2b01      	cmp	r3, #1
 800c9d2:	d101      	bne.n	800c9d8 <HAL_TIM_PWM_ConfigChannel+0xc8>
 800c9d4:	2302      	movs	r3, #2
 800c9d6:	e1d9      	b.n	800cd8c <HAL_TIM_PWM_ConfigChannel+0x47c>
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	2201      	movs	r2, #1
 800c9dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	2b14      	cmp	r3, #20
 800c9e4:	f200 81ca 	bhi.w	800cd7c <HAL_TIM_PWM_ConfigChannel+0x46c>
 800c9e8:	a201      	add	r2, pc, #4	@ (adr r2, 800c9f0 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800c9ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9ee:	bf00      	nop
 800c9f0:	0800ca45 	.word	0x0800ca45
 800c9f4:	0800cd7d 	.word	0x0800cd7d
 800c9f8:	0800cd7d 	.word	0x0800cd7d
 800c9fc:	0800cd7d 	.word	0x0800cd7d
 800ca00:	0800cae9 	.word	0x0800cae9
 800ca04:	0800cd7d 	.word	0x0800cd7d
 800ca08:	0800cd7d 	.word	0x0800cd7d
 800ca0c:	0800cd7d 	.word	0x0800cd7d
 800ca10:	0800cbb1 	.word	0x0800cbb1
 800ca14:	0800cd7d 	.word	0x0800cd7d
 800ca18:	0800cd7d 	.word	0x0800cd7d
 800ca1c:	0800cd7d 	.word	0x0800cd7d
 800ca20:	0800cc37 	.word	0x0800cc37
 800ca24:	0800cd7d 	.word	0x0800cd7d
 800ca28:	0800cd7d 	.word	0x0800cd7d
 800ca2c:	0800cd7d 	.word	0x0800cd7d
 800ca30:	0800ccbf 	.word	0x0800ccbf
 800ca34:	0800cd7d 	.word	0x0800cd7d
 800ca38:	0800cd7d 	.word	0x0800cd7d
 800ca3c:	0800cd7d 	.word	0x0800cd7d
 800ca40:	0800cd1d 	.word	0x0800cd1d
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	4a51      	ldr	r2, [pc, #324]	@ (800cb90 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800ca4a:	4293      	cmp	r3, r2
 800ca4c:	d02c      	beq.n	800caa8 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca56:	d027      	beq.n	800caa8 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	4a4d      	ldr	r2, [pc, #308]	@ (800cb94 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800ca5e:	4293      	cmp	r3, r2
 800ca60:	d022      	beq.n	800caa8 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	4a4c      	ldr	r2, [pc, #304]	@ (800cb98 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d01d      	beq.n	800caa8 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	4a4a      	ldr	r2, [pc, #296]	@ (800cb9c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800ca72:	4293      	cmp	r3, r2
 800ca74:	d018      	beq.n	800caa8 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	4a49      	ldr	r2, [pc, #292]	@ (800cba0 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800ca7c:	4293      	cmp	r3, r2
 800ca7e:	d013      	beq.n	800caa8 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	4a47      	ldr	r2, [pc, #284]	@ (800cba4 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800ca86:	4293      	cmp	r3, r2
 800ca88:	d00e      	beq.n	800caa8 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	4a46      	ldr	r2, [pc, #280]	@ (800cba8 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800ca90:	4293      	cmp	r3, r2
 800ca92:	d009      	beq.n	800caa8 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	4a44      	ldr	r2, [pc, #272]	@ (800cbac <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800ca9a:	4293      	cmp	r3, r2
 800ca9c:	d004      	beq.n	800caa8 <HAL_TIM_PWM_ConfigChannel+0x198>
 800ca9e:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800caa2:	4836      	ldr	r0, [pc, #216]	@ (800cb7c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800caa4:	f7f9 fb9c 	bl	80061e0 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	68b9      	ldr	r1, [r7, #8]
 800caae:	4618      	mov	r0, r3
 800cab0:	f000 fe18 	bl	800d6e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	699a      	ldr	r2, [r3, #24]
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	f042 0208 	orr.w	r2, r2, #8
 800cac2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	699a      	ldr	r2, [r3, #24]
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	f022 0204 	bic.w	r2, r2, #4
 800cad2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	6999      	ldr	r1, [r3, #24]
 800cada:	68bb      	ldr	r3, [r7, #8]
 800cadc:	691a      	ldr	r2, [r3, #16]
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	430a      	orrs	r2, r1
 800cae4:	619a      	str	r2, [r3, #24]
      break;
 800cae6:	e14c      	b.n	800cd82 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	4a28      	ldr	r2, [pc, #160]	@ (800cb90 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800caee:	4293      	cmp	r3, r2
 800caf0:	d022      	beq.n	800cb38 <HAL_TIM_PWM_ConfigChannel+0x228>
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cafa:	d01d      	beq.n	800cb38 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	4a24      	ldr	r2, [pc, #144]	@ (800cb94 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800cb02:	4293      	cmp	r3, r2
 800cb04:	d018      	beq.n	800cb38 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	4a23      	ldr	r2, [pc, #140]	@ (800cb98 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	d013      	beq.n	800cb38 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	4a21      	ldr	r2, [pc, #132]	@ (800cb9c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800cb16:	4293      	cmp	r3, r2
 800cb18:	d00e      	beq.n	800cb38 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	4a20      	ldr	r2, [pc, #128]	@ (800cba0 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800cb20:	4293      	cmp	r3, r2
 800cb22:	d009      	beq.n	800cb38 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	4a1e      	ldr	r2, [pc, #120]	@ (800cba4 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800cb2a:	4293      	cmp	r3, r2
 800cb2c:	d004      	beq.n	800cb38 <HAL_TIM_PWM_ConfigChannel+0x228>
 800cb2e:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800cb32:	4812      	ldr	r0, [pc, #72]	@ (800cb7c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800cb34:	f7f9 fb54 	bl	80061e0 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	68b9      	ldr	r1, [r7, #8]
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f000 fe8a 	bl	800d858 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	699a      	ldr	r2, [r3, #24]
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cb52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	699a      	ldr	r2, [r3, #24]
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cb62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	6999      	ldr	r1, [r3, #24]
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	691b      	ldr	r3, [r3, #16]
 800cb6e:	021a      	lsls	r2, r3, #8
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	430a      	orrs	r2, r1
 800cb76:	619a      	str	r2, [r3, #24]
      break;
 800cb78:	e103      	b.n	800cd82 <HAL_TIM_PWM_ConfigChannel+0x472>
 800cb7a:	bf00      	nop
 800cb7c:	08010fe4 	.word	0x08010fe4
 800cb80:	00010040 	.word	0x00010040
 800cb84:	00010050 	.word	0x00010050
 800cb88:	00010060 	.word	0x00010060
 800cb8c:	00010070 	.word	0x00010070
 800cb90:	40012c00 	.word	0x40012c00
 800cb94:	40000400 	.word	0x40000400
 800cb98:	40000800 	.word	0x40000800
 800cb9c:	40000c00 	.word	0x40000c00
 800cba0:	40013400 	.word	0x40013400
 800cba4:	40014000 	.word	0x40014000
 800cba8:	40014400 	.word	0x40014400
 800cbac:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	4a77      	ldr	r2, [pc, #476]	@ (800cd94 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800cbb6:	4293      	cmp	r3, r2
 800cbb8:	d01d      	beq.n	800cbf6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbc2:	d018      	beq.n	800cbf6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	4a73      	ldr	r2, [pc, #460]	@ (800cd98 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800cbca:	4293      	cmp	r3, r2
 800cbcc:	d013      	beq.n	800cbf6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	4a72      	ldr	r2, [pc, #456]	@ (800cd9c <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800cbd4:	4293      	cmp	r3, r2
 800cbd6:	d00e      	beq.n	800cbf6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	4a70      	ldr	r2, [pc, #448]	@ (800cda0 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800cbde:	4293      	cmp	r3, r2
 800cbe0:	d009      	beq.n	800cbf6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	4a6f      	ldr	r2, [pc, #444]	@ (800cda4 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800cbe8:	4293      	cmp	r3, r2
 800cbea:	d004      	beq.n	800cbf6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800cbec:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800cbf0:	486d      	ldr	r0, [pc, #436]	@ (800cda8 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800cbf2:	f7f9 faf5 	bl	80061e0 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	68b9      	ldr	r1, [r7, #8]
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	f000 fedd 	bl	800d9bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	69da      	ldr	r2, [r3, #28]
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f042 0208 	orr.w	r2, r2, #8
 800cc10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	69da      	ldr	r2, [r3, #28]
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	f022 0204 	bic.w	r2, r2, #4
 800cc20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	69d9      	ldr	r1, [r3, #28]
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	691a      	ldr	r2, [r3, #16]
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	430a      	orrs	r2, r1
 800cc32:	61da      	str	r2, [r3, #28]
      break;
 800cc34:	e0a5      	b.n	800cd82 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	4a56      	ldr	r2, [pc, #344]	@ (800cd94 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800cc3c:	4293      	cmp	r3, r2
 800cc3e:	d01d      	beq.n	800cc7c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc48:	d018      	beq.n	800cc7c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	4a52      	ldr	r2, [pc, #328]	@ (800cd98 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800cc50:	4293      	cmp	r3, r2
 800cc52:	d013      	beq.n	800cc7c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	4a50      	ldr	r2, [pc, #320]	@ (800cd9c <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800cc5a:	4293      	cmp	r3, r2
 800cc5c:	d00e      	beq.n	800cc7c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	4a4f      	ldr	r2, [pc, #316]	@ (800cda0 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800cc64:	4293      	cmp	r3, r2
 800cc66:	d009      	beq.n	800cc7c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	4a4d      	ldr	r2, [pc, #308]	@ (800cda4 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d004      	beq.n	800cc7c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800cc72:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800cc76:	484c      	ldr	r0, [pc, #304]	@ (800cda8 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800cc78:	f7f9 fab2 	bl	80061e0 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	68b9      	ldr	r1, [r7, #8]
 800cc82:	4618      	mov	r0, r3
 800cc84:	f000 ff4c 	bl	800db20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	69da      	ldr	r2, [r3, #28]
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cc96:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	69da      	ldr	r2, [r3, #28]
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cca6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	69d9      	ldr	r1, [r3, #28]
 800ccae:	68bb      	ldr	r3, [r7, #8]
 800ccb0:	691b      	ldr	r3, [r3, #16]
 800ccb2:	021a      	lsls	r2, r3, #8
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	430a      	orrs	r2, r1
 800ccba:	61da      	str	r2, [r3, #28]
      break;
 800ccbc:	e061      	b.n	800cd82 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	4a34      	ldr	r2, [pc, #208]	@ (800cd94 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800ccc4:	4293      	cmp	r3, r2
 800ccc6:	d009      	beq.n	800ccdc <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	4a35      	ldr	r2, [pc, #212]	@ (800cda4 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800ccce:	4293      	cmp	r3, r2
 800ccd0:	d004      	beq.n	800ccdc <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800ccd2:	f241 1104 	movw	r1, #4356	@ 0x1104
 800ccd6:	4834      	ldr	r0, [pc, #208]	@ (800cda8 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800ccd8:	f7f9 fa82 	bl	80061e0 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	68b9      	ldr	r1, [r7, #8]
 800cce2:	4618      	mov	r0, r3
 800cce4:	f000 ff94 	bl	800dc10 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	f042 0208 	orr.w	r2, r2, #8
 800ccf6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	f022 0204 	bic.w	r2, r2, #4
 800cd06:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800cd0e:	68bb      	ldr	r3, [r7, #8]
 800cd10:	691a      	ldr	r2, [r3, #16]
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	430a      	orrs	r2, r1
 800cd18:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800cd1a:	e032      	b.n	800cd82 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	4a1c      	ldr	r2, [pc, #112]	@ (800cd94 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800cd22:	4293      	cmp	r3, r2
 800cd24:	d009      	beq.n	800cd3a <HAL_TIM_PWM_ConfigChannel+0x42a>
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	4a1e      	ldr	r2, [pc, #120]	@ (800cda4 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	d004      	beq.n	800cd3a <HAL_TIM_PWM_ConfigChannel+0x42a>
 800cd30:	f241 1115 	movw	r1, #4373	@ 0x1115
 800cd34:	481c      	ldr	r0, [pc, #112]	@ (800cda8 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800cd36:	f7f9 fa53 	bl	80061e0 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	68b9      	ldr	r1, [r7, #8]
 800cd40:	4618      	mov	r0, r3
 800cd42:	f000 ffc9 	bl	800dcd8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cd54:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800cd64:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800cd6c:	68bb      	ldr	r3, [r7, #8]
 800cd6e:	691b      	ldr	r3, [r3, #16]
 800cd70:	021a      	lsls	r2, r3, #8
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	430a      	orrs	r2, r1
 800cd78:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800cd7a:	e002      	b.n	800cd82 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800cd7c:	2301      	movs	r3, #1
 800cd7e:	75fb      	strb	r3, [r7, #23]
      break;
 800cd80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	2200      	movs	r2, #0
 800cd86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cd8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd8c:	4618      	mov	r0, r3
 800cd8e:	3718      	adds	r7, #24
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}
 800cd94:	40012c00 	.word	0x40012c00
 800cd98:	40000400 	.word	0x40000400
 800cd9c:	40000800 	.word	0x40000800
 800cda0:	40000c00 	.word	0x40000c00
 800cda4:	40013400 	.word	0x40013400
 800cda8:	08010fe4 	.word	0x08010fe4

0800cdac <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b082      	sub	sp, #8
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
 800cdb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	4a33      	ldr	r2, [pc, #204]	@ (800ce88 <HAL_TIM_GenerateEvent+0xdc>)
 800cdbc:	4293      	cmp	r3, r2
 800cdbe:	d036      	beq.n	800ce2e <HAL_TIM_GenerateEvent+0x82>
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdc8:	d031      	beq.n	800ce2e <HAL_TIM_GenerateEvent+0x82>
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	4a2f      	ldr	r2, [pc, #188]	@ (800ce8c <HAL_TIM_GenerateEvent+0xe0>)
 800cdd0:	4293      	cmp	r3, r2
 800cdd2:	d02c      	beq.n	800ce2e <HAL_TIM_GenerateEvent+0x82>
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	4a2d      	ldr	r2, [pc, #180]	@ (800ce90 <HAL_TIM_GenerateEvent+0xe4>)
 800cdda:	4293      	cmp	r3, r2
 800cddc:	d027      	beq.n	800ce2e <HAL_TIM_GenerateEvent+0x82>
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	4a2c      	ldr	r2, [pc, #176]	@ (800ce94 <HAL_TIM_GenerateEvent+0xe8>)
 800cde4:	4293      	cmp	r3, r2
 800cde6:	d022      	beq.n	800ce2e <HAL_TIM_GenerateEvent+0x82>
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	4a2a      	ldr	r2, [pc, #168]	@ (800ce98 <HAL_TIM_GenerateEvent+0xec>)
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d01d      	beq.n	800ce2e <HAL_TIM_GenerateEvent+0x82>
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	4a29      	ldr	r2, [pc, #164]	@ (800ce9c <HAL_TIM_GenerateEvent+0xf0>)
 800cdf8:	4293      	cmp	r3, r2
 800cdfa:	d018      	beq.n	800ce2e <HAL_TIM_GenerateEvent+0x82>
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	4a27      	ldr	r2, [pc, #156]	@ (800cea0 <HAL_TIM_GenerateEvent+0xf4>)
 800ce02:	4293      	cmp	r3, r2
 800ce04:	d013      	beq.n	800ce2e <HAL_TIM_GenerateEvent+0x82>
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	4a26      	ldr	r2, [pc, #152]	@ (800cea4 <HAL_TIM_GenerateEvent+0xf8>)
 800ce0c:	4293      	cmp	r3, r2
 800ce0e:	d00e      	beq.n	800ce2e <HAL_TIM_GenerateEvent+0x82>
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	4a24      	ldr	r2, [pc, #144]	@ (800cea8 <HAL_TIM_GenerateEvent+0xfc>)
 800ce16:	4293      	cmp	r3, r2
 800ce18:	d009      	beq.n	800ce2e <HAL_TIM_GenerateEvent+0x82>
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	4a23      	ldr	r2, [pc, #140]	@ (800ceac <HAL_TIM_GenerateEvent+0x100>)
 800ce20:	4293      	cmp	r3, r2
 800ce22:	d004      	beq.n	800ce2e <HAL_TIM_GenerateEvent+0x82>
 800ce24:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800ce28:	4821      	ldr	r0, [pc, #132]	@ (800ceb0 <HAL_TIM_GenerateEvent+0x104>)
 800ce2a:	f7f9 f9d9 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800ce2e:	683b      	ldr	r3, [r7, #0]
 800ce30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce34:	d202      	bcs.n	800ce3c <HAL_TIM_GenerateEvent+0x90>
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d104      	bne.n	800ce46 <HAL_TIM_GenerateEvent+0x9a>
 800ce3c:	f241 4181 	movw	r1, #5249	@ 0x1481
 800ce40:	481b      	ldr	r0, [pc, #108]	@ (800ceb0 <HAL_TIM_GenerateEvent+0x104>)
 800ce42:	f7f9 f9cd 	bl	80061e0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ce4c:	2b01      	cmp	r3, #1
 800ce4e:	d101      	bne.n	800ce54 <HAL_TIM_GenerateEvent+0xa8>
 800ce50:	2302      	movs	r3, #2
 800ce52:	e014      	b.n	800ce7e <HAL_TIM_GenerateEvent+0xd2>
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2201      	movs	r2, #1
 800ce58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2202      	movs	r2, #2
 800ce60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	683a      	ldr	r2, [r7, #0]
 800ce6a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2201      	movs	r2, #1
 800ce70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2200      	movs	r2, #0
 800ce78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800ce7c:	2300      	movs	r3, #0
}
 800ce7e:	4618      	mov	r0, r3
 800ce80:	3708      	adds	r7, #8
 800ce82:	46bd      	mov	sp, r7
 800ce84:	bd80      	pop	{r7, pc}
 800ce86:	bf00      	nop
 800ce88:	40012c00 	.word	0x40012c00
 800ce8c:	40000400 	.word	0x40000400
 800ce90:	40000800 	.word	0x40000800
 800ce94:	40000c00 	.word	0x40000c00
 800ce98:	40001000 	.word	0x40001000
 800ce9c:	40001400 	.word	0x40001400
 800cea0:	40013400 	.word	0x40013400
 800cea4:	40014000 	.word	0x40014000
 800cea8:	40014400 	.word	0x40014400
 800ceac:	40014800 	.word	0x40014800
 800ceb0:	08010fe4 	.word	0x08010fe4

0800ceb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b084      	sub	sp, #16
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
 800cebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cebe:	2300      	movs	r3, #0
 800cec0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cec8:	2b01      	cmp	r3, #1
 800ceca:	d101      	bne.n	800ced0 <HAL_TIM_ConfigClockSource+0x1c>
 800cecc:	2302      	movs	r3, #2
 800cece:	e329      	b.n	800d524 <HAL_TIM_ConfigClockSource+0x670>
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2201      	movs	r2, #1
 800ced4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2202      	movs	r2, #2
 800cedc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cee8:	d029      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x8a>
 800ceea:	683b      	ldr	r3, [r7, #0]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	2b70      	cmp	r3, #112	@ 0x70
 800cef0:	d025      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x8a>
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cefa:	d020      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x8a>
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	2b40      	cmp	r3, #64	@ 0x40
 800cf02:	d01c      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x8a>
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	2b50      	cmp	r3, #80	@ 0x50
 800cf0a:	d018      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x8a>
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	2b60      	cmp	r3, #96	@ 0x60
 800cf12:	d014      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x8a>
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d010      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x8a>
 800cf1c:	683b      	ldr	r3, [r7, #0]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	2b10      	cmp	r3, #16
 800cf22:	d00c      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x8a>
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	2b20      	cmp	r3, #32
 800cf2a:	d008      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x8a>
 800cf2c:	683b      	ldr	r3, [r7, #0]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	2b30      	cmp	r3, #48	@ 0x30
 800cf32:	d004      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0x8a>
 800cf34:	f241 5156 	movw	r1, #5462	@ 0x1556
 800cf38:	4888      	ldr	r0, [pc, #544]	@ (800d15c <HAL_TIM_ConfigClockSource+0x2a8>)
 800cf3a:	f7f9 f951 	bl	80061e0 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	689b      	ldr	r3, [r3, #8]
 800cf44:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cf46:	68bb      	ldr	r3, [r7, #8]
 800cf48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cf4c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800cf50:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cf52:	68bb      	ldr	r3, [r7, #8]
 800cf54:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cf58:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	68ba      	ldr	r2, [r7, #8]
 800cf60:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cf6a:	f000 810d 	beq.w	800d188 <HAL_TIM_ConfigClockSource+0x2d4>
 800cf6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cf72:	f200 82ca 	bhi.w	800d50a <HAL_TIM_ConfigClockSource+0x656>
 800cf76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cf7a:	d02d      	beq.n	800cfd8 <HAL_TIM_ConfigClockSource+0x124>
 800cf7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cf80:	f200 82c3 	bhi.w	800d50a <HAL_TIM_ConfigClockSource+0x656>
 800cf84:	2b70      	cmp	r3, #112	@ 0x70
 800cf86:	d06f      	beq.n	800d068 <HAL_TIM_ConfigClockSource+0x1b4>
 800cf88:	2b70      	cmp	r3, #112	@ 0x70
 800cf8a:	f200 82be 	bhi.w	800d50a <HAL_TIM_ConfigClockSource+0x656>
 800cf8e:	2b60      	cmp	r3, #96	@ 0x60
 800cf90:	f000 81d4 	beq.w	800d33c <HAL_TIM_ConfigClockSource+0x488>
 800cf94:	2b60      	cmp	r3, #96	@ 0x60
 800cf96:	f200 82b8 	bhi.w	800d50a <HAL_TIM_ConfigClockSource+0x656>
 800cf9a:	2b50      	cmp	r3, #80	@ 0x50
 800cf9c:	f000 8165 	beq.w	800d26a <HAL_TIM_ConfigClockSource+0x3b6>
 800cfa0:	2b50      	cmp	r3, #80	@ 0x50
 800cfa2:	f200 82b2 	bhi.w	800d50a <HAL_TIM_ConfigClockSource+0x656>
 800cfa6:	2b40      	cmp	r3, #64	@ 0x40
 800cfa8:	f000 8223 	beq.w	800d3f2 <HAL_TIM_ConfigClockSource+0x53e>
 800cfac:	2b40      	cmp	r3, #64	@ 0x40
 800cfae:	f200 82ac 	bhi.w	800d50a <HAL_TIM_ConfigClockSource+0x656>
 800cfb2:	2b30      	cmp	r3, #48	@ 0x30
 800cfb4:	f000 8278 	beq.w	800d4a8 <HAL_TIM_ConfigClockSource+0x5f4>
 800cfb8:	2b30      	cmp	r3, #48	@ 0x30
 800cfba:	f200 82a6 	bhi.w	800d50a <HAL_TIM_ConfigClockSource+0x656>
 800cfbe:	2b20      	cmp	r3, #32
 800cfc0:	f000 8272 	beq.w	800d4a8 <HAL_TIM_ConfigClockSource+0x5f4>
 800cfc4:	2b20      	cmp	r3, #32
 800cfc6:	f200 82a0 	bhi.w	800d50a <HAL_TIM_ConfigClockSource+0x656>
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	f000 826c 	beq.w	800d4a8 <HAL_TIM_ConfigClockSource+0x5f4>
 800cfd0:	2b10      	cmp	r3, #16
 800cfd2:	f000 8269 	beq.w	800d4a8 <HAL_TIM_ConfigClockSource+0x5f4>
 800cfd6:	e298      	b.n	800d50a <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	4a60      	ldr	r2, [pc, #384]	@ (800d160 <HAL_TIM_ConfigClockSource+0x2ac>)
 800cfde:	4293      	cmp	r3, r2
 800cfe0:	f000 8296 	beq.w	800d510 <HAL_TIM_ConfigClockSource+0x65c>
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfec:	f000 8290 	beq.w	800d510 <HAL_TIM_ConfigClockSource+0x65c>
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	4a5b      	ldr	r2, [pc, #364]	@ (800d164 <HAL_TIM_ConfigClockSource+0x2b0>)
 800cff6:	4293      	cmp	r3, r2
 800cff8:	f000 828a 	beq.w	800d510 <HAL_TIM_ConfigClockSource+0x65c>
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	4a59      	ldr	r2, [pc, #356]	@ (800d168 <HAL_TIM_ConfigClockSource+0x2b4>)
 800d002:	4293      	cmp	r3, r2
 800d004:	f000 8284 	beq.w	800d510 <HAL_TIM_ConfigClockSource+0x65c>
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	4a57      	ldr	r2, [pc, #348]	@ (800d16c <HAL_TIM_ConfigClockSource+0x2b8>)
 800d00e:	4293      	cmp	r3, r2
 800d010:	f000 827e 	beq.w	800d510 <HAL_TIM_ConfigClockSource+0x65c>
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	4a55      	ldr	r2, [pc, #340]	@ (800d170 <HAL_TIM_ConfigClockSource+0x2bc>)
 800d01a:	4293      	cmp	r3, r2
 800d01c:	f000 8278 	beq.w	800d510 <HAL_TIM_ConfigClockSource+0x65c>
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	4a53      	ldr	r2, [pc, #332]	@ (800d174 <HAL_TIM_ConfigClockSource+0x2c0>)
 800d026:	4293      	cmp	r3, r2
 800d028:	f000 8272 	beq.w	800d510 <HAL_TIM_ConfigClockSource+0x65c>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	4a51      	ldr	r2, [pc, #324]	@ (800d178 <HAL_TIM_ConfigClockSource+0x2c4>)
 800d032:	4293      	cmp	r3, r2
 800d034:	f000 826c 	beq.w	800d510 <HAL_TIM_ConfigClockSource+0x65c>
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	4a4f      	ldr	r2, [pc, #316]	@ (800d17c <HAL_TIM_ConfigClockSource+0x2c8>)
 800d03e:	4293      	cmp	r3, r2
 800d040:	f000 8266 	beq.w	800d510 <HAL_TIM_ConfigClockSource+0x65c>
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	4a4d      	ldr	r2, [pc, #308]	@ (800d180 <HAL_TIM_ConfigClockSource+0x2cc>)
 800d04a:	4293      	cmp	r3, r2
 800d04c:	f000 8260 	beq.w	800d510 <HAL_TIM_ConfigClockSource+0x65c>
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	4a4b      	ldr	r2, [pc, #300]	@ (800d184 <HAL_TIM_ConfigClockSource+0x2d0>)
 800d056:	4293      	cmp	r3, r2
 800d058:	f000 825a 	beq.w	800d510 <HAL_TIM_ConfigClockSource+0x65c>
 800d05c:	f241 5162 	movw	r1, #5474	@ 0x1562
 800d060:	483e      	ldr	r0, [pc, #248]	@ (800d15c <HAL_TIM_ConfigClockSource+0x2a8>)
 800d062:	f7f9 f8bd 	bl	80061e0 <assert_failed>
      break;
 800d066:	e253      	b.n	800d510 <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	4a3c      	ldr	r2, [pc, #240]	@ (800d160 <HAL_TIM_ConfigClockSource+0x2ac>)
 800d06e:	4293      	cmp	r3, r2
 800d070:	d022      	beq.n	800d0b8 <HAL_TIM_ConfigClockSource+0x204>
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d07a:	d01d      	beq.n	800d0b8 <HAL_TIM_ConfigClockSource+0x204>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	4a38      	ldr	r2, [pc, #224]	@ (800d164 <HAL_TIM_ConfigClockSource+0x2b0>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d018      	beq.n	800d0b8 <HAL_TIM_ConfigClockSource+0x204>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	4a37      	ldr	r2, [pc, #220]	@ (800d168 <HAL_TIM_ConfigClockSource+0x2b4>)
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d013      	beq.n	800d0b8 <HAL_TIM_ConfigClockSource+0x204>
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	4a35      	ldr	r2, [pc, #212]	@ (800d16c <HAL_TIM_ConfigClockSource+0x2b8>)
 800d096:	4293      	cmp	r3, r2
 800d098:	d00e      	beq.n	800d0b8 <HAL_TIM_ConfigClockSource+0x204>
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	4a36      	ldr	r2, [pc, #216]	@ (800d178 <HAL_TIM_ConfigClockSource+0x2c4>)
 800d0a0:	4293      	cmp	r3, r2
 800d0a2:	d009      	beq.n	800d0b8 <HAL_TIM_ConfigClockSource+0x204>
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	4a34      	ldr	r2, [pc, #208]	@ (800d17c <HAL_TIM_ConfigClockSource+0x2c8>)
 800d0aa:	4293      	cmp	r3, r2
 800d0ac:	d004      	beq.n	800d0b8 <HAL_TIM_ConfigClockSource+0x204>
 800d0ae:	f241 5169 	movw	r1, #5481	@ 0x1569
 800d0b2:	482a      	ldr	r0, [pc, #168]	@ (800d15c <HAL_TIM_ConfigClockSource+0x2a8>)
 800d0b4:	f7f9 f894 	bl	80061e0 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	689b      	ldr	r3, [r3, #8]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d013      	beq.n	800d0e8 <HAL_TIM_ConfigClockSource+0x234>
 800d0c0:	683b      	ldr	r3, [r7, #0]
 800d0c2:	689b      	ldr	r3, [r3, #8]
 800d0c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d0c8:	d00e      	beq.n	800d0e8 <HAL_TIM_ConfigClockSource+0x234>
 800d0ca:	683b      	ldr	r3, [r7, #0]
 800d0cc:	689b      	ldr	r3, [r3, #8]
 800d0ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d0d2:	d009      	beq.n	800d0e8 <HAL_TIM_ConfigClockSource+0x234>
 800d0d4:	683b      	ldr	r3, [r7, #0]
 800d0d6:	689b      	ldr	r3, [r3, #8]
 800d0d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d0dc:	d004      	beq.n	800d0e8 <HAL_TIM_ConfigClockSource+0x234>
 800d0de:	f241 516c 	movw	r1, #5484	@ 0x156c
 800d0e2:	481e      	ldr	r0, [pc, #120]	@ (800d15c <HAL_TIM_ConfigClockSource+0x2a8>)
 800d0e4:	f7f9 f87c 	bl	80061e0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	685b      	ldr	r3, [r3, #4]
 800d0ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d0f0:	d014      	beq.n	800d11c <HAL_TIM_ConfigClockSource+0x268>
 800d0f2:	683b      	ldr	r3, [r7, #0]
 800d0f4:	685b      	ldr	r3, [r3, #4]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d010      	beq.n	800d11c <HAL_TIM_ConfigClockSource+0x268>
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	685b      	ldr	r3, [r3, #4]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d00c      	beq.n	800d11c <HAL_TIM_ConfigClockSource+0x268>
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	685b      	ldr	r3, [r3, #4]
 800d106:	2b02      	cmp	r3, #2
 800d108:	d008      	beq.n	800d11c <HAL_TIM_ConfigClockSource+0x268>
 800d10a:	683b      	ldr	r3, [r7, #0]
 800d10c:	685b      	ldr	r3, [r3, #4]
 800d10e:	2b0a      	cmp	r3, #10
 800d110:	d004      	beq.n	800d11c <HAL_TIM_ConfigClockSource+0x268>
 800d112:	f241 516d 	movw	r1, #5485	@ 0x156d
 800d116:	4811      	ldr	r0, [pc, #68]	@ (800d15c <HAL_TIM_ConfigClockSource+0x2a8>)
 800d118:	f7f9 f862 	bl	80061e0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	68db      	ldr	r3, [r3, #12]
 800d120:	2b0f      	cmp	r3, #15
 800d122:	d904      	bls.n	800d12e <HAL_TIM_ConfigClockSource+0x27a>
 800d124:	f241 516e 	movw	r1, #5486	@ 0x156e
 800d128:	480c      	ldr	r0, [pc, #48]	@ (800d15c <HAL_TIM_ConfigClockSource+0x2a8>)
 800d12a:	f7f9 f859 	bl	80061e0 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d13e:	f000 feab 	bl	800de98 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	689b      	ldr	r3, [r3, #8]
 800d148:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d14a:	68bb      	ldr	r3, [r7, #8]
 800d14c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d150:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	68ba      	ldr	r2, [r7, #8]
 800d158:	609a      	str	r2, [r3, #8]
      break;
 800d15a:	e1da      	b.n	800d512 <HAL_TIM_ConfigClockSource+0x65e>
 800d15c:	08010fe4 	.word	0x08010fe4
 800d160:	40012c00 	.word	0x40012c00
 800d164:	40000400 	.word	0x40000400
 800d168:	40000800 	.word	0x40000800
 800d16c:	40000c00 	.word	0x40000c00
 800d170:	40001000 	.word	0x40001000
 800d174:	40001400 	.word	0x40001400
 800d178:	40013400 	.word	0x40013400
 800d17c:	40014000 	.word	0x40014000
 800d180:	40014400 	.word	0x40014400
 800d184:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	4a64      	ldr	r2, [pc, #400]	@ (800d320 <HAL_TIM_ConfigClockSource+0x46c>)
 800d18e:	4293      	cmp	r3, r2
 800d190:	d01d      	beq.n	800d1ce <HAL_TIM_ConfigClockSource+0x31a>
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d19a:	d018      	beq.n	800d1ce <HAL_TIM_ConfigClockSource+0x31a>
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	4a60      	ldr	r2, [pc, #384]	@ (800d324 <HAL_TIM_ConfigClockSource+0x470>)
 800d1a2:	4293      	cmp	r3, r2
 800d1a4:	d013      	beq.n	800d1ce <HAL_TIM_ConfigClockSource+0x31a>
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	4a5f      	ldr	r2, [pc, #380]	@ (800d328 <HAL_TIM_ConfigClockSource+0x474>)
 800d1ac:	4293      	cmp	r3, r2
 800d1ae:	d00e      	beq.n	800d1ce <HAL_TIM_ConfigClockSource+0x31a>
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	4a5d      	ldr	r2, [pc, #372]	@ (800d32c <HAL_TIM_ConfigClockSource+0x478>)
 800d1b6:	4293      	cmp	r3, r2
 800d1b8:	d009      	beq.n	800d1ce <HAL_TIM_ConfigClockSource+0x31a>
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	4a5c      	ldr	r2, [pc, #368]	@ (800d330 <HAL_TIM_ConfigClockSource+0x47c>)
 800d1c0:	4293      	cmp	r3, r2
 800d1c2:	d004      	beq.n	800d1ce <HAL_TIM_ConfigClockSource+0x31a>
 800d1c4:	f241 5181 	movw	r1, #5505	@ 0x1581
 800d1c8:	485a      	ldr	r0, [pc, #360]	@ (800d334 <HAL_TIM_ConfigClockSource+0x480>)
 800d1ca:	f7f9 f809 	bl	80061e0 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	689b      	ldr	r3, [r3, #8]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d013      	beq.n	800d1fe <HAL_TIM_ConfigClockSource+0x34a>
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	689b      	ldr	r3, [r3, #8]
 800d1da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d1de:	d00e      	beq.n	800d1fe <HAL_TIM_ConfigClockSource+0x34a>
 800d1e0:	683b      	ldr	r3, [r7, #0]
 800d1e2:	689b      	ldr	r3, [r3, #8]
 800d1e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d1e8:	d009      	beq.n	800d1fe <HAL_TIM_ConfigClockSource+0x34a>
 800d1ea:	683b      	ldr	r3, [r7, #0]
 800d1ec:	689b      	ldr	r3, [r3, #8]
 800d1ee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d1f2:	d004      	beq.n	800d1fe <HAL_TIM_ConfigClockSource+0x34a>
 800d1f4:	f241 5184 	movw	r1, #5508	@ 0x1584
 800d1f8:	484e      	ldr	r0, [pc, #312]	@ (800d334 <HAL_TIM_ConfigClockSource+0x480>)
 800d1fa:	f7f8 fff1 	bl	80061e0 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d1fe:	683b      	ldr	r3, [r7, #0]
 800d200:	685b      	ldr	r3, [r3, #4]
 800d202:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d206:	d014      	beq.n	800d232 <HAL_TIM_ConfigClockSource+0x37e>
 800d208:	683b      	ldr	r3, [r7, #0]
 800d20a:	685b      	ldr	r3, [r3, #4]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d010      	beq.n	800d232 <HAL_TIM_ConfigClockSource+0x37e>
 800d210:	683b      	ldr	r3, [r7, #0]
 800d212:	685b      	ldr	r3, [r3, #4]
 800d214:	2b00      	cmp	r3, #0
 800d216:	d00c      	beq.n	800d232 <HAL_TIM_ConfigClockSource+0x37e>
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	685b      	ldr	r3, [r3, #4]
 800d21c:	2b02      	cmp	r3, #2
 800d21e:	d008      	beq.n	800d232 <HAL_TIM_ConfigClockSource+0x37e>
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	685b      	ldr	r3, [r3, #4]
 800d224:	2b0a      	cmp	r3, #10
 800d226:	d004      	beq.n	800d232 <HAL_TIM_ConfigClockSource+0x37e>
 800d228:	f241 5185 	movw	r1, #5509	@ 0x1585
 800d22c:	4841      	ldr	r0, [pc, #260]	@ (800d334 <HAL_TIM_ConfigClockSource+0x480>)
 800d22e:	f7f8 ffd7 	bl	80061e0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d232:	683b      	ldr	r3, [r7, #0]
 800d234:	68db      	ldr	r3, [r3, #12]
 800d236:	2b0f      	cmp	r3, #15
 800d238:	d904      	bls.n	800d244 <HAL_TIM_ConfigClockSource+0x390>
 800d23a:	f241 5186 	movw	r1, #5510	@ 0x1586
 800d23e:	483d      	ldr	r0, [pc, #244]	@ (800d334 <HAL_TIM_ConfigClockSource+0x480>)
 800d240:	f7f8 ffce 	bl	80061e0 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d24c:	683b      	ldr	r3, [r7, #0]
 800d24e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d254:	f000 fe20 	bl	800de98 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	689a      	ldr	r2, [r3, #8]
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d266:	609a      	str	r2, [r3, #8]
      break;
 800d268:	e153      	b.n	800d512 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	4a2c      	ldr	r2, [pc, #176]	@ (800d320 <HAL_TIM_ConfigClockSource+0x46c>)
 800d270:	4293      	cmp	r3, r2
 800d272:	d022      	beq.n	800d2ba <HAL_TIM_ConfigClockSource+0x406>
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d27c:	d01d      	beq.n	800d2ba <HAL_TIM_ConfigClockSource+0x406>
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	4a28      	ldr	r2, [pc, #160]	@ (800d324 <HAL_TIM_ConfigClockSource+0x470>)
 800d284:	4293      	cmp	r3, r2
 800d286:	d018      	beq.n	800d2ba <HAL_TIM_ConfigClockSource+0x406>
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	4a26      	ldr	r2, [pc, #152]	@ (800d328 <HAL_TIM_ConfigClockSource+0x474>)
 800d28e:	4293      	cmp	r3, r2
 800d290:	d013      	beq.n	800d2ba <HAL_TIM_ConfigClockSource+0x406>
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	4a25      	ldr	r2, [pc, #148]	@ (800d32c <HAL_TIM_ConfigClockSource+0x478>)
 800d298:	4293      	cmp	r3, r2
 800d29a:	d00e      	beq.n	800d2ba <HAL_TIM_ConfigClockSource+0x406>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	4a23      	ldr	r2, [pc, #140]	@ (800d330 <HAL_TIM_ConfigClockSource+0x47c>)
 800d2a2:	4293      	cmp	r3, r2
 800d2a4:	d009      	beq.n	800d2ba <HAL_TIM_ConfigClockSource+0x406>
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	4a23      	ldr	r2, [pc, #140]	@ (800d338 <HAL_TIM_ConfigClockSource+0x484>)
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	d004      	beq.n	800d2ba <HAL_TIM_ConfigClockSource+0x406>
 800d2b0:	f241 5195 	movw	r1, #5525	@ 0x1595
 800d2b4:	481f      	ldr	r0, [pc, #124]	@ (800d334 <HAL_TIM_ConfigClockSource+0x480>)
 800d2b6:	f7f8 ff93 	bl	80061e0 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d2ba:	683b      	ldr	r3, [r7, #0]
 800d2bc:	685b      	ldr	r3, [r3, #4]
 800d2be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d2c2:	d014      	beq.n	800d2ee <HAL_TIM_ConfigClockSource+0x43a>
 800d2c4:	683b      	ldr	r3, [r7, #0]
 800d2c6:	685b      	ldr	r3, [r3, #4]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d010      	beq.n	800d2ee <HAL_TIM_ConfigClockSource+0x43a>
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d00c      	beq.n	800d2ee <HAL_TIM_ConfigClockSource+0x43a>
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	685b      	ldr	r3, [r3, #4]
 800d2d8:	2b02      	cmp	r3, #2
 800d2da:	d008      	beq.n	800d2ee <HAL_TIM_ConfigClockSource+0x43a>
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	685b      	ldr	r3, [r3, #4]
 800d2e0:	2b0a      	cmp	r3, #10
 800d2e2:	d004      	beq.n	800d2ee <HAL_TIM_ConfigClockSource+0x43a>
 800d2e4:	f241 5198 	movw	r1, #5528	@ 0x1598
 800d2e8:	4812      	ldr	r0, [pc, #72]	@ (800d334 <HAL_TIM_ConfigClockSource+0x480>)
 800d2ea:	f7f8 ff79 	bl	80061e0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d2ee:	683b      	ldr	r3, [r7, #0]
 800d2f0:	68db      	ldr	r3, [r3, #12]
 800d2f2:	2b0f      	cmp	r3, #15
 800d2f4:	d904      	bls.n	800d300 <HAL_TIM_ConfigClockSource+0x44c>
 800d2f6:	f241 5199 	movw	r1, #5529	@ 0x1599
 800d2fa:	480e      	ldr	r0, [pc, #56]	@ (800d334 <HAL_TIM_ConfigClockSource+0x480>)
 800d2fc:	f7f8 ff70 	bl	80061e0 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d304:	683b      	ldr	r3, [r7, #0]
 800d306:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d308:	683b      	ldr	r3, [r7, #0]
 800d30a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d30c:	461a      	mov	r2, r3
 800d30e:	f000 fd49 	bl	800dda4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	2150      	movs	r1, #80	@ 0x50
 800d318:	4618      	mov	r0, r3
 800d31a:	f000 fda2 	bl	800de62 <TIM_ITRx_SetConfig>
      break;
 800d31e:	e0f8      	b.n	800d512 <HAL_TIM_ConfigClockSource+0x65e>
 800d320:	40012c00 	.word	0x40012c00
 800d324:	40000400 	.word	0x40000400
 800d328:	40000800 	.word	0x40000800
 800d32c:	40000c00 	.word	0x40000c00
 800d330:	40013400 	.word	0x40013400
 800d334:	08010fe4 	.word	0x08010fe4
 800d338:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	4a7a      	ldr	r2, [pc, #488]	@ (800d52c <HAL_TIM_ConfigClockSource+0x678>)
 800d342:	4293      	cmp	r3, r2
 800d344:	d022      	beq.n	800d38c <HAL_TIM_ConfigClockSource+0x4d8>
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d34e:	d01d      	beq.n	800d38c <HAL_TIM_ConfigClockSource+0x4d8>
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4a76      	ldr	r2, [pc, #472]	@ (800d530 <HAL_TIM_ConfigClockSource+0x67c>)
 800d356:	4293      	cmp	r3, r2
 800d358:	d018      	beq.n	800d38c <HAL_TIM_ConfigClockSource+0x4d8>
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	4a75      	ldr	r2, [pc, #468]	@ (800d534 <HAL_TIM_ConfigClockSource+0x680>)
 800d360:	4293      	cmp	r3, r2
 800d362:	d013      	beq.n	800d38c <HAL_TIM_ConfigClockSource+0x4d8>
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	4a73      	ldr	r2, [pc, #460]	@ (800d538 <HAL_TIM_ConfigClockSource+0x684>)
 800d36a:	4293      	cmp	r3, r2
 800d36c:	d00e      	beq.n	800d38c <HAL_TIM_ConfigClockSource+0x4d8>
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	4a72      	ldr	r2, [pc, #456]	@ (800d53c <HAL_TIM_ConfigClockSource+0x688>)
 800d374:	4293      	cmp	r3, r2
 800d376:	d009      	beq.n	800d38c <HAL_TIM_ConfigClockSource+0x4d8>
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	4a70      	ldr	r2, [pc, #448]	@ (800d540 <HAL_TIM_ConfigClockSource+0x68c>)
 800d37e:	4293      	cmp	r3, r2
 800d380:	d004      	beq.n	800d38c <HAL_TIM_ConfigClockSource+0x4d8>
 800d382:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800d386:	486f      	ldr	r0, [pc, #444]	@ (800d544 <HAL_TIM_ConfigClockSource+0x690>)
 800d388:	f7f8 ff2a 	bl	80061e0 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	685b      	ldr	r3, [r3, #4]
 800d390:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d394:	d014      	beq.n	800d3c0 <HAL_TIM_ConfigClockSource+0x50c>
 800d396:	683b      	ldr	r3, [r7, #0]
 800d398:	685b      	ldr	r3, [r3, #4]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d010      	beq.n	800d3c0 <HAL_TIM_ConfigClockSource+0x50c>
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	685b      	ldr	r3, [r3, #4]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d00c      	beq.n	800d3c0 <HAL_TIM_ConfigClockSource+0x50c>
 800d3a6:	683b      	ldr	r3, [r7, #0]
 800d3a8:	685b      	ldr	r3, [r3, #4]
 800d3aa:	2b02      	cmp	r3, #2
 800d3ac:	d008      	beq.n	800d3c0 <HAL_TIM_ConfigClockSource+0x50c>
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	685b      	ldr	r3, [r3, #4]
 800d3b2:	2b0a      	cmp	r3, #10
 800d3b4:	d004      	beq.n	800d3c0 <HAL_TIM_ConfigClockSource+0x50c>
 800d3b6:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 800d3ba:	4862      	ldr	r0, [pc, #392]	@ (800d544 <HAL_TIM_ConfigClockSource+0x690>)
 800d3bc:	f7f8 ff10 	bl	80061e0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	68db      	ldr	r3, [r3, #12]
 800d3c4:	2b0f      	cmp	r3, #15
 800d3c6:	d904      	bls.n	800d3d2 <HAL_TIM_ConfigClockSource+0x51e>
 800d3c8:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 800d3cc:	485d      	ldr	r0, [pc, #372]	@ (800d544 <HAL_TIM_ConfigClockSource+0x690>)
 800d3ce:	f7f8 ff07 	bl	80061e0 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d3de:	461a      	mov	r2, r3
 800d3e0:	f000 fd0f 	bl	800de02 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	2160      	movs	r1, #96	@ 0x60
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f000 fd39 	bl	800de62 <TIM_ITRx_SetConfig>
      break;
 800d3f0:	e08f      	b.n	800d512 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	4a4d      	ldr	r2, [pc, #308]	@ (800d52c <HAL_TIM_ConfigClockSource+0x678>)
 800d3f8:	4293      	cmp	r3, r2
 800d3fa:	d022      	beq.n	800d442 <HAL_TIM_ConfigClockSource+0x58e>
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d404:	d01d      	beq.n	800d442 <HAL_TIM_ConfigClockSource+0x58e>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	4a49      	ldr	r2, [pc, #292]	@ (800d530 <HAL_TIM_ConfigClockSource+0x67c>)
 800d40c:	4293      	cmp	r3, r2
 800d40e:	d018      	beq.n	800d442 <HAL_TIM_ConfigClockSource+0x58e>
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	4a47      	ldr	r2, [pc, #284]	@ (800d534 <HAL_TIM_ConfigClockSource+0x680>)
 800d416:	4293      	cmp	r3, r2
 800d418:	d013      	beq.n	800d442 <HAL_TIM_ConfigClockSource+0x58e>
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	4a46      	ldr	r2, [pc, #280]	@ (800d538 <HAL_TIM_ConfigClockSource+0x684>)
 800d420:	4293      	cmp	r3, r2
 800d422:	d00e      	beq.n	800d442 <HAL_TIM_ConfigClockSource+0x58e>
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	4a44      	ldr	r2, [pc, #272]	@ (800d53c <HAL_TIM_ConfigClockSource+0x688>)
 800d42a:	4293      	cmp	r3, r2
 800d42c:	d009      	beq.n	800d442 <HAL_TIM_ConfigClockSource+0x58e>
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4a43      	ldr	r2, [pc, #268]	@ (800d540 <HAL_TIM_ConfigClockSource+0x68c>)
 800d434:	4293      	cmp	r3, r2
 800d436:	d004      	beq.n	800d442 <HAL_TIM_ConfigClockSource+0x58e>
 800d438:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800d43c:	4841      	ldr	r0, [pc, #260]	@ (800d544 <HAL_TIM_ConfigClockSource+0x690>)
 800d43e:	f7f8 fecf 	bl	80061e0 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	685b      	ldr	r3, [r3, #4]
 800d446:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d44a:	d014      	beq.n	800d476 <HAL_TIM_ConfigClockSource+0x5c2>
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	685b      	ldr	r3, [r3, #4]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d010      	beq.n	800d476 <HAL_TIM_ConfigClockSource+0x5c2>
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	685b      	ldr	r3, [r3, #4]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d00c      	beq.n	800d476 <HAL_TIM_ConfigClockSource+0x5c2>
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	685b      	ldr	r3, [r3, #4]
 800d460:	2b02      	cmp	r3, #2
 800d462:	d008      	beq.n	800d476 <HAL_TIM_ConfigClockSource+0x5c2>
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	685b      	ldr	r3, [r3, #4]
 800d468:	2b0a      	cmp	r3, #10
 800d46a:	d004      	beq.n	800d476 <HAL_TIM_ConfigClockSource+0x5c2>
 800d46c:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800d470:	4834      	ldr	r0, [pc, #208]	@ (800d544 <HAL_TIM_ConfigClockSource+0x690>)
 800d472:	f7f8 feb5 	bl	80061e0 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d476:	683b      	ldr	r3, [r7, #0]
 800d478:	68db      	ldr	r3, [r3, #12]
 800d47a:	2b0f      	cmp	r3, #15
 800d47c:	d904      	bls.n	800d488 <HAL_TIM_ConfigClockSource+0x5d4>
 800d47e:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800d482:	4830      	ldr	r0, [pc, #192]	@ (800d544 <HAL_TIM_ConfigClockSource+0x690>)
 800d484:	f7f8 feac 	bl	80061e0 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d494:	461a      	mov	r2, r3
 800d496:	f000 fc85 	bl	800dda4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	2140      	movs	r1, #64	@ 0x40
 800d4a0:	4618      	mov	r0, r3
 800d4a2:	f000 fcde 	bl	800de62 <TIM_ITRx_SetConfig>
      break;
 800d4a6:	e034      	b.n	800d512 <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	4a1f      	ldr	r2, [pc, #124]	@ (800d52c <HAL_TIM_ConfigClockSource+0x678>)
 800d4ae:	4293      	cmp	r3, r2
 800d4b0:	d022      	beq.n	800d4f8 <HAL_TIM_ConfigClockSource+0x644>
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d4ba:	d01d      	beq.n	800d4f8 <HAL_TIM_ConfigClockSource+0x644>
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	4a1b      	ldr	r2, [pc, #108]	@ (800d530 <HAL_TIM_ConfigClockSource+0x67c>)
 800d4c2:	4293      	cmp	r3, r2
 800d4c4:	d018      	beq.n	800d4f8 <HAL_TIM_ConfigClockSource+0x644>
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	4a1a      	ldr	r2, [pc, #104]	@ (800d534 <HAL_TIM_ConfigClockSource+0x680>)
 800d4cc:	4293      	cmp	r3, r2
 800d4ce:	d013      	beq.n	800d4f8 <HAL_TIM_ConfigClockSource+0x644>
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	4a18      	ldr	r2, [pc, #96]	@ (800d538 <HAL_TIM_ConfigClockSource+0x684>)
 800d4d6:	4293      	cmp	r3, r2
 800d4d8:	d00e      	beq.n	800d4f8 <HAL_TIM_ConfigClockSource+0x644>
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	4a17      	ldr	r2, [pc, #92]	@ (800d53c <HAL_TIM_ConfigClockSource+0x688>)
 800d4e0:	4293      	cmp	r3, r2
 800d4e2:	d009      	beq.n	800d4f8 <HAL_TIM_ConfigClockSource+0x644>
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	4a15      	ldr	r2, [pc, #84]	@ (800d540 <HAL_TIM_ConfigClockSource+0x68c>)
 800d4ea:	4293      	cmp	r3, r2
 800d4ec:	d004      	beq.n	800d4f8 <HAL_TIM_ConfigClockSource+0x644>
 800d4ee:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800d4f2:	4814      	ldr	r0, [pc, #80]	@ (800d544 <HAL_TIM_ConfigClockSource+0x690>)
 800d4f4:	f7f8 fe74 	bl	80061e0 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681a      	ldr	r2, [r3, #0]
 800d4fc:	683b      	ldr	r3, [r7, #0]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	4619      	mov	r1, r3
 800d502:	4610      	mov	r0, r2
 800d504:	f000 fcad 	bl	800de62 <TIM_ITRx_SetConfig>
      break;
 800d508:	e003      	b.n	800d512 <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800d50a:	2301      	movs	r3, #1
 800d50c:	73fb      	strb	r3, [r7, #15]
      break;
 800d50e:	e000      	b.n	800d512 <HAL_TIM_ConfigClockSource+0x65e>
      break;
 800d510:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	2201      	movs	r2, #1
 800d516:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	2200      	movs	r2, #0
 800d51e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d522:	7bfb      	ldrb	r3, [r7, #15]
}
 800d524:	4618      	mov	r0, r3
 800d526:	3710      	adds	r7, #16
 800d528:	46bd      	mov	sp, r7
 800d52a:	bd80      	pop	{r7, pc}
 800d52c:	40012c00 	.word	0x40012c00
 800d530:	40000400 	.word	0x40000400
 800d534:	40000800 	.word	0x40000800
 800d538:	40000c00 	.word	0x40000c00
 800d53c:	40013400 	.word	0x40013400
 800d540:	40014000 	.word	0x40014000
 800d544:	08010fe4 	.word	0x08010fe4

0800d548 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d548:	b480      	push	{r7}
 800d54a:	b083      	sub	sp, #12
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d550:	bf00      	nop
 800d552:	370c      	adds	r7, #12
 800d554:	46bd      	mov	sp, r7
 800d556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d55a:	4770      	bx	lr

0800d55c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d55c:	b480      	push	{r7}
 800d55e:	b083      	sub	sp, #12
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d564:	bf00      	nop
 800d566:	370c      	adds	r7, #12
 800d568:	46bd      	mov	sp, r7
 800d56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d56e:	4770      	bx	lr

0800d570 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d570:	b480      	push	{r7}
 800d572:	b083      	sub	sp, #12
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d578:	bf00      	nop
 800d57a:	370c      	adds	r7, #12
 800d57c:	46bd      	mov	sp, r7
 800d57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d582:	4770      	bx	lr

0800d584 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d584:	b480      	push	{r7}
 800d586:	b083      	sub	sp, #12
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d58c:	bf00      	nop
 800d58e:	370c      	adds	r7, #12
 800d590:	46bd      	mov	sp, r7
 800d592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d596:	4770      	bx	lr

0800d598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d598:	b480      	push	{r7}
 800d59a:	b085      	sub	sp, #20
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	6078      	str	r0, [r7, #4]
 800d5a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	4a46      	ldr	r2, [pc, #280]	@ (800d6c4 <TIM_Base_SetConfig+0x12c>)
 800d5ac:	4293      	cmp	r3, r2
 800d5ae:	d013      	beq.n	800d5d8 <TIM_Base_SetConfig+0x40>
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d5b6:	d00f      	beq.n	800d5d8 <TIM_Base_SetConfig+0x40>
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	4a43      	ldr	r2, [pc, #268]	@ (800d6c8 <TIM_Base_SetConfig+0x130>)
 800d5bc:	4293      	cmp	r3, r2
 800d5be:	d00b      	beq.n	800d5d8 <TIM_Base_SetConfig+0x40>
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	4a42      	ldr	r2, [pc, #264]	@ (800d6cc <TIM_Base_SetConfig+0x134>)
 800d5c4:	4293      	cmp	r3, r2
 800d5c6:	d007      	beq.n	800d5d8 <TIM_Base_SetConfig+0x40>
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	4a41      	ldr	r2, [pc, #260]	@ (800d6d0 <TIM_Base_SetConfig+0x138>)
 800d5cc:	4293      	cmp	r3, r2
 800d5ce:	d003      	beq.n	800d5d8 <TIM_Base_SetConfig+0x40>
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	4a40      	ldr	r2, [pc, #256]	@ (800d6d4 <TIM_Base_SetConfig+0x13c>)
 800d5d4:	4293      	cmp	r3, r2
 800d5d6:	d108      	bne.n	800d5ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	685b      	ldr	r3, [r3, #4]
 800d5e4:	68fa      	ldr	r2, [r7, #12]
 800d5e6:	4313      	orrs	r3, r2
 800d5e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	4a35      	ldr	r2, [pc, #212]	@ (800d6c4 <TIM_Base_SetConfig+0x12c>)
 800d5ee:	4293      	cmp	r3, r2
 800d5f0:	d01f      	beq.n	800d632 <TIM_Base_SetConfig+0x9a>
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d5f8:	d01b      	beq.n	800d632 <TIM_Base_SetConfig+0x9a>
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	4a32      	ldr	r2, [pc, #200]	@ (800d6c8 <TIM_Base_SetConfig+0x130>)
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d017      	beq.n	800d632 <TIM_Base_SetConfig+0x9a>
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	4a31      	ldr	r2, [pc, #196]	@ (800d6cc <TIM_Base_SetConfig+0x134>)
 800d606:	4293      	cmp	r3, r2
 800d608:	d013      	beq.n	800d632 <TIM_Base_SetConfig+0x9a>
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	4a30      	ldr	r2, [pc, #192]	@ (800d6d0 <TIM_Base_SetConfig+0x138>)
 800d60e:	4293      	cmp	r3, r2
 800d610:	d00f      	beq.n	800d632 <TIM_Base_SetConfig+0x9a>
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	4a2f      	ldr	r2, [pc, #188]	@ (800d6d4 <TIM_Base_SetConfig+0x13c>)
 800d616:	4293      	cmp	r3, r2
 800d618:	d00b      	beq.n	800d632 <TIM_Base_SetConfig+0x9a>
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	4a2e      	ldr	r2, [pc, #184]	@ (800d6d8 <TIM_Base_SetConfig+0x140>)
 800d61e:	4293      	cmp	r3, r2
 800d620:	d007      	beq.n	800d632 <TIM_Base_SetConfig+0x9a>
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	4a2d      	ldr	r2, [pc, #180]	@ (800d6dc <TIM_Base_SetConfig+0x144>)
 800d626:	4293      	cmp	r3, r2
 800d628:	d003      	beq.n	800d632 <TIM_Base_SetConfig+0x9a>
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	4a2c      	ldr	r2, [pc, #176]	@ (800d6e0 <TIM_Base_SetConfig+0x148>)
 800d62e:	4293      	cmp	r3, r2
 800d630:	d108      	bne.n	800d644 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d638:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d63a:	683b      	ldr	r3, [r7, #0]
 800d63c:	68db      	ldr	r3, [r3, #12]
 800d63e:	68fa      	ldr	r2, [r7, #12]
 800d640:	4313      	orrs	r3, r2
 800d642:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	695b      	ldr	r3, [r3, #20]
 800d64e:	4313      	orrs	r3, r2
 800d650:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	68fa      	ldr	r2, [r7, #12]
 800d656:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d658:	683b      	ldr	r3, [r7, #0]
 800d65a:	689a      	ldr	r2, [r3, #8]
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	681a      	ldr	r2, [r3, #0]
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	4a16      	ldr	r2, [pc, #88]	@ (800d6c4 <TIM_Base_SetConfig+0x12c>)
 800d66c:	4293      	cmp	r3, r2
 800d66e:	d00f      	beq.n	800d690 <TIM_Base_SetConfig+0xf8>
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	4a18      	ldr	r2, [pc, #96]	@ (800d6d4 <TIM_Base_SetConfig+0x13c>)
 800d674:	4293      	cmp	r3, r2
 800d676:	d00b      	beq.n	800d690 <TIM_Base_SetConfig+0xf8>
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	4a17      	ldr	r2, [pc, #92]	@ (800d6d8 <TIM_Base_SetConfig+0x140>)
 800d67c:	4293      	cmp	r3, r2
 800d67e:	d007      	beq.n	800d690 <TIM_Base_SetConfig+0xf8>
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	4a16      	ldr	r2, [pc, #88]	@ (800d6dc <TIM_Base_SetConfig+0x144>)
 800d684:	4293      	cmp	r3, r2
 800d686:	d003      	beq.n	800d690 <TIM_Base_SetConfig+0xf8>
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	4a15      	ldr	r2, [pc, #84]	@ (800d6e0 <TIM_Base_SetConfig+0x148>)
 800d68c:	4293      	cmp	r3, r2
 800d68e:	d103      	bne.n	800d698 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d690:	683b      	ldr	r3, [r7, #0]
 800d692:	691a      	ldr	r2, [r3, #16]
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2201      	movs	r2, #1
 800d69c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	691b      	ldr	r3, [r3, #16]
 800d6a2:	f003 0301 	and.w	r3, r3, #1
 800d6a6:	2b01      	cmp	r3, #1
 800d6a8:	d105      	bne.n	800d6b6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	691b      	ldr	r3, [r3, #16]
 800d6ae:	f023 0201 	bic.w	r2, r3, #1
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	611a      	str	r2, [r3, #16]
  }
}
 800d6b6:	bf00      	nop
 800d6b8:	3714      	adds	r7, #20
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c0:	4770      	bx	lr
 800d6c2:	bf00      	nop
 800d6c4:	40012c00 	.word	0x40012c00
 800d6c8:	40000400 	.word	0x40000400
 800d6cc:	40000800 	.word	0x40000800
 800d6d0:	40000c00 	.word	0x40000c00
 800d6d4:	40013400 	.word	0x40013400
 800d6d8:	40014000 	.word	0x40014000
 800d6dc:	40014400 	.word	0x40014400
 800d6e0:	40014800 	.word	0x40014800

0800d6e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b086      	sub	sp, #24
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
 800d6ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6a1b      	ldr	r3, [r3, #32]
 800d6f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	6a1b      	ldr	r3, [r3, #32]
 800d6f8:	f023 0201 	bic.w	r2, r3, #1
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	685b      	ldr	r3, [r3, #4]
 800d704:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	699b      	ldr	r3, [r3, #24]
 800d70a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d712:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	f023 0303 	bic.w	r3, r3, #3
 800d71e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d720:	683b      	ldr	r3, [r7, #0]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	68fa      	ldr	r2, [r7, #12]
 800d726:	4313      	orrs	r3, r2
 800d728:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	f023 0302 	bic.w	r3, r3, #2
 800d730:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d732:	683b      	ldr	r3, [r7, #0]
 800d734:	689b      	ldr	r3, [r3, #8]
 800d736:	697a      	ldr	r2, [r7, #20]
 800d738:	4313      	orrs	r3, r2
 800d73a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	4a40      	ldr	r2, [pc, #256]	@ (800d840 <TIM_OC1_SetConfig+0x15c>)
 800d740:	4293      	cmp	r3, r2
 800d742:	d00f      	beq.n	800d764 <TIM_OC1_SetConfig+0x80>
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	4a3f      	ldr	r2, [pc, #252]	@ (800d844 <TIM_OC1_SetConfig+0x160>)
 800d748:	4293      	cmp	r3, r2
 800d74a:	d00b      	beq.n	800d764 <TIM_OC1_SetConfig+0x80>
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	4a3e      	ldr	r2, [pc, #248]	@ (800d848 <TIM_OC1_SetConfig+0x164>)
 800d750:	4293      	cmp	r3, r2
 800d752:	d007      	beq.n	800d764 <TIM_OC1_SetConfig+0x80>
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	4a3d      	ldr	r2, [pc, #244]	@ (800d84c <TIM_OC1_SetConfig+0x168>)
 800d758:	4293      	cmp	r3, r2
 800d75a:	d003      	beq.n	800d764 <TIM_OC1_SetConfig+0x80>
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	4a3c      	ldr	r2, [pc, #240]	@ (800d850 <TIM_OC1_SetConfig+0x16c>)
 800d760:	4293      	cmp	r3, r2
 800d762:	d119      	bne.n	800d798 <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800d764:	683b      	ldr	r3, [r7, #0]
 800d766:	68db      	ldr	r3, [r3, #12]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d008      	beq.n	800d77e <TIM_OC1_SetConfig+0x9a>
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	68db      	ldr	r3, [r3, #12]
 800d770:	2b08      	cmp	r3, #8
 800d772:	d004      	beq.n	800d77e <TIM_OC1_SetConfig+0x9a>
 800d774:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 800d778:	4836      	ldr	r0, [pc, #216]	@ (800d854 <TIM_OC1_SetConfig+0x170>)
 800d77a:	f7f8 fd31 	bl	80061e0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d77e:	697b      	ldr	r3, [r7, #20]
 800d780:	f023 0308 	bic.w	r3, r3, #8
 800d784:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	68db      	ldr	r3, [r3, #12]
 800d78a:	697a      	ldr	r2, [r7, #20]
 800d78c:	4313      	orrs	r3, r2
 800d78e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d790:	697b      	ldr	r3, [r7, #20]
 800d792:	f023 0304 	bic.w	r3, r3, #4
 800d796:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	4a29      	ldr	r2, [pc, #164]	@ (800d840 <TIM_OC1_SetConfig+0x15c>)
 800d79c:	4293      	cmp	r3, r2
 800d79e:	d00f      	beq.n	800d7c0 <TIM_OC1_SetConfig+0xdc>
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	4a28      	ldr	r2, [pc, #160]	@ (800d844 <TIM_OC1_SetConfig+0x160>)
 800d7a4:	4293      	cmp	r3, r2
 800d7a6:	d00b      	beq.n	800d7c0 <TIM_OC1_SetConfig+0xdc>
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	4a27      	ldr	r2, [pc, #156]	@ (800d848 <TIM_OC1_SetConfig+0x164>)
 800d7ac:	4293      	cmp	r3, r2
 800d7ae:	d007      	beq.n	800d7c0 <TIM_OC1_SetConfig+0xdc>
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	4a26      	ldr	r2, [pc, #152]	@ (800d84c <TIM_OC1_SetConfig+0x168>)
 800d7b4:	4293      	cmp	r3, r2
 800d7b6:	d003      	beq.n	800d7c0 <TIM_OC1_SetConfig+0xdc>
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	4a25      	ldr	r2, [pc, #148]	@ (800d850 <TIM_OC1_SetConfig+0x16c>)
 800d7bc:	4293      	cmp	r3, r2
 800d7be:	d12d      	bne.n	800d81c <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800d7c0:	683b      	ldr	r3, [r7, #0]
 800d7c2:	699b      	ldr	r3, [r3, #24]
 800d7c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d7c8:	d008      	beq.n	800d7dc <TIM_OC1_SetConfig+0xf8>
 800d7ca:	683b      	ldr	r3, [r7, #0]
 800d7cc:	699b      	ldr	r3, [r3, #24]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d004      	beq.n	800d7dc <TIM_OC1_SetConfig+0xf8>
 800d7d2:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 800d7d6:	481f      	ldr	r0, [pc, #124]	@ (800d854 <TIM_OC1_SetConfig+0x170>)
 800d7d8:	f7f8 fd02 	bl	80061e0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d7dc:	683b      	ldr	r3, [r7, #0]
 800d7de:	695b      	ldr	r3, [r3, #20]
 800d7e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d7e4:	d008      	beq.n	800d7f8 <TIM_OC1_SetConfig+0x114>
 800d7e6:	683b      	ldr	r3, [r7, #0]
 800d7e8:	695b      	ldr	r3, [r3, #20]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d004      	beq.n	800d7f8 <TIM_OC1_SetConfig+0x114>
 800d7ee:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 800d7f2:	4818      	ldr	r0, [pc, #96]	@ (800d854 <TIM_OC1_SetConfig+0x170>)
 800d7f4:	f7f8 fcf4 	bl	80061e0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d7f8:	693b      	ldr	r3, [r7, #16]
 800d7fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d7fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d800:	693b      	ldr	r3, [r7, #16]
 800d802:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d806:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d808:	683b      	ldr	r3, [r7, #0]
 800d80a:	695b      	ldr	r3, [r3, #20]
 800d80c:	693a      	ldr	r2, [r7, #16]
 800d80e:	4313      	orrs	r3, r2
 800d810:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	699b      	ldr	r3, [r3, #24]
 800d816:	693a      	ldr	r2, [r7, #16]
 800d818:	4313      	orrs	r3, r2
 800d81a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	693a      	ldr	r2, [r7, #16]
 800d820:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	68fa      	ldr	r2, [r7, #12]
 800d826:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	685a      	ldr	r2, [r3, #4]
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	697a      	ldr	r2, [r7, #20]
 800d834:	621a      	str	r2, [r3, #32]
}
 800d836:	bf00      	nop
 800d838:	3718      	adds	r7, #24
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	bf00      	nop
 800d840:	40012c00 	.word	0x40012c00
 800d844:	40013400 	.word	0x40013400
 800d848:	40014000 	.word	0x40014000
 800d84c:	40014400 	.word	0x40014400
 800d850:	40014800 	.word	0x40014800
 800d854:	08010fe4 	.word	0x08010fe4

0800d858 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b086      	sub	sp, #24
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
 800d860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6a1b      	ldr	r3, [r3, #32]
 800d866:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	6a1b      	ldr	r3, [r3, #32]
 800d86c:	f023 0210 	bic.w	r2, r3, #16
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	685b      	ldr	r3, [r3, #4]
 800d878:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	699b      	ldr	r3, [r3, #24]
 800d87e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d886:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d88a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d892:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d894:	683b      	ldr	r3, [r7, #0]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	021b      	lsls	r3, r3, #8
 800d89a:	68fa      	ldr	r2, [r7, #12]
 800d89c:	4313      	orrs	r3, r2
 800d89e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d8a0:	697b      	ldr	r3, [r7, #20]
 800d8a2:	f023 0320 	bic.w	r3, r3, #32
 800d8a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	689b      	ldr	r3, [r3, #8]
 800d8ac:	011b      	lsls	r3, r3, #4
 800d8ae:	697a      	ldr	r2, [r7, #20]
 800d8b0:	4313      	orrs	r3, r2
 800d8b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	4a3b      	ldr	r2, [pc, #236]	@ (800d9a4 <TIM_OC2_SetConfig+0x14c>)
 800d8b8:	4293      	cmp	r3, r2
 800d8ba:	d003      	beq.n	800d8c4 <TIM_OC2_SetConfig+0x6c>
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	4a3a      	ldr	r2, [pc, #232]	@ (800d9a8 <TIM_OC2_SetConfig+0x150>)
 800d8c0:	4293      	cmp	r3, r2
 800d8c2:	d11a      	bne.n	800d8fa <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	68db      	ldr	r3, [r3, #12]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d008      	beq.n	800d8de <TIM_OC2_SetConfig+0x86>
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	68db      	ldr	r3, [r3, #12]
 800d8d0:	2b08      	cmp	r3, #8
 800d8d2:	d004      	beq.n	800d8de <TIM_OC2_SetConfig+0x86>
 800d8d4:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 800d8d8:	4834      	ldr	r0, [pc, #208]	@ (800d9ac <TIM_OC2_SetConfig+0x154>)
 800d8da:	f7f8 fc81 	bl	80061e0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d8de:	697b      	ldr	r3, [r7, #20]
 800d8e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d8e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	68db      	ldr	r3, [r3, #12]
 800d8ea:	011b      	lsls	r3, r3, #4
 800d8ec:	697a      	ldr	r2, [r7, #20]
 800d8ee:	4313      	orrs	r3, r2
 800d8f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d8f2:	697b      	ldr	r3, [r7, #20]
 800d8f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	4a29      	ldr	r2, [pc, #164]	@ (800d9a4 <TIM_OC2_SetConfig+0x14c>)
 800d8fe:	4293      	cmp	r3, r2
 800d900:	d00f      	beq.n	800d922 <TIM_OC2_SetConfig+0xca>
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	4a28      	ldr	r2, [pc, #160]	@ (800d9a8 <TIM_OC2_SetConfig+0x150>)
 800d906:	4293      	cmp	r3, r2
 800d908:	d00b      	beq.n	800d922 <TIM_OC2_SetConfig+0xca>
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	4a28      	ldr	r2, [pc, #160]	@ (800d9b0 <TIM_OC2_SetConfig+0x158>)
 800d90e:	4293      	cmp	r3, r2
 800d910:	d007      	beq.n	800d922 <TIM_OC2_SetConfig+0xca>
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	4a27      	ldr	r2, [pc, #156]	@ (800d9b4 <TIM_OC2_SetConfig+0x15c>)
 800d916:	4293      	cmp	r3, r2
 800d918:	d003      	beq.n	800d922 <TIM_OC2_SetConfig+0xca>
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	4a26      	ldr	r2, [pc, #152]	@ (800d9b8 <TIM_OC2_SetConfig+0x160>)
 800d91e:	4293      	cmp	r3, r2
 800d920:	d12f      	bne.n	800d982 <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	699b      	ldr	r3, [r3, #24]
 800d926:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d92a:	d008      	beq.n	800d93e <TIM_OC2_SetConfig+0xe6>
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	699b      	ldr	r3, [r3, #24]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d004      	beq.n	800d93e <TIM_OC2_SetConfig+0xe6>
 800d934:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 800d938:	481c      	ldr	r0, [pc, #112]	@ (800d9ac <TIM_OC2_SetConfig+0x154>)
 800d93a:	f7f8 fc51 	bl	80061e0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	695b      	ldr	r3, [r3, #20]
 800d942:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d946:	d008      	beq.n	800d95a <TIM_OC2_SetConfig+0x102>
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	695b      	ldr	r3, [r3, #20]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d004      	beq.n	800d95a <TIM_OC2_SetConfig+0x102>
 800d950:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 800d954:	4815      	ldr	r0, [pc, #84]	@ (800d9ac <TIM_OC2_SetConfig+0x154>)
 800d956:	f7f8 fc43 	bl	80061e0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d95a:	693b      	ldr	r3, [r7, #16]
 800d95c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d960:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d962:	693b      	ldr	r3, [r7, #16]
 800d964:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800d968:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	695b      	ldr	r3, [r3, #20]
 800d96e:	009b      	lsls	r3, r3, #2
 800d970:	693a      	ldr	r2, [r7, #16]
 800d972:	4313      	orrs	r3, r2
 800d974:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	699b      	ldr	r3, [r3, #24]
 800d97a:	009b      	lsls	r3, r3, #2
 800d97c:	693a      	ldr	r2, [r7, #16]
 800d97e:	4313      	orrs	r3, r2
 800d980:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	693a      	ldr	r2, [r7, #16]
 800d986:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	68fa      	ldr	r2, [r7, #12]
 800d98c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d98e:	683b      	ldr	r3, [r7, #0]
 800d990:	685a      	ldr	r2, [r3, #4]
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	697a      	ldr	r2, [r7, #20]
 800d99a:	621a      	str	r2, [r3, #32]
}
 800d99c:	bf00      	nop
 800d99e:	3718      	adds	r7, #24
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bd80      	pop	{r7, pc}
 800d9a4:	40012c00 	.word	0x40012c00
 800d9a8:	40013400 	.word	0x40013400
 800d9ac:	08010fe4 	.word	0x08010fe4
 800d9b0:	40014000 	.word	0x40014000
 800d9b4:	40014400 	.word	0x40014400
 800d9b8:	40014800 	.word	0x40014800

0800d9bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b086      	sub	sp, #24
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
 800d9c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	6a1b      	ldr	r3, [r3, #32]
 800d9ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	6a1b      	ldr	r3, [r3, #32]
 800d9d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	685b      	ldr	r3, [r3, #4]
 800d9dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	69db      	ldr	r3, [r3, #28]
 800d9e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d9ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d9ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	f023 0303 	bic.w	r3, r3, #3
 800d9f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	68fa      	ldr	r2, [r7, #12]
 800d9fe:	4313      	orrs	r3, r2
 800da00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800da02:	697b      	ldr	r3, [r7, #20]
 800da04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800da08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800da0a:	683b      	ldr	r3, [r7, #0]
 800da0c:	689b      	ldr	r3, [r3, #8]
 800da0e:	021b      	lsls	r3, r3, #8
 800da10:	697a      	ldr	r2, [r7, #20]
 800da12:	4313      	orrs	r3, r2
 800da14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	4a3b      	ldr	r2, [pc, #236]	@ (800db08 <TIM_OC3_SetConfig+0x14c>)
 800da1a:	4293      	cmp	r3, r2
 800da1c:	d003      	beq.n	800da26 <TIM_OC3_SetConfig+0x6a>
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	4a3a      	ldr	r2, [pc, #232]	@ (800db0c <TIM_OC3_SetConfig+0x150>)
 800da22:	4293      	cmp	r3, r2
 800da24:	d11a      	bne.n	800da5c <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800da26:	683b      	ldr	r3, [r7, #0]
 800da28:	68db      	ldr	r3, [r3, #12]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d008      	beq.n	800da40 <TIM_OC3_SetConfig+0x84>
 800da2e:	683b      	ldr	r3, [r7, #0]
 800da30:	68db      	ldr	r3, [r3, #12]
 800da32:	2b08      	cmp	r3, #8
 800da34:	d004      	beq.n	800da40 <TIM_OC3_SetConfig+0x84>
 800da36:	f641 4105 	movw	r1, #7173	@ 0x1c05
 800da3a:	4835      	ldr	r0, [pc, #212]	@ (800db10 <TIM_OC3_SetConfig+0x154>)
 800da3c:	f7f8 fbd0 	bl	80061e0 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800da40:	697b      	ldr	r3, [r7, #20]
 800da42:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800da46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	68db      	ldr	r3, [r3, #12]
 800da4c:	021b      	lsls	r3, r3, #8
 800da4e:	697a      	ldr	r2, [r7, #20]
 800da50:	4313      	orrs	r3, r2
 800da52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800da54:	697b      	ldr	r3, [r7, #20]
 800da56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800da5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	4a2a      	ldr	r2, [pc, #168]	@ (800db08 <TIM_OC3_SetConfig+0x14c>)
 800da60:	4293      	cmp	r3, r2
 800da62:	d00f      	beq.n	800da84 <TIM_OC3_SetConfig+0xc8>
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	4a29      	ldr	r2, [pc, #164]	@ (800db0c <TIM_OC3_SetConfig+0x150>)
 800da68:	4293      	cmp	r3, r2
 800da6a:	d00b      	beq.n	800da84 <TIM_OC3_SetConfig+0xc8>
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	4a29      	ldr	r2, [pc, #164]	@ (800db14 <TIM_OC3_SetConfig+0x158>)
 800da70:	4293      	cmp	r3, r2
 800da72:	d007      	beq.n	800da84 <TIM_OC3_SetConfig+0xc8>
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	4a28      	ldr	r2, [pc, #160]	@ (800db18 <TIM_OC3_SetConfig+0x15c>)
 800da78:	4293      	cmp	r3, r2
 800da7a:	d003      	beq.n	800da84 <TIM_OC3_SetConfig+0xc8>
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	4a27      	ldr	r2, [pc, #156]	@ (800db1c <TIM_OC3_SetConfig+0x160>)
 800da80:	4293      	cmp	r3, r2
 800da82:	d12f      	bne.n	800dae4 <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	699b      	ldr	r3, [r3, #24]
 800da88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da8c:	d008      	beq.n	800daa0 <TIM_OC3_SetConfig+0xe4>
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	699b      	ldr	r3, [r3, #24]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d004      	beq.n	800daa0 <TIM_OC3_SetConfig+0xe4>
 800da96:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800da9a:	481d      	ldr	r0, [pc, #116]	@ (800db10 <TIM_OC3_SetConfig+0x154>)
 800da9c:	f7f8 fba0 	bl	80061e0 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	695b      	ldr	r3, [r3, #20]
 800daa4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800daa8:	d008      	beq.n	800dabc <TIM_OC3_SetConfig+0x100>
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	695b      	ldr	r3, [r3, #20]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d004      	beq.n	800dabc <TIM_OC3_SetConfig+0x100>
 800dab2:	f641 4113 	movw	r1, #7187	@ 0x1c13
 800dab6:	4816      	ldr	r0, [pc, #88]	@ (800db10 <TIM_OC3_SetConfig+0x154>)
 800dab8:	f7f8 fb92 	bl	80061e0 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800dabc:	693b      	ldr	r3, [r7, #16]
 800dabe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dac2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800dac4:	693b      	ldr	r3, [r7, #16]
 800dac6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800daca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	695b      	ldr	r3, [r3, #20]
 800dad0:	011b      	lsls	r3, r3, #4
 800dad2:	693a      	ldr	r2, [r7, #16]
 800dad4:	4313      	orrs	r3, r2
 800dad6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800dad8:	683b      	ldr	r3, [r7, #0]
 800dada:	699b      	ldr	r3, [r3, #24]
 800dadc:	011b      	lsls	r3, r3, #4
 800dade:	693a      	ldr	r2, [r7, #16]
 800dae0:	4313      	orrs	r3, r2
 800dae2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	693a      	ldr	r2, [r7, #16]
 800dae8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	68fa      	ldr	r2, [r7, #12]
 800daee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	685a      	ldr	r2, [r3, #4]
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	697a      	ldr	r2, [r7, #20]
 800dafc:	621a      	str	r2, [r3, #32]
}
 800dafe:	bf00      	nop
 800db00:	3718      	adds	r7, #24
 800db02:	46bd      	mov	sp, r7
 800db04:	bd80      	pop	{r7, pc}
 800db06:	bf00      	nop
 800db08:	40012c00 	.word	0x40012c00
 800db0c:	40013400 	.word	0x40013400
 800db10:	08010fe4 	.word	0x08010fe4
 800db14:	40014000 	.word	0x40014000
 800db18:	40014400 	.word	0x40014400
 800db1c:	40014800 	.word	0x40014800

0800db20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b086      	sub	sp, #24
 800db24:	af00      	add	r7, sp, #0
 800db26:	6078      	str	r0, [r7, #4]
 800db28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	6a1b      	ldr	r3, [r3, #32]
 800db2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	6a1b      	ldr	r3, [r3, #32]
 800db34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	685b      	ldr	r3, [r3, #4]
 800db40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	69db      	ldr	r3, [r3, #28]
 800db46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800db4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800db5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	021b      	lsls	r3, r3, #8
 800db62:	68fa      	ldr	r2, [r7, #12]
 800db64:	4313      	orrs	r3, r2
 800db66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800db68:	693b      	ldr	r3, [r7, #16]
 800db6a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800db6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	689b      	ldr	r3, [r3, #8]
 800db74:	031b      	lsls	r3, r3, #12
 800db76:	693a      	ldr	r2, [r7, #16]
 800db78:	4313      	orrs	r3, r2
 800db7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	4a1e      	ldr	r2, [pc, #120]	@ (800dbf8 <TIM_OC4_SetConfig+0xd8>)
 800db80:	4293      	cmp	r3, r2
 800db82:	d00f      	beq.n	800dba4 <TIM_OC4_SetConfig+0x84>
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	4a1d      	ldr	r2, [pc, #116]	@ (800dbfc <TIM_OC4_SetConfig+0xdc>)
 800db88:	4293      	cmp	r3, r2
 800db8a:	d00b      	beq.n	800dba4 <TIM_OC4_SetConfig+0x84>
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	4a1c      	ldr	r2, [pc, #112]	@ (800dc00 <TIM_OC4_SetConfig+0xe0>)
 800db90:	4293      	cmp	r3, r2
 800db92:	d007      	beq.n	800dba4 <TIM_OC4_SetConfig+0x84>
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	4a1b      	ldr	r2, [pc, #108]	@ (800dc04 <TIM_OC4_SetConfig+0xe4>)
 800db98:	4293      	cmp	r3, r2
 800db9a:	d003      	beq.n	800dba4 <TIM_OC4_SetConfig+0x84>
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	4a1a      	ldr	r2, [pc, #104]	@ (800dc08 <TIM_OC4_SetConfig+0xe8>)
 800dba0:	4293      	cmp	r3, r2
 800dba2:	d117      	bne.n	800dbd4 <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	695b      	ldr	r3, [r3, #20]
 800dba8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dbac:	d008      	beq.n	800dbc0 <TIM_OC4_SetConfig+0xa0>
 800dbae:	683b      	ldr	r3, [r7, #0]
 800dbb0:	695b      	ldr	r3, [r3, #20]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d004      	beq.n	800dbc0 <TIM_OC4_SetConfig+0xa0>
 800dbb6:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800dbba:	4814      	ldr	r0, [pc, #80]	@ (800dc0c <TIM_OC4_SetConfig+0xec>)
 800dbbc:	f7f8 fb10 	bl	80061e0 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dbc0:	697b      	ldr	r3, [r7, #20]
 800dbc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dbc6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dbc8:	683b      	ldr	r3, [r7, #0]
 800dbca:	695b      	ldr	r3, [r3, #20]
 800dbcc:	019b      	lsls	r3, r3, #6
 800dbce:	697a      	ldr	r2, [r7, #20]
 800dbd0:	4313      	orrs	r3, r2
 800dbd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	697a      	ldr	r2, [r7, #20]
 800dbd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	68fa      	ldr	r2, [r7, #12]
 800dbde:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dbe0:	683b      	ldr	r3, [r7, #0]
 800dbe2:	685a      	ldr	r2, [r3, #4]
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	693a      	ldr	r2, [r7, #16]
 800dbec:	621a      	str	r2, [r3, #32]
}
 800dbee:	bf00      	nop
 800dbf0:	3718      	adds	r7, #24
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	bd80      	pop	{r7, pc}
 800dbf6:	bf00      	nop
 800dbf8:	40012c00 	.word	0x40012c00
 800dbfc:	40013400 	.word	0x40013400
 800dc00:	40014000 	.word	0x40014000
 800dc04:	40014400 	.word	0x40014400
 800dc08:	40014800 	.word	0x40014800
 800dc0c:	08010fe4 	.word	0x08010fe4

0800dc10 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800dc10:	b480      	push	{r7}
 800dc12:	b087      	sub	sp, #28
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
 800dc18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	6a1b      	ldr	r3, [r3, #32]
 800dc1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	6a1b      	ldr	r3, [r3, #32]
 800dc24:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	685b      	ldr	r3, [r3, #4]
 800dc30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dc36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dc3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	68fa      	ldr	r2, [r7, #12]
 800dc4a:	4313      	orrs	r3, r2
 800dc4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800dc4e:	693b      	ldr	r3, [r7, #16]
 800dc50:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800dc54:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	689b      	ldr	r3, [r3, #8]
 800dc5a:	041b      	lsls	r3, r3, #16
 800dc5c:	693a      	ldr	r2, [r7, #16]
 800dc5e:	4313      	orrs	r3, r2
 800dc60:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	4a17      	ldr	r2, [pc, #92]	@ (800dcc4 <TIM_OC5_SetConfig+0xb4>)
 800dc66:	4293      	cmp	r3, r2
 800dc68:	d00f      	beq.n	800dc8a <TIM_OC5_SetConfig+0x7a>
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	4a16      	ldr	r2, [pc, #88]	@ (800dcc8 <TIM_OC5_SetConfig+0xb8>)
 800dc6e:	4293      	cmp	r3, r2
 800dc70:	d00b      	beq.n	800dc8a <TIM_OC5_SetConfig+0x7a>
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	4a15      	ldr	r2, [pc, #84]	@ (800dccc <TIM_OC5_SetConfig+0xbc>)
 800dc76:	4293      	cmp	r3, r2
 800dc78:	d007      	beq.n	800dc8a <TIM_OC5_SetConfig+0x7a>
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	4a14      	ldr	r2, [pc, #80]	@ (800dcd0 <TIM_OC5_SetConfig+0xc0>)
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	d003      	beq.n	800dc8a <TIM_OC5_SetConfig+0x7a>
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	4a13      	ldr	r2, [pc, #76]	@ (800dcd4 <TIM_OC5_SetConfig+0xc4>)
 800dc86:	4293      	cmp	r3, r2
 800dc88:	d109      	bne.n	800dc9e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800dc8a:	697b      	ldr	r3, [r7, #20]
 800dc8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dc90:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800dc92:	683b      	ldr	r3, [r7, #0]
 800dc94:	695b      	ldr	r3, [r3, #20]
 800dc96:	021b      	lsls	r3, r3, #8
 800dc98:	697a      	ldr	r2, [r7, #20]
 800dc9a:	4313      	orrs	r3, r2
 800dc9c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	697a      	ldr	r2, [r7, #20]
 800dca2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	68fa      	ldr	r2, [r7, #12]
 800dca8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	685a      	ldr	r2, [r3, #4]
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	693a      	ldr	r2, [r7, #16]
 800dcb6:	621a      	str	r2, [r3, #32]
}
 800dcb8:	bf00      	nop
 800dcba:	371c      	adds	r7, #28
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc2:	4770      	bx	lr
 800dcc4:	40012c00 	.word	0x40012c00
 800dcc8:	40013400 	.word	0x40013400
 800dccc:	40014000 	.word	0x40014000
 800dcd0:	40014400 	.word	0x40014400
 800dcd4:	40014800 	.word	0x40014800

0800dcd8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800dcd8:	b480      	push	{r7}
 800dcda:	b087      	sub	sp, #28
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
 800dce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	6a1b      	ldr	r3, [r3, #32]
 800dce6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6a1b      	ldr	r3, [r3, #32]
 800dcec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	685b      	ldr	r3, [r3, #4]
 800dcf8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dcfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dd06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dd0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dd0c:	683b      	ldr	r3, [r7, #0]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	021b      	lsls	r3, r3, #8
 800dd12:	68fa      	ldr	r2, [r7, #12]
 800dd14:	4313      	orrs	r3, r2
 800dd16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800dd18:	693b      	ldr	r3, [r7, #16]
 800dd1a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800dd1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	689b      	ldr	r3, [r3, #8]
 800dd24:	051b      	lsls	r3, r3, #20
 800dd26:	693a      	ldr	r2, [r7, #16]
 800dd28:	4313      	orrs	r3, r2
 800dd2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	4a18      	ldr	r2, [pc, #96]	@ (800dd90 <TIM_OC6_SetConfig+0xb8>)
 800dd30:	4293      	cmp	r3, r2
 800dd32:	d00f      	beq.n	800dd54 <TIM_OC6_SetConfig+0x7c>
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	4a17      	ldr	r2, [pc, #92]	@ (800dd94 <TIM_OC6_SetConfig+0xbc>)
 800dd38:	4293      	cmp	r3, r2
 800dd3a:	d00b      	beq.n	800dd54 <TIM_OC6_SetConfig+0x7c>
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	4a16      	ldr	r2, [pc, #88]	@ (800dd98 <TIM_OC6_SetConfig+0xc0>)
 800dd40:	4293      	cmp	r3, r2
 800dd42:	d007      	beq.n	800dd54 <TIM_OC6_SetConfig+0x7c>
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	4a15      	ldr	r2, [pc, #84]	@ (800dd9c <TIM_OC6_SetConfig+0xc4>)
 800dd48:	4293      	cmp	r3, r2
 800dd4a:	d003      	beq.n	800dd54 <TIM_OC6_SetConfig+0x7c>
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	4a14      	ldr	r2, [pc, #80]	@ (800dda0 <TIM_OC6_SetConfig+0xc8>)
 800dd50:	4293      	cmp	r3, r2
 800dd52:	d109      	bne.n	800dd68 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800dd54:	697b      	ldr	r3, [r7, #20]
 800dd56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800dd5a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800dd5c:	683b      	ldr	r3, [r7, #0]
 800dd5e:	695b      	ldr	r3, [r3, #20]
 800dd60:	029b      	lsls	r3, r3, #10
 800dd62:	697a      	ldr	r2, [r7, #20]
 800dd64:	4313      	orrs	r3, r2
 800dd66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	697a      	ldr	r2, [r7, #20]
 800dd6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	68fa      	ldr	r2, [r7, #12]
 800dd72:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800dd74:	683b      	ldr	r3, [r7, #0]
 800dd76:	685a      	ldr	r2, [r3, #4]
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	693a      	ldr	r2, [r7, #16]
 800dd80:	621a      	str	r2, [r3, #32]
}
 800dd82:	bf00      	nop
 800dd84:	371c      	adds	r7, #28
 800dd86:	46bd      	mov	sp, r7
 800dd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8c:	4770      	bx	lr
 800dd8e:	bf00      	nop
 800dd90:	40012c00 	.word	0x40012c00
 800dd94:	40013400 	.word	0x40013400
 800dd98:	40014000 	.word	0x40014000
 800dd9c:	40014400 	.word	0x40014400
 800dda0:	40014800 	.word	0x40014800

0800dda4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dda4:	b480      	push	{r7}
 800dda6:	b087      	sub	sp, #28
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	60f8      	str	r0, [r7, #12]
 800ddac:	60b9      	str	r1, [r7, #8]
 800ddae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	6a1b      	ldr	r3, [r3, #32]
 800ddb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	6a1b      	ldr	r3, [r3, #32]
 800ddba:	f023 0201 	bic.w	r2, r3, #1
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	699b      	ldr	r3, [r3, #24]
 800ddc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ddc8:	693b      	ldr	r3, [r7, #16]
 800ddca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ddce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	011b      	lsls	r3, r3, #4
 800ddd4:	693a      	ldr	r2, [r7, #16]
 800ddd6:	4313      	orrs	r3, r2
 800ddd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ddda:	697b      	ldr	r3, [r7, #20]
 800dddc:	f023 030a 	bic.w	r3, r3, #10
 800dde0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800dde2:	697a      	ldr	r2, [r7, #20]
 800dde4:	68bb      	ldr	r3, [r7, #8]
 800dde6:	4313      	orrs	r3, r2
 800dde8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	693a      	ldr	r2, [r7, #16]
 800ddee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	697a      	ldr	r2, [r7, #20]
 800ddf4:	621a      	str	r2, [r3, #32]
}
 800ddf6:	bf00      	nop
 800ddf8:	371c      	adds	r7, #28
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de00:	4770      	bx	lr

0800de02 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800de02:	b480      	push	{r7}
 800de04:	b087      	sub	sp, #28
 800de06:	af00      	add	r7, sp, #0
 800de08:	60f8      	str	r0, [r7, #12]
 800de0a:	60b9      	str	r1, [r7, #8]
 800de0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	6a1b      	ldr	r3, [r3, #32]
 800de12:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	6a1b      	ldr	r3, [r3, #32]
 800de18:	f023 0210 	bic.w	r2, r3, #16
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	699b      	ldr	r3, [r3, #24]
 800de24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800de26:	693b      	ldr	r3, [r7, #16]
 800de28:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800de2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	031b      	lsls	r3, r3, #12
 800de32:	693a      	ldr	r2, [r7, #16]
 800de34:	4313      	orrs	r3, r2
 800de36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800de38:	697b      	ldr	r3, [r7, #20]
 800de3a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800de3e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800de40:	68bb      	ldr	r3, [r7, #8]
 800de42:	011b      	lsls	r3, r3, #4
 800de44:	697a      	ldr	r2, [r7, #20]
 800de46:	4313      	orrs	r3, r2
 800de48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	693a      	ldr	r2, [r7, #16]
 800de4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	697a      	ldr	r2, [r7, #20]
 800de54:	621a      	str	r2, [r3, #32]
}
 800de56:	bf00      	nop
 800de58:	371c      	adds	r7, #28
 800de5a:	46bd      	mov	sp, r7
 800de5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de60:	4770      	bx	lr

0800de62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800de62:	b480      	push	{r7}
 800de64:	b085      	sub	sp, #20
 800de66:	af00      	add	r7, sp, #0
 800de68:	6078      	str	r0, [r7, #4]
 800de6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	689b      	ldr	r3, [r3, #8]
 800de70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800de7a:	683a      	ldr	r2, [r7, #0]
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	4313      	orrs	r3, r2
 800de80:	f043 0307 	orr.w	r3, r3, #7
 800de84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	68fa      	ldr	r2, [r7, #12]
 800de8a:	609a      	str	r2, [r3, #8]
}
 800de8c:	bf00      	nop
 800de8e:	3714      	adds	r7, #20
 800de90:	46bd      	mov	sp, r7
 800de92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de96:	4770      	bx	lr

0800de98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800de98:	b480      	push	{r7}
 800de9a:	b087      	sub	sp, #28
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	60f8      	str	r0, [r7, #12]
 800dea0:	60b9      	str	r1, [r7, #8]
 800dea2:	607a      	str	r2, [r7, #4]
 800dea4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	689b      	ldr	r3, [r3, #8]
 800deaa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800deac:	697b      	ldr	r3, [r7, #20]
 800deae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800deb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	021a      	lsls	r2, r3, #8
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	431a      	orrs	r2, r3
 800debc:	68bb      	ldr	r3, [r7, #8]
 800debe:	4313      	orrs	r3, r2
 800dec0:	697a      	ldr	r2, [r7, #20]
 800dec2:	4313      	orrs	r3, r2
 800dec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	697a      	ldr	r2, [r7, #20]
 800deca:	609a      	str	r2, [r3, #8]
}
 800decc:	bf00      	nop
 800dece:	371c      	adds	r7, #28
 800ded0:	46bd      	mov	sp, r7
 800ded2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded6:	4770      	bx	lr

0800ded8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b086      	sub	sp, #24
 800dedc:	af00      	add	r7, sp, #0
 800dede:	60f8      	str	r0, [r7, #12]
 800dee0:	60b9      	str	r1, [r7, #8]
 800dee2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	4a2f      	ldr	r2, [pc, #188]	@ (800dfa4 <TIM_CCxChannelCmd+0xcc>)
 800dee8:	4293      	cmp	r3, r2
 800deea:	d024      	beq.n	800df36 <TIM_CCxChannelCmd+0x5e>
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800def2:	d020      	beq.n	800df36 <TIM_CCxChannelCmd+0x5e>
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	4a2c      	ldr	r2, [pc, #176]	@ (800dfa8 <TIM_CCxChannelCmd+0xd0>)
 800def8:	4293      	cmp	r3, r2
 800defa:	d01c      	beq.n	800df36 <TIM_CCxChannelCmd+0x5e>
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	4a2b      	ldr	r2, [pc, #172]	@ (800dfac <TIM_CCxChannelCmd+0xd4>)
 800df00:	4293      	cmp	r3, r2
 800df02:	d018      	beq.n	800df36 <TIM_CCxChannelCmd+0x5e>
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	4a2a      	ldr	r2, [pc, #168]	@ (800dfb0 <TIM_CCxChannelCmd+0xd8>)
 800df08:	4293      	cmp	r3, r2
 800df0a:	d014      	beq.n	800df36 <TIM_CCxChannelCmd+0x5e>
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	4a29      	ldr	r2, [pc, #164]	@ (800dfb4 <TIM_CCxChannelCmd+0xdc>)
 800df10:	4293      	cmp	r3, r2
 800df12:	d010      	beq.n	800df36 <TIM_CCxChannelCmd+0x5e>
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	4a28      	ldr	r2, [pc, #160]	@ (800dfb8 <TIM_CCxChannelCmd+0xe0>)
 800df18:	4293      	cmp	r3, r2
 800df1a:	d00c      	beq.n	800df36 <TIM_CCxChannelCmd+0x5e>
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	4a27      	ldr	r2, [pc, #156]	@ (800dfbc <TIM_CCxChannelCmd+0xe4>)
 800df20:	4293      	cmp	r3, r2
 800df22:	d008      	beq.n	800df36 <TIM_CCxChannelCmd+0x5e>
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	4a26      	ldr	r2, [pc, #152]	@ (800dfc0 <TIM_CCxChannelCmd+0xe8>)
 800df28:	4293      	cmp	r3, r2
 800df2a:	d004      	beq.n	800df36 <TIM_CCxChannelCmd+0x5e>
 800df2c:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 800df30:	4824      	ldr	r0, [pc, #144]	@ (800dfc4 <TIM_CCxChannelCmd+0xec>)
 800df32:	f7f8 f955 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800df36:	68bb      	ldr	r3, [r7, #8]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d016      	beq.n	800df6a <TIM_CCxChannelCmd+0x92>
 800df3c:	68bb      	ldr	r3, [r7, #8]
 800df3e:	2b04      	cmp	r3, #4
 800df40:	d013      	beq.n	800df6a <TIM_CCxChannelCmd+0x92>
 800df42:	68bb      	ldr	r3, [r7, #8]
 800df44:	2b08      	cmp	r3, #8
 800df46:	d010      	beq.n	800df6a <TIM_CCxChannelCmd+0x92>
 800df48:	68bb      	ldr	r3, [r7, #8]
 800df4a:	2b0c      	cmp	r3, #12
 800df4c:	d00d      	beq.n	800df6a <TIM_CCxChannelCmd+0x92>
 800df4e:	68bb      	ldr	r3, [r7, #8]
 800df50:	2b10      	cmp	r3, #16
 800df52:	d00a      	beq.n	800df6a <TIM_CCxChannelCmd+0x92>
 800df54:	68bb      	ldr	r3, [r7, #8]
 800df56:	2b14      	cmp	r3, #20
 800df58:	d007      	beq.n	800df6a <TIM_CCxChannelCmd+0x92>
 800df5a:	68bb      	ldr	r3, [r7, #8]
 800df5c:	2b3c      	cmp	r3, #60	@ 0x3c
 800df5e:	d004      	beq.n	800df6a <TIM_CCxChannelCmd+0x92>
 800df60:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 800df64:	4817      	ldr	r0, [pc, #92]	@ (800dfc4 <TIM_CCxChannelCmd+0xec>)
 800df66:	f7f8 f93b 	bl	80061e0 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800df6a:	68bb      	ldr	r3, [r7, #8]
 800df6c:	f003 031f 	and.w	r3, r3, #31
 800df70:	2201      	movs	r2, #1
 800df72:	fa02 f303 	lsl.w	r3, r2, r3
 800df76:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	6a1a      	ldr	r2, [r3, #32]
 800df7c:	697b      	ldr	r3, [r7, #20]
 800df7e:	43db      	mvns	r3, r3
 800df80:	401a      	ands	r2, r3
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	6a1a      	ldr	r2, [r3, #32]
 800df8a:	68bb      	ldr	r3, [r7, #8]
 800df8c:	f003 031f 	and.w	r3, r3, #31
 800df90:	6879      	ldr	r1, [r7, #4]
 800df92:	fa01 f303 	lsl.w	r3, r1, r3
 800df96:	431a      	orrs	r2, r3
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	621a      	str	r2, [r3, #32]
}
 800df9c:	bf00      	nop
 800df9e:	3718      	adds	r7, #24
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	bd80      	pop	{r7, pc}
 800dfa4:	40012c00 	.word	0x40012c00
 800dfa8:	40000400 	.word	0x40000400
 800dfac:	40000800 	.word	0x40000800
 800dfb0:	40000c00 	.word	0x40000c00
 800dfb4:	40013400 	.word	0x40013400
 800dfb8:	40014000 	.word	0x40014000
 800dfbc:	40014400 	.word	0x40014400
 800dfc0:	40014800 	.word	0x40014800
 800dfc4:	08010fe4 	.word	0x08010fe4

0800dfc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b084      	sub	sp, #16
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
 800dfd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	4a34      	ldr	r2, [pc, #208]	@ (800e0a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800dfd8:	4293      	cmp	r3, r2
 800dfda:	d02c      	beq.n	800e036 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfe4:	d027      	beq.n	800e036 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	4a30      	ldr	r2, [pc, #192]	@ (800e0ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800dfec:	4293      	cmp	r3, r2
 800dfee:	d022      	beq.n	800e036 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	4a2e      	ldr	r2, [pc, #184]	@ (800e0b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	d01d      	beq.n	800e036 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	4a2d      	ldr	r2, [pc, #180]	@ (800e0b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800e000:	4293      	cmp	r3, r2
 800e002:	d018      	beq.n	800e036 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	4a2b      	ldr	r2, [pc, #172]	@ (800e0b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e00a:	4293      	cmp	r3, r2
 800e00c:	d013      	beq.n	800e036 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	4a2a      	ldr	r2, [pc, #168]	@ (800e0bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e014:	4293      	cmp	r3, r2
 800e016:	d00e      	beq.n	800e036 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	4a28      	ldr	r2, [pc, #160]	@ (800e0c0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800e01e:	4293      	cmp	r3, r2
 800e020:	d009      	beq.n	800e036 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	4a27      	ldr	r2, [pc, #156]	@ (800e0c4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800e028:	4293      	cmp	r3, r2
 800e02a:	d004      	beq.n	800e036 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e02c:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800e030:	4825      	ldr	r0, [pc, #148]	@ (800e0c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e032:	f7f8 f8d5 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800e036:	683b      	ldr	r3, [r7, #0]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d020      	beq.n	800e080 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e03e:	683b      	ldr	r3, [r7, #0]
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	2b10      	cmp	r3, #16
 800e044:	d01c      	beq.n	800e080 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e046:	683b      	ldr	r3, [r7, #0]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	2b20      	cmp	r3, #32
 800e04c:	d018      	beq.n	800e080 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e04e:	683b      	ldr	r3, [r7, #0]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	2b30      	cmp	r3, #48	@ 0x30
 800e054:	d014      	beq.n	800e080 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e056:	683b      	ldr	r3, [r7, #0]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	2b40      	cmp	r3, #64	@ 0x40
 800e05c:	d010      	beq.n	800e080 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	2b50      	cmp	r3, #80	@ 0x50
 800e064:	d00c      	beq.n	800e080 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	2b60      	cmp	r3, #96	@ 0x60
 800e06c:	d008      	beq.n	800e080 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	2b70      	cmp	r3, #112	@ 0x70
 800e074:	d004      	beq.n	800e080 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e076:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800e07a:	4813      	ldr	r0, [pc, #76]	@ (800e0c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e07c:	f7f8 f8b0 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800e080:	683b      	ldr	r3, [r7, #0]
 800e082:	689b      	ldr	r3, [r3, #8]
 800e084:	2b80      	cmp	r3, #128	@ 0x80
 800e086:	d008      	beq.n	800e09a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800e088:	683b      	ldr	r3, [r7, #0]
 800e08a:	689b      	ldr	r3, [r3, #8]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d004      	beq.n	800e09a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800e090:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 800e094:	480c      	ldr	r0, [pc, #48]	@ (800e0c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e096:	f7f8 f8a3 	bl	80061e0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e0a0:	2b01      	cmp	r3, #1
 800e0a2:	d113      	bne.n	800e0cc <HAL_TIMEx_MasterConfigSynchronization+0x104>
 800e0a4:	2302      	movs	r3, #2
 800e0a6:	e0d3      	b.n	800e250 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 800e0a8:	40012c00 	.word	0x40012c00
 800e0ac:	40000400 	.word	0x40000400
 800e0b0:	40000800 	.word	0x40000800
 800e0b4:	40000c00 	.word	0x40000c00
 800e0b8:	40001000 	.word	0x40001000
 800e0bc:	40001400 	.word	0x40001400
 800e0c0:	40013400 	.word	0x40013400
 800e0c4:	40014000 	.word	0x40014000
 800e0c8:	0801101c 	.word	0x0801101c
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	2201      	movs	r2, #1
 800e0d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	2202      	movs	r2, #2
 800e0d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	685b      	ldr	r3, [r3, #4]
 800e0e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	689b      	ldr	r3, [r3, #8]
 800e0ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	4a59      	ldr	r2, [pc, #356]	@ (800e258 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800e0f2:	4293      	cmp	r3, r2
 800e0f4:	d004      	beq.n	800e100 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	4a58      	ldr	r2, [pc, #352]	@ (800e25c <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800e0fc:	4293      	cmp	r3, r2
 800e0fe:	d161      	bne.n	800e1c4 <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800e100:	683b      	ldr	r3, [r7, #0]
 800e102:	685b      	ldr	r3, [r3, #4]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d054      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	685b      	ldr	r3, [r3, #4]
 800e10c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e110:	d04f      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e112:	683b      	ldr	r3, [r7, #0]
 800e114:	685b      	ldr	r3, [r3, #4]
 800e116:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e11a:	d04a      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e11c:	683b      	ldr	r3, [r7, #0]
 800e11e:	685b      	ldr	r3, [r3, #4]
 800e120:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e124:	d045      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e126:	683b      	ldr	r3, [r7, #0]
 800e128:	685b      	ldr	r3, [r3, #4]
 800e12a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e12e:	d040      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e130:	683b      	ldr	r3, [r7, #0]
 800e132:	685b      	ldr	r3, [r3, #4]
 800e134:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800e138:	d03b      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	685b      	ldr	r3, [r3, #4]
 800e13e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e142:	d036      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	685b      	ldr	r3, [r3, #4]
 800e148:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e14c:	d031      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e14e:	683b      	ldr	r3, [r7, #0]
 800e150:	685b      	ldr	r3, [r3, #4]
 800e152:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800e156:	d02c      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e158:	683b      	ldr	r3, [r7, #0]
 800e15a:	685b      	ldr	r3, [r3, #4]
 800e15c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e160:	d027      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e162:	683b      	ldr	r3, [r7, #0]
 800e164:	685b      	ldr	r3, [r3, #4]
 800e166:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800e16a:	d022      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e16c:	683b      	ldr	r3, [r7, #0]
 800e16e:	685b      	ldr	r3, [r3, #4]
 800e170:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800e174:	d01d      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	685b      	ldr	r3, [r3, #4]
 800e17a:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800e17e:	d018      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	685b      	ldr	r3, [r3, #4]
 800e184:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800e188:	d013      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e18a:	683b      	ldr	r3, [r7, #0]
 800e18c:	685b      	ldr	r3, [r3, #4]
 800e18e:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800e192:	d00e      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	685b      	ldr	r3, [r3, #4]
 800e198:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800e19c:	d009      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e19e:	683b      	ldr	r3, [r7, #0]
 800e1a0:	685b      	ldr	r3, [r3, #4]
 800e1a2:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800e1a6:	d004      	beq.n	800e1b2 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e1a8:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800e1ac:	482c      	ldr	r0, [pc, #176]	@ (800e260 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800e1ae:	f7f8 f817 	bl	80061e0 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e1b8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	685b      	ldr	r3, [r3, #4]
 800e1be:	68fa      	ldr	r2, [r7, #12]
 800e1c0:	4313      	orrs	r3, r2
 800e1c2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e1ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	68fa      	ldr	r2, [r7, #12]
 800e1d2:	4313      	orrs	r3, r2
 800e1d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	68fa      	ldr	r2, [r7, #12]
 800e1dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	4a1d      	ldr	r2, [pc, #116]	@ (800e258 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800e1e4:	4293      	cmp	r3, r2
 800e1e6:	d01d      	beq.n	800e224 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1f0:	d018      	beq.n	800e224 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	4a1b      	ldr	r2, [pc, #108]	@ (800e264 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800e1f8:	4293      	cmp	r3, r2
 800e1fa:	d013      	beq.n	800e224 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	4a19      	ldr	r2, [pc, #100]	@ (800e268 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800e202:	4293      	cmp	r3, r2
 800e204:	d00e      	beq.n	800e224 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	4a18      	ldr	r2, [pc, #96]	@ (800e26c <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800e20c:	4293      	cmp	r3, r2
 800e20e:	d009      	beq.n	800e224 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	4a11      	ldr	r2, [pc, #68]	@ (800e25c <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800e216:	4293      	cmp	r3, r2
 800e218:	d004      	beq.n	800e224 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	4a14      	ldr	r2, [pc, #80]	@ (800e270 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800e220:	4293      	cmp	r3, r2
 800e222:	d10c      	bne.n	800e23e <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e224:	68bb      	ldr	r3, [r7, #8]
 800e226:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e22a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	689b      	ldr	r3, [r3, #8]
 800e230:	68ba      	ldr	r2, [r7, #8]
 800e232:	4313      	orrs	r3, r2
 800e234:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	68ba      	ldr	r2, [r7, #8]
 800e23c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	2201      	movs	r2, #1
 800e242:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	2200      	movs	r2, #0
 800e24a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e24e:	2300      	movs	r3, #0
}
 800e250:	4618      	mov	r0, r3
 800e252:	3710      	adds	r7, #16
 800e254:	46bd      	mov	sp, r7
 800e256:	bd80      	pop	{r7, pc}
 800e258:	40012c00 	.word	0x40012c00
 800e25c:	40013400 	.word	0x40013400
 800e260:	0801101c 	.word	0x0801101c
 800e264:	40000400 	.word	0x40000400
 800e268:	40000800 	.word	0x40000800
 800e26c:	40000c00 	.word	0x40000c00
 800e270:	40014000 	.word	0x40014000

0800e274 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b084      	sub	sp, #16
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
 800e27c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e27e:	2300      	movs	r3, #0
 800e280:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	4a91      	ldr	r2, [pc, #580]	@ (800e4cc <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800e288:	4293      	cmp	r3, r2
 800e28a:	d018      	beq.n	800e2be <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	4a8f      	ldr	r2, [pc, #572]	@ (800e4d0 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800e292:	4293      	cmp	r3, r2
 800e294:	d013      	beq.n	800e2be <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	4a8e      	ldr	r2, [pc, #568]	@ (800e4d4 <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 800e29c:	4293      	cmp	r3, r2
 800e29e:	d00e      	beq.n	800e2be <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	4a8c      	ldr	r2, [pc, #560]	@ (800e4d8 <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 800e2a6:	4293      	cmp	r3, r2
 800e2a8:	d009      	beq.n	800e2be <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	4a8b      	ldr	r2, [pc, #556]	@ (800e4dc <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 800e2b0:	4293      	cmp	r3, r2
 800e2b2:	d004      	beq.n	800e2be <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800e2b4:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 800e2b8:	4889      	ldr	r0, [pc, #548]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e2ba:	f7f7 ff91 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e2c6:	d008      	beq.n	800e2da <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800e2c8:	683b      	ldr	r3, [r7, #0]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d004      	beq.n	800e2da <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800e2d0:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 800e2d4:	4882      	ldr	r0, [pc, #520]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e2d6:	f7f7 ff83 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	685b      	ldr	r3, [r3, #4]
 800e2de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e2e2:	d008      	beq.n	800e2f6 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800e2e4:	683b      	ldr	r3, [r7, #0]
 800e2e6:	685b      	ldr	r3, [r3, #4]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d004      	beq.n	800e2f6 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800e2ec:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 800e2f0:	487b      	ldr	r0, [pc, #492]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e2f2:	f7f7 ff75 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800e2f6:	683b      	ldr	r3, [r7, #0]
 800e2f8:	689b      	ldr	r3, [r3, #8]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d013      	beq.n	800e326 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800e2fe:	683b      	ldr	r3, [r7, #0]
 800e300:	689b      	ldr	r3, [r3, #8]
 800e302:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e306:	d00e      	beq.n	800e326 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800e308:	683b      	ldr	r3, [r7, #0]
 800e30a:	689b      	ldr	r3, [r3, #8]
 800e30c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e310:	d009      	beq.n	800e326 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800e312:	683b      	ldr	r3, [r7, #0]
 800e314:	689b      	ldr	r3, [r3, #8]
 800e316:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e31a:	d004      	beq.n	800e326 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800e31c:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 800e320:	486f      	ldr	r0, [pc, #444]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e322:	f7f7 ff5d 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800e326:	683b      	ldr	r3, [r7, #0]
 800e328:	68db      	ldr	r3, [r3, #12]
 800e32a:	2bff      	cmp	r3, #255	@ 0xff
 800e32c:	d904      	bls.n	800e338 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 800e32e:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 800e332:	486b      	ldr	r0, [pc, #428]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e334:	f7f7 ff54 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	691b      	ldr	r3, [r3, #16]
 800e33c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e340:	d008      	beq.n	800e354 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800e342:	683b      	ldr	r3, [r7, #0]
 800e344:	691b      	ldr	r3, [r3, #16]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d004      	beq.n	800e354 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800e34a:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 800e34e:	4864      	ldr	r0, [pc, #400]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e350:	f7f7 ff46 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800e354:	683b      	ldr	r3, [r7, #0]
 800e356:	695b      	ldr	r3, [r3, #20]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d009      	beq.n	800e370 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800e35c:	683b      	ldr	r3, [r7, #0]
 800e35e:	695b      	ldr	r3, [r3, #20]
 800e360:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e364:	d004      	beq.n	800e370 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800e366:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800e36a:	485d      	ldr	r0, [pc, #372]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e36c:	f7f7 ff38 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800e370:	683b      	ldr	r3, [r7, #0]
 800e372:	699b      	ldr	r3, [r3, #24]
 800e374:	2b0f      	cmp	r3, #15
 800e376:	d904      	bls.n	800e382 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800e378:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800e37c:	4858      	ldr	r0, [pc, #352]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e37e:	f7f7 ff2f 	bl	80061e0 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e386:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e38a:	d008      	beq.n	800e39e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e390:	2b00      	cmp	r3, #0
 800e392:	d004      	beq.n	800e39e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800e394:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800e398:	4851      	ldr	r0, [pc, #324]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e39a:	f7f7 ff21 	bl	80061e0 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e3a4:	2b01      	cmp	r3, #1
 800e3a6:	d101      	bne.n	800e3ac <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 800e3a8:	2302      	movs	r3, #2
 800e3aa:	e08a      	b.n	800e4c2 <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2201      	movs	r2, #1
 800e3b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800e3ba:	683b      	ldr	r3, [r7, #0]
 800e3bc:	68db      	ldr	r3, [r3, #12]
 800e3be:	4313      	orrs	r3, r2
 800e3c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e3c8:	683b      	ldr	r3, [r7, #0]
 800e3ca:	689b      	ldr	r3, [r3, #8]
 800e3cc:	4313      	orrs	r3, r2
 800e3ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800e3d6:	683b      	ldr	r3, [r7, #0]
 800e3d8:	685b      	ldr	r3, [r3, #4]
 800e3da:	4313      	orrs	r3, r2
 800e3dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800e3e4:	683b      	ldr	r3, [r7, #0]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	4313      	orrs	r3, r2
 800e3ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e3f2:	683b      	ldr	r3, [r7, #0]
 800e3f4:	691b      	ldr	r3, [r3, #16]
 800e3f6:	4313      	orrs	r3, r2
 800e3f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800e400:	683b      	ldr	r3, [r7, #0]
 800e402:	695b      	ldr	r3, [r3, #20]
 800e404:	4313      	orrs	r3, r2
 800e406:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800e40e:	683b      	ldr	r3, [r7, #0]
 800e410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e412:	4313      	orrs	r3, r2
 800e414:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	699b      	ldr	r3, [r3, #24]
 800e420:	041b      	lsls	r3, r3, #16
 800e422:	4313      	orrs	r3, r2
 800e424:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	4a28      	ldr	r2, [pc, #160]	@ (800e4cc <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800e42c:	4293      	cmp	r3, r2
 800e42e:	d004      	beq.n	800e43a <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	4a26      	ldr	r2, [pc, #152]	@ (800e4d0 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800e436:	4293      	cmp	r3, r2
 800e438:	d13a      	bne.n	800e4b0 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800e43a:	683b      	ldr	r3, [r7, #0]
 800e43c:	69db      	ldr	r3, [r3, #28]
 800e43e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e442:	d008      	beq.n	800e456 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800e444:	683b      	ldr	r3, [r7, #0]
 800e446:	69db      	ldr	r3, [r3, #28]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d004      	beq.n	800e456 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800e44c:	f640 0112 	movw	r1, #2066	@ 0x812
 800e450:	4823      	ldr	r0, [pc, #140]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e452:	f7f7 fec5 	bl	80061e0 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800e456:	683b      	ldr	r3, [r7, #0]
 800e458:	6a1b      	ldr	r3, [r3, #32]
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d009      	beq.n	800e472 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	6a1b      	ldr	r3, [r3, #32]
 800e462:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e466:	d004      	beq.n	800e472 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800e468:	f640 0113 	movw	r1, #2067	@ 0x813
 800e46c:	481c      	ldr	r0, [pc, #112]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e46e:	f7f7 feb7 	bl	80061e0 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800e472:	683b      	ldr	r3, [r7, #0]
 800e474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e476:	2b0f      	cmp	r3, #15
 800e478:	d904      	bls.n	800e484 <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800e47a:	f640 0114 	movw	r1, #2068	@ 0x814
 800e47e:	4818      	ldr	r0, [pc, #96]	@ (800e4e0 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800e480:	f7f7 feae 	bl	80061e0 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800e48a:	683b      	ldr	r3, [r7, #0]
 800e48c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e48e:	051b      	lsls	r3, r3, #20
 800e490:	4313      	orrs	r3, r2
 800e492:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800e49a:	683b      	ldr	r3, [r7, #0]
 800e49c:	69db      	ldr	r3, [r3, #28]
 800e49e:	4313      	orrs	r3, r2
 800e4a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800e4a8:	683b      	ldr	r3, [r7, #0]
 800e4aa:	6a1b      	ldr	r3, [r3, #32]
 800e4ac:	4313      	orrs	r3, r2
 800e4ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	68fa      	ldr	r2, [r7, #12]
 800e4b6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e4c0:	2300      	movs	r3, #0
}
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	3710      	adds	r7, #16
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	bd80      	pop	{r7, pc}
 800e4ca:	bf00      	nop
 800e4cc:	40012c00 	.word	0x40012c00
 800e4d0:	40013400 	.word	0x40013400
 800e4d4:	40014000 	.word	0x40014000
 800e4d8:	40014400 	.word	0x40014400
 800e4dc:	40014800 	.word	0x40014800
 800e4e0:	0801101c 	.word	0x0801101c

0800e4e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e4e4:	b480      	push	{r7}
 800e4e6:	b083      	sub	sp, #12
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e4ec:	bf00      	nop
 800e4ee:	370c      	adds	r7, #12
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f6:	4770      	bx	lr

0800e4f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e4f8:	b480      	push	{r7}
 800e4fa:	b083      	sub	sp, #12
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e500:	bf00      	nop
 800e502:	370c      	adds	r7, #12
 800e504:	46bd      	mov	sp, r7
 800e506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e50a:	4770      	bx	lr

0800e50c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e50c:	b480      	push	{r7}
 800e50e:	b083      	sub	sp, #12
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e514:	bf00      	nop
 800e516:	370c      	adds	r7, #12
 800e518:	46bd      	mov	sp, r7
 800e51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e51e:	4770      	bx	lr

0800e520 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e520:	b580      	push	{r7, lr}
 800e522:	b082      	sub	sp, #8
 800e524:	af00      	add	r7, sp, #0
 800e526:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d101      	bne.n	800e532 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e52e:	2301      	movs	r3, #1
 800e530:	e08b      	b.n	800e64a <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	699b      	ldr	r3, [r3, #24]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d023      	beq.n	800e582 <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	4a45      	ldr	r2, [pc, #276]	@ (800e654 <HAL_UART_Init+0x134>)
 800e540:	4293      	cmp	r3, r2
 800e542:	d041      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	4a43      	ldr	r2, [pc, #268]	@ (800e658 <HAL_UART_Init+0x138>)
 800e54a:	4293      	cmp	r3, r2
 800e54c:	d03c      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	4a42      	ldr	r2, [pc, #264]	@ (800e65c <HAL_UART_Init+0x13c>)
 800e554:	4293      	cmp	r3, r2
 800e556:	d037      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	4a40      	ldr	r2, [pc, #256]	@ (800e660 <HAL_UART_Init+0x140>)
 800e55e:	4293      	cmp	r3, r2
 800e560:	d032      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	4a3f      	ldr	r2, [pc, #252]	@ (800e664 <HAL_UART_Init+0x144>)
 800e568:	4293      	cmp	r3, r2
 800e56a:	d02d      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	4a3d      	ldr	r2, [pc, #244]	@ (800e668 <HAL_UART_Init+0x148>)
 800e572:	4293      	cmp	r3, r2
 800e574:	d028      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e576:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800e57a:	483c      	ldr	r0, [pc, #240]	@ (800e66c <HAL_UART_Init+0x14c>)
 800e57c:	f7f7 fe30 	bl	80061e0 <assert_failed>
 800e580:	e022      	b.n	800e5c8 <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	4a33      	ldr	r2, [pc, #204]	@ (800e654 <HAL_UART_Init+0x134>)
 800e588:	4293      	cmp	r3, r2
 800e58a:	d01d      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	4a31      	ldr	r2, [pc, #196]	@ (800e658 <HAL_UART_Init+0x138>)
 800e592:	4293      	cmp	r3, r2
 800e594:	d018      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	4a30      	ldr	r2, [pc, #192]	@ (800e65c <HAL_UART_Init+0x13c>)
 800e59c:	4293      	cmp	r3, r2
 800e59e:	d013      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	4a2e      	ldr	r2, [pc, #184]	@ (800e660 <HAL_UART_Init+0x140>)
 800e5a6:	4293      	cmp	r3, r2
 800e5a8:	d00e      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	4a2d      	ldr	r2, [pc, #180]	@ (800e664 <HAL_UART_Init+0x144>)
 800e5b0:	4293      	cmp	r3, r2
 800e5b2:	d009      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	4a2b      	ldr	r2, [pc, #172]	@ (800e668 <HAL_UART_Init+0x148>)
 800e5ba:	4293      	cmp	r3, r2
 800e5bc:	d004      	beq.n	800e5c8 <HAL_UART_Init+0xa8>
 800e5be:	f240 1157 	movw	r1, #343	@ 0x157
 800e5c2:	482a      	ldr	r0, [pc, #168]	@ (800e66c <HAL_UART_Init+0x14c>)
 800e5c4:	f7f7 fe0c 	bl	80061e0 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d106      	bne.n	800e5de <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e5d8:	6878      	ldr	r0, [r7, #4]
 800e5da:	f7f8 fb3b 	bl	8006c54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	2224      	movs	r2, #36	@ 0x24
 800e5e2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	681a      	ldr	r2, [r3, #0]
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	f022 0201 	bic.w	r2, r2, #1
 800e5f2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d002      	beq.n	800e602 <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 800e5fc:	6878      	ldr	r0, [r7, #4]
 800e5fe:	f000 fc1f 	bl	800ee40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e602:	6878      	ldr	r0, [r7, #4]
 800e604:	f000 f8be 	bl	800e784 <UART_SetConfig>
 800e608:	4603      	mov	r3, r0
 800e60a:	2b01      	cmp	r3, #1
 800e60c:	d101      	bne.n	800e612 <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 800e60e:	2301      	movs	r3, #1
 800e610:	e01b      	b.n	800e64a <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	685a      	ldr	r2, [r3, #4]
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e620:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	689a      	ldr	r2, [r3, #8]
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e630:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	681a      	ldr	r2, [r3, #0]
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	f042 0201 	orr.w	r2, r2, #1
 800e640:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e642:	6878      	ldr	r0, [r7, #4]
 800e644:	f000 fd5c 	bl	800f100 <UART_CheckIdleState>
 800e648:	4603      	mov	r3, r0
}
 800e64a:	4618      	mov	r0, r3
 800e64c:	3708      	adds	r7, #8
 800e64e:	46bd      	mov	sp, r7
 800e650:	bd80      	pop	{r7, pc}
 800e652:	bf00      	nop
 800e654:	40013800 	.word	0x40013800
 800e658:	40004400 	.word	0x40004400
 800e65c:	40004800 	.word	0x40004800
 800e660:	40004c00 	.word	0x40004c00
 800e664:	40005000 	.word	0x40005000
 800e668:	40008000 	.word	0x40008000
 800e66c:	08011058 	.word	0x08011058

0800e670 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b08a      	sub	sp, #40	@ 0x28
 800e674:	af02      	add	r7, sp, #8
 800e676:	60f8      	str	r0, [r7, #12]
 800e678:	60b9      	str	r1, [r7, #8]
 800e67a:	603b      	str	r3, [r7, #0]
 800e67c:	4613      	mov	r3, r2
 800e67e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e684:	2b20      	cmp	r3, #32
 800e686:	d177      	bne.n	800e778 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800e688:	68bb      	ldr	r3, [r7, #8]
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d002      	beq.n	800e694 <HAL_UART_Transmit+0x24>
 800e68e:	88fb      	ldrh	r3, [r7, #6]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d101      	bne.n	800e698 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800e694:	2301      	movs	r3, #1
 800e696:	e070      	b.n	800e77a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	2200      	movs	r2, #0
 800e69c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	2221      	movs	r2, #33	@ 0x21
 800e6a4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e6a6:	f7f8 fbc5 	bl	8006e34 <HAL_GetTick>
 800e6aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	88fa      	ldrh	r2, [r7, #6]
 800e6b0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	88fa      	ldrh	r2, [r7, #6]
 800e6b8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	689b      	ldr	r3, [r3, #8]
 800e6c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e6c4:	d108      	bne.n	800e6d8 <HAL_UART_Transmit+0x68>
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	691b      	ldr	r3, [r3, #16]
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d104      	bne.n	800e6d8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e6d2:	68bb      	ldr	r3, [r7, #8]
 800e6d4:	61bb      	str	r3, [r7, #24]
 800e6d6:	e003      	b.n	800e6e0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800e6d8:	68bb      	ldr	r3, [r7, #8]
 800e6da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e6dc:	2300      	movs	r3, #0
 800e6de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e6e0:	e02f      	b.n	800e742 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	9300      	str	r3, [sp, #0]
 800e6e6:	697b      	ldr	r3, [r7, #20]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	2180      	movs	r1, #128	@ 0x80
 800e6ec:	68f8      	ldr	r0, [r7, #12]
 800e6ee:	f000 fdaf 	bl	800f250 <UART_WaitOnFlagUntilTimeout>
 800e6f2:	4603      	mov	r3, r0
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d004      	beq.n	800e702 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	2220      	movs	r2, #32
 800e6fc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800e6fe:	2303      	movs	r3, #3
 800e700:	e03b      	b.n	800e77a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800e702:	69fb      	ldr	r3, [r7, #28]
 800e704:	2b00      	cmp	r3, #0
 800e706:	d10b      	bne.n	800e720 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e708:	69bb      	ldr	r3, [r7, #24]
 800e70a:	881a      	ldrh	r2, [r3, #0]
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e714:	b292      	uxth	r2, r2
 800e716:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800e718:	69bb      	ldr	r3, [r7, #24]
 800e71a:	3302      	adds	r3, #2
 800e71c:	61bb      	str	r3, [r7, #24]
 800e71e:	e007      	b.n	800e730 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e720:	69fb      	ldr	r3, [r7, #28]
 800e722:	781a      	ldrb	r2, [r3, #0]
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800e72a:	69fb      	ldr	r3, [r7, #28]
 800e72c:	3301      	adds	r3, #1
 800e72e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800e736:	b29b      	uxth	r3, r3
 800e738:	3b01      	subs	r3, #1
 800e73a:	b29a      	uxth	r2, r3
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800e748:	b29b      	uxth	r3, r3
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d1c9      	bne.n	800e6e2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e74e:	683b      	ldr	r3, [r7, #0]
 800e750:	9300      	str	r3, [sp, #0]
 800e752:	697b      	ldr	r3, [r7, #20]
 800e754:	2200      	movs	r2, #0
 800e756:	2140      	movs	r1, #64	@ 0x40
 800e758:	68f8      	ldr	r0, [r7, #12]
 800e75a:	f000 fd79 	bl	800f250 <UART_WaitOnFlagUntilTimeout>
 800e75e:	4603      	mov	r3, r0
 800e760:	2b00      	cmp	r3, #0
 800e762:	d004      	beq.n	800e76e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	2220      	movs	r2, #32
 800e768:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800e76a:	2303      	movs	r3, #3
 800e76c:	e005      	b.n	800e77a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	2220      	movs	r2, #32
 800e772:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800e774:	2300      	movs	r3, #0
 800e776:	e000      	b.n	800e77a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800e778:	2302      	movs	r3, #2
  }
}
 800e77a:	4618      	mov	r0, r3
 800e77c:	3720      	adds	r7, #32
 800e77e:	46bd      	mov	sp, r7
 800e780:	bd80      	pop	{r7, pc}
	...

0800e784 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e788:	b08a      	sub	sp, #40	@ 0x28
 800e78a:	af00      	add	r7, sp, #0
 800e78c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e78e:	2300      	movs	r3, #0
 800e790:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	685b      	ldr	r3, [r3, #4]
 800e798:	4a9e      	ldr	r2, [pc, #632]	@ (800ea14 <UART_SetConfig+0x290>)
 800e79a:	4293      	cmp	r3, r2
 800e79c:	d904      	bls.n	800e7a8 <UART_SetConfig+0x24>
 800e79e:	f640 4158 	movw	r1, #3160	@ 0xc58
 800e7a2:	489d      	ldr	r0, [pc, #628]	@ (800ea18 <UART_SetConfig+0x294>)
 800e7a4:	f7f7 fd1c 	bl	80061e0 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	689b      	ldr	r3, [r3, #8]
 800e7ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e7b0:	d00d      	beq.n	800e7ce <UART_SetConfig+0x4a>
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	689b      	ldr	r3, [r3, #8]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d009      	beq.n	800e7ce <UART_SetConfig+0x4a>
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	689b      	ldr	r3, [r3, #8]
 800e7be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e7c2:	d004      	beq.n	800e7ce <UART_SetConfig+0x4a>
 800e7c4:	f640 4159 	movw	r1, #3161	@ 0xc59
 800e7c8:	4893      	ldr	r0, [pc, #588]	@ (800ea18 <UART_SetConfig+0x294>)
 800e7ca:	f7f7 fd09 	bl	80061e0 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	4a92      	ldr	r2, [pc, #584]	@ (800ea1c <UART_SetConfig+0x298>)
 800e7d4:	4293      	cmp	r3, r2
 800e7d6:	d10e      	bne.n	800e7f6 <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	68db      	ldr	r3, [r3, #12]
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d030      	beq.n	800e842 <UART_SetConfig+0xbe>
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	68db      	ldr	r3, [r3, #12]
 800e7e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e7e8:	d02b      	beq.n	800e842 <UART_SetConfig+0xbe>
 800e7ea:	f640 415c 	movw	r1, #3164	@ 0xc5c
 800e7ee:	488a      	ldr	r0, [pc, #552]	@ (800ea18 <UART_SetConfig+0x294>)
 800e7f0:	f7f7 fcf6 	bl	80061e0 <assert_failed>
 800e7f4:	e025      	b.n	800e842 <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	68db      	ldr	r3, [r3, #12]
 800e7fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e7fe:	d012      	beq.n	800e826 <UART_SetConfig+0xa2>
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	68db      	ldr	r3, [r3, #12]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d00e      	beq.n	800e826 <UART_SetConfig+0xa2>
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	68db      	ldr	r3, [r3, #12]
 800e80c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e810:	d009      	beq.n	800e826 <UART_SetConfig+0xa2>
 800e812:	68fb      	ldr	r3, [r7, #12]
 800e814:	68db      	ldr	r3, [r3, #12]
 800e816:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e81a:	d004      	beq.n	800e826 <UART_SetConfig+0xa2>
 800e81c:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 800e820:	487d      	ldr	r0, [pc, #500]	@ (800ea18 <UART_SetConfig+0x294>)
 800e822:	f7f7 fcdd 	bl	80061e0 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	6a1b      	ldr	r3, [r3, #32]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d009      	beq.n	800e842 <UART_SetConfig+0xbe>
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	6a1b      	ldr	r3, [r3, #32]
 800e832:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e836:	d004      	beq.n	800e842 <UART_SetConfig+0xbe>
 800e838:	f640 4161 	movw	r1, #3169	@ 0xc61
 800e83c:	4876      	ldr	r0, [pc, #472]	@ (800ea18 <UART_SetConfig+0x294>)
 800e83e:	f7f7 fccf 	bl	80061e0 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	691b      	ldr	r3, [r3, #16]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d00e      	beq.n	800e868 <UART_SetConfig+0xe4>
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	691b      	ldr	r3, [r3, #16]
 800e84e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e852:	d009      	beq.n	800e868 <UART_SetConfig+0xe4>
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	691b      	ldr	r3, [r3, #16]
 800e858:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800e85c:	d004      	beq.n	800e868 <UART_SetConfig+0xe4>
 800e85e:	f640 4164 	movw	r1, #3172	@ 0xc64
 800e862:	486d      	ldr	r0, [pc, #436]	@ (800ea18 <UART_SetConfig+0x294>)
 800e864:	f7f7 fcbc 	bl	80061e0 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	695b      	ldr	r3, [r3, #20]
 800e86c:	f023 030c 	bic.w	r3, r3, #12
 800e870:	2b00      	cmp	r3, #0
 800e872:	d103      	bne.n	800e87c <UART_SetConfig+0xf8>
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	695b      	ldr	r3, [r3, #20]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d104      	bne.n	800e886 <UART_SetConfig+0x102>
 800e87c:	f640 4165 	movw	r1, #3173	@ 0xc65
 800e880:	4865      	ldr	r0, [pc, #404]	@ (800ea18 <UART_SetConfig+0x294>)
 800e882:	f7f7 fcad 	bl	80061e0 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	699b      	ldr	r3, [r3, #24]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d013      	beq.n	800e8b6 <UART_SetConfig+0x132>
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	699b      	ldr	r3, [r3, #24]
 800e892:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e896:	d00e      	beq.n	800e8b6 <UART_SetConfig+0x132>
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	699b      	ldr	r3, [r3, #24]
 800e89c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e8a0:	d009      	beq.n	800e8b6 <UART_SetConfig+0x132>
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	699b      	ldr	r3, [r3, #24]
 800e8a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e8aa:	d004      	beq.n	800e8b6 <UART_SetConfig+0x132>
 800e8ac:	f640 4166 	movw	r1, #3174	@ 0xc66
 800e8b0:	4859      	ldr	r0, [pc, #356]	@ (800ea18 <UART_SetConfig+0x294>)
 800e8b2:	f7f7 fc95 	bl	80061e0 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	69db      	ldr	r3, [r3, #28]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d009      	beq.n	800e8d2 <UART_SetConfig+0x14e>
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	69db      	ldr	r3, [r3, #28]
 800e8c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e8c6:	d004      	beq.n	800e8d2 <UART_SetConfig+0x14e>
 800e8c8:	f640 4167 	movw	r1, #3175	@ 0xc67
 800e8cc:	4852      	ldr	r0, [pc, #328]	@ (800ea18 <UART_SetConfig+0x294>)
 800e8ce:	f7f7 fc87 	bl	80061e0 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	689a      	ldr	r2, [r3, #8]
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	691b      	ldr	r3, [r3, #16]
 800e8da:	431a      	orrs	r2, r3
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	695b      	ldr	r3, [r3, #20]
 800e8e0:	431a      	orrs	r2, r3
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	69db      	ldr	r3, [r3, #28]
 800e8e6:	4313      	orrs	r3, r2
 800e8e8:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	681a      	ldr	r2, [r3, #0]
 800e8f0:	4b4b      	ldr	r3, [pc, #300]	@ (800ea20 <UART_SetConfig+0x29c>)
 800e8f2:	4013      	ands	r3, r2
 800e8f4:	68fa      	ldr	r2, [r7, #12]
 800e8f6:	6812      	ldr	r2, [r2, #0]
 800e8f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e8fa:	430b      	orrs	r3, r1
 800e8fc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	685b      	ldr	r3, [r3, #4]
 800e904:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	68da      	ldr	r2, [r3, #12]
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	430a      	orrs	r2, r1
 800e912:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	699b      	ldr	r3, [r3, #24]
 800e918:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	4a3f      	ldr	r2, [pc, #252]	@ (800ea1c <UART_SetConfig+0x298>)
 800e920:	4293      	cmp	r3, r2
 800e922:	d004      	beq.n	800e92e <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	6a1b      	ldr	r3, [r3, #32]
 800e928:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e92a:	4313      	orrs	r3, r2
 800e92c:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	689b      	ldr	r3, [r3, #8]
 800e934:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e93e:	430a      	orrs	r2, r1
 800e940:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	4a37      	ldr	r2, [pc, #220]	@ (800ea24 <UART_SetConfig+0x2a0>)
 800e948:	4293      	cmp	r3, r2
 800e94a:	d125      	bne.n	800e998 <UART_SetConfig+0x214>
 800e94c:	4b36      	ldr	r3, [pc, #216]	@ (800ea28 <UART_SetConfig+0x2a4>)
 800e94e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e952:	f003 0303 	and.w	r3, r3, #3
 800e956:	2b03      	cmp	r3, #3
 800e958:	d81a      	bhi.n	800e990 <UART_SetConfig+0x20c>
 800e95a:	a201      	add	r2, pc, #4	@ (adr r2, 800e960 <UART_SetConfig+0x1dc>)
 800e95c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e960:	0800e971 	.word	0x0800e971
 800e964:	0800e981 	.word	0x0800e981
 800e968:	0800e979 	.word	0x0800e979
 800e96c:	0800e989 	.word	0x0800e989
 800e970:	2301      	movs	r3, #1
 800e972:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e976:	e114      	b.n	800eba2 <UART_SetConfig+0x41e>
 800e978:	2302      	movs	r3, #2
 800e97a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e97e:	e110      	b.n	800eba2 <UART_SetConfig+0x41e>
 800e980:	2304      	movs	r3, #4
 800e982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e986:	e10c      	b.n	800eba2 <UART_SetConfig+0x41e>
 800e988:	2308      	movs	r3, #8
 800e98a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e98e:	e108      	b.n	800eba2 <UART_SetConfig+0x41e>
 800e990:	2310      	movs	r3, #16
 800e992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e996:	e104      	b.n	800eba2 <UART_SetConfig+0x41e>
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	4a23      	ldr	r2, [pc, #140]	@ (800ea2c <UART_SetConfig+0x2a8>)
 800e99e:	4293      	cmp	r3, r2
 800e9a0:	d146      	bne.n	800ea30 <UART_SetConfig+0x2ac>
 800e9a2:	4b21      	ldr	r3, [pc, #132]	@ (800ea28 <UART_SetConfig+0x2a4>)
 800e9a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e9a8:	f003 030c 	and.w	r3, r3, #12
 800e9ac:	2b0c      	cmp	r3, #12
 800e9ae:	d82d      	bhi.n	800ea0c <UART_SetConfig+0x288>
 800e9b0:	a201      	add	r2, pc, #4	@ (adr r2, 800e9b8 <UART_SetConfig+0x234>)
 800e9b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9b6:	bf00      	nop
 800e9b8:	0800e9ed 	.word	0x0800e9ed
 800e9bc:	0800ea0d 	.word	0x0800ea0d
 800e9c0:	0800ea0d 	.word	0x0800ea0d
 800e9c4:	0800ea0d 	.word	0x0800ea0d
 800e9c8:	0800e9fd 	.word	0x0800e9fd
 800e9cc:	0800ea0d 	.word	0x0800ea0d
 800e9d0:	0800ea0d 	.word	0x0800ea0d
 800e9d4:	0800ea0d 	.word	0x0800ea0d
 800e9d8:	0800e9f5 	.word	0x0800e9f5
 800e9dc:	0800ea0d 	.word	0x0800ea0d
 800e9e0:	0800ea0d 	.word	0x0800ea0d
 800e9e4:	0800ea0d 	.word	0x0800ea0d
 800e9e8:	0800ea05 	.word	0x0800ea05
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e9f2:	e0d6      	b.n	800eba2 <UART_SetConfig+0x41e>
 800e9f4:	2302      	movs	r3, #2
 800e9f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e9fa:	e0d2      	b.n	800eba2 <UART_SetConfig+0x41e>
 800e9fc:	2304      	movs	r3, #4
 800e9fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ea02:	e0ce      	b.n	800eba2 <UART_SetConfig+0x41e>
 800ea04:	2308      	movs	r3, #8
 800ea06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ea0a:	e0ca      	b.n	800eba2 <UART_SetConfig+0x41e>
 800ea0c:	2310      	movs	r3, #16
 800ea0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ea12:	e0c6      	b.n	800eba2 <UART_SetConfig+0x41e>
 800ea14:	00989680 	.word	0x00989680
 800ea18:	08011058 	.word	0x08011058
 800ea1c:	40008000 	.word	0x40008000
 800ea20:	efff69f3 	.word	0xefff69f3
 800ea24:	40013800 	.word	0x40013800
 800ea28:	40021000 	.word	0x40021000
 800ea2c:	40004400 	.word	0x40004400
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	4aae      	ldr	r2, [pc, #696]	@ (800ecf0 <UART_SetConfig+0x56c>)
 800ea36:	4293      	cmp	r3, r2
 800ea38:	d125      	bne.n	800ea86 <UART_SetConfig+0x302>
 800ea3a:	4bae      	ldr	r3, [pc, #696]	@ (800ecf4 <UART_SetConfig+0x570>)
 800ea3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ea40:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ea44:	2b30      	cmp	r3, #48	@ 0x30
 800ea46:	d016      	beq.n	800ea76 <UART_SetConfig+0x2f2>
 800ea48:	2b30      	cmp	r3, #48	@ 0x30
 800ea4a:	d818      	bhi.n	800ea7e <UART_SetConfig+0x2fa>
 800ea4c:	2b20      	cmp	r3, #32
 800ea4e:	d00a      	beq.n	800ea66 <UART_SetConfig+0x2e2>
 800ea50:	2b20      	cmp	r3, #32
 800ea52:	d814      	bhi.n	800ea7e <UART_SetConfig+0x2fa>
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d002      	beq.n	800ea5e <UART_SetConfig+0x2da>
 800ea58:	2b10      	cmp	r3, #16
 800ea5a:	d008      	beq.n	800ea6e <UART_SetConfig+0x2ea>
 800ea5c:	e00f      	b.n	800ea7e <UART_SetConfig+0x2fa>
 800ea5e:	2300      	movs	r3, #0
 800ea60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ea64:	e09d      	b.n	800eba2 <UART_SetConfig+0x41e>
 800ea66:	2302      	movs	r3, #2
 800ea68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ea6c:	e099      	b.n	800eba2 <UART_SetConfig+0x41e>
 800ea6e:	2304      	movs	r3, #4
 800ea70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ea74:	e095      	b.n	800eba2 <UART_SetConfig+0x41e>
 800ea76:	2308      	movs	r3, #8
 800ea78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ea7c:	e091      	b.n	800eba2 <UART_SetConfig+0x41e>
 800ea7e:	2310      	movs	r3, #16
 800ea80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ea84:	e08d      	b.n	800eba2 <UART_SetConfig+0x41e>
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	4a9b      	ldr	r2, [pc, #620]	@ (800ecf8 <UART_SetConfig+0x574>)
 800ea8c:	4293      	cmp	r3, r2
 800ea8e:	d125      	bne.n	800eadc <UART_SetConfig+0x358>
 800ea90:	4b98      	ldr	r3, [pc, #608]	@ (800ecf4 <UART_SetConfig+0x570>)
 800ea92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ea96:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ea9a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ea9c:	d016      	beq.n	800eacc <UART_SetConfig+0x348>
 800ea9e:	2bc0      	cmp	r3, #192	@ 0xc0
 800eaa0:	d818      	bhi.n	800ead4 <UART_SetConfig+0x350>
 800eaa2:	2b80      	cmp	r3, #128	@ 0x80
 800eaa4:	d00a      	beq.n	800eabc <UART_SetConfig+0x338>
 800eaa6:	2b80      	cmp	r3, #128	@ 0x80
 800eaa8:	d814      	bhi.n	800ead4 <UART_SetConfig+0x350>
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d002      	beq.n	800eab4 <UART_SetConfig+0x330>
 800eaae:	2b40      	cmp	r3, #64	@ 0x40
 800eab0:	d008      	beq.n	800eac4 <UART_SetConfig+0x340>
 800eab2:	e00f      	b.n	800ead4 <UART_SetConfig+0x350>
 800eab4:	2300      	movs	r3, #0
 800eab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eaba:	e072      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eabc:	2302      	movs	r3, #2
 800eabe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eac2:	e06e      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eac4:	2304      	movs	r3, #4
 800eac6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eaca:	e06a      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eacc:	2308      	movs	r3, #8
 800eace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ead2:	e066      	b.n	800eba2 <UART_SetConfig+0x41e>
 800ead4:	2310      	movs	r3, #16
 800ead6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eada:	e062      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	4a86      	ldr	r2, [pc, #536]	@ (800ecfc <UART_SetConfig+0x578>)
 800eae2:	4293      	cmp	r3, r2
 800eae4:	d12a      	bne.n	800eb3c <UART_SetConfig+0x3b8>
 800eae6:	4b83      	ldr	r3, [pc, #524]	@ (800ecf4 <UART_SetConfig+0x570>)
 800eae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eaec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800eaf0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800eaf4:	d01a      	beq.n	800eb2c <UART_SetConfig+0x3a8>
 800eaf6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800eafa:	d81b      	bhi.n	800eb34 <UART_SetConfig+0x3b0>
 800eafc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eb00:	d00c      	beq.n	800eb1c <UART_SetConfig+0x398>
 800eb02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eb06:	d815      	bhi.n	800eb34 <UART_SetConfig+0x3b0>
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d003      	beq.n	800eb14 <UART_SetConfig+0x390>
 800eb0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eb10:	d008      	beq.n	800eb24 <UART_SetConfig+0x3a0>
 800eb12:	e00f      	b.n	800eb34 <UART_SetConfig+0x3b0>
 800eb14:	2300      	movs	r3, #0
 800eb16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eb1a:	e042      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eb1c:	2302      	movs	r3, #2
 800eb1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eb22:	e03e      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eb24:	2304      	movs	r3, #4
 800eb26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eb2a:	e03a      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eb2c:	2308      	movs	r3, #8
 800eb2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eb32:	e036      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eb34:	2310      	movs	r3, #16
 800eb36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eb3a:	e032      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	4a6f      	ldr	r2, [pc, #444]	@ (800ed00 <UART_SetConfig+0x57c>)
 800eb42:	4293      	cmp	r3, r2
 800eb44:	d12a      	bne.n	800eb9c <UART_SetConfig+0x418>
 800eb46:	4b6b      	ldr	r3, [pc, #428]	@ (800ecf4 <UART_SetConfig+0x570>)
 800eb48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eb4c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800eb50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800eb54:	d01a      	beq.n	800eb8c <UART_SetConfig+0x408>
 800eb56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800eb5a:	d81b      	bhi.n	800eb94 <UART_SetConfig+0x410>
 800eb5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800eb60:	d00c      	beq.n	800eb7c <UART_SetConfig+0x3f8>
 800eb62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800eb66:	d815      	bhi.n	800eb94 <UART_SetConfig+0x410>
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d003      	beq.n	800eb74 <UART_SetConfig+0x3f0>
 800eb6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eb70:	d008      	beq.n	800eb84 <UART_SetConfig+0x400>
 800eb72:	e00f      	b.n	800eb94 <UART_SetConfig+0x410>
 800eb74:	2300      	movs	r3, #0
 800eb76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eb7a:	e012      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eb7c:	2302      	movs	r3, #2
 800eb7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eb82:	e00e      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eb84:	2304      	movs	r3, #4
 800eb86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eb8a:	e00a      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eb8c:	2308      	movs	r3, #8
 800eb8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eb92:	e006      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eb94:	2310      	movs	r3, #16
 800eb96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800eb9a:	e002      	b.n	800eba2 <UART_SetConfig+0x41e>
 800eb9c:	2310      	movs	r3, #16
 800eb9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	4a56      	ldr	r2, [pc, #344]	@ (800ed00 <UART_SetConfig+0x57c>)
 800eba8:	4293      	cmp	r3, r2
 800ebaa:	d17a      	bne.n	800eca2 <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ebac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ebb0:	2b08      	cmp	r3, #8
 800ebb2:	d824      	bhi.n	800ebfe <UART_SetConfig+0x47a>
 800ebb4:	a201      	add	r2, pc, #4	@ (adr r2, 800ebbc <UART_SetConfig+0x438>)
 800ebb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebba:	bf00      	nop
 800ebbc:	0800ebe1 	.word	0x0800ebe1
 800ebc0:	0800ebff 	.word	0x0800ebff
 800ebc4:	0800ebe9 	.word	0x0800ebe9
 800ebc8:	0800ebff 	.word	0x0800ebff
 800ebcc:	0800ebef 	.word	0x0800ebef
 800ebd0:	0800ebff 	.word	0x0800ebff
 800ebd4:	0800ebff 	.word	0x0800ebff
 800ebd8:	0800ebff 	.word	0x0800ebff
 800ebdc:	0800ebf7 	.word	0x0800ebf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ebe0:	f7fa fd5c 	bl	800969c <HAL_RCC_GetPCLK1Freq>
 800ebe4:	61f8      	str	r0, [r7, #28]
        break;
 800ebe6:	e010      	b.n	800ec0a <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ebe8:	4b46      	ldr	r3, [pc, #280]	@ (800ed04 <UART_SetConfig+0x580>)
 800ebea:	61fb      	str	r3, [r7, #28]
        break;
 800ebec:	e00d      	b.n	800ec0a <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ebee:	f7fa fcbd 	bl	800956c <HAL_RCC_GetSysClockFreq>
 800ebf2:	61f8      	str	r0, [r7, #28]
        break;
 800ebf4:	e009      	b.n	800ec0a <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ebf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ebfa:	61fb      	str	r3, [r7, #28]
        break;
 800ebfc:	e005      	b.n	800ec0a <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 800ebfe:	2300      	movs	r3, #0
 800ec00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ec02:	2301      	movs	r3, #1
 800ec04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800ec08:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ec0a:	69fb      	ldr	r3, [r7, #28]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	f000 8107 	beq.w	800ee20 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	685a      	ldr	r2, [r3, #4]
 800ec16:	4613      	mov	r3, r2
 800ec18:	005b      	lsls	r3, r3, #1
 800ec1a:	4413      	add	r3, r2
 800ec1c:	69fa      	ldr	r2, [r7, #28]
 800ec1e:	429a      	cmp	r2, r3
 800ec20:	d305      	bcc.n	800ec2e <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	685b      	ldr	r3, [r3, #4]
 800ec26:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ec28:	69fa      	ldr	r2, [r7, #28]
 800ec2a:	429a      	cmp	r2, r3
 800ec2c:	d903      	bls.n	800ec36 <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 800ec2e:	2301      	movs	r3, #1
 800ec30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800ec34:	e0f4      	b.n	800ee20 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800ec36:	69fb      	ldr	r3, [r7, #28]
 800ec38:	2200      	movs	r2, #0
 800ec3a:	461c      	mov	r4, r3
 800ec3c:	4615      	mov	r5, r2
 800ec3e:	f04f 0200 	mov.w	r2, #0
 800ec42:	f04f 0300 	mov.w	r3, #0
 800ec46:	022b      	lsls	r3, r5, #8
 800ec48:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800ec4c:	0222      	lsls	r2, r4, #8
 800ec4e:	68f9      	ldr	r1, [r7, #12]
 800ec50:	6849      	ldr	r1, [r1, #4]
 800ec52:	0849      	lsrs	r1, r1, #1
 800ec54:	2000      	movs	r0, #0
 800ec56:	4688      	mov	r8, r1
 800ec58:	4681      	mov	r9, r0
 800ec5a:	eb12 0a08 	adds.w	sl, r2, r8
 800ec5e:	eb43 0b09 	adc.w	fp, r3, r9
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	685b      	ldr	r3, [r3, #4]
 800ec66:	2200      	movs	r2, #0
 800ec68:	603b      	str	r3, [r7, #0]
 800ec6a:	607a      	str	r2, [r7, #4]
 800ec6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec70:	4650      	mov	r0, sl
 800ec72:	4659      	mov	r1, fp
 800ec74:	f7f1 fb4c 	bl	8000310 <__aeabi_uldivmod>
 800ec78:	4602      	mov	r2, r0
 800ec7a:	460b      	mov	r3, r1
 800ec7c:	4613      	mov	r3, r2
 800ec7e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ec80:	69bb      	ldr	r3, [r7, #24]
 800ec82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ec86:	d308      	bcc.n	800ec9a <UART_SetConfig+0x516>
 800ec88:	69bb      	ldr	r3, [r7, #24]
 800ec8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ec8e:	d204      	bcs.n	800ec9a <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	69ba      	ldr	r2, [r7, #24]
 800ec96:	60da      	str	r2, [r3, #12]
 800ec98:	e0c2      	b.n	800ee20 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 800ec9a:	2301      	movs	r3, #1
 800ec9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800eca0:	e0be      	b.n	800ee20 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	69db      	ldr	r3, [r3, #28]
 800eca6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ecaa:	d16a      	bne.n	800ed82 <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 800ecac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ecb0:	2b08      	cmp	r3, #8
 800ecb2:	d834      	bhi.n	800ed1e <UART_SetConfig+0x59a>
 800ecb4:	a201      	add	r2, pc, #4	@ (adr r2, 800ecbc <UART_SetConfig+0x538>)
 800ecb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecba:	bf00      	nop
 800ecbc:	0800ece1 	.word	0x0800ece1
 800ecc0:	0800ece9 	.word	0x0800ece9
 800ecc4:	0800ed09 	.word	0x0800ed09
 800ecc8:	0800ed1f 	.word	0x0800ed1f
 800eccc:	0800ed0f 	.word	0x0800ed0f
 800ecd0:	0800ed1f 	.word	0x0800ed1f
 800ecd4:	0800ed1f 	.word	0x0800ed1f
 800ecd8:	0800ed1f 	.word	0x0800ed1f
 800ecdc:	0800ed17 	.word	0x0800ed17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ece0:	f7fa fcdc 	bl	800969c <HAL_RCC_GetPCLK1Freq>
 800ece4:	61f8      	str	r0, [r7, #28]
        break;
 800ece6:	e020      	b.n	800ed2a <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ece8:	f7fa fcee 	bl	80096c8 <HAL_RCC_GetPCLK2Freq>
 800ecec:	61f8      	str	r0, [r7, #28]
        break;
 800ecee:	e01c      	b.n	800ed2a <UART_SetConfig+0x5a6>
 800ecf0:	40004800 	.word	0x40004800
 800ecf4:	40021000 	.word	0x40021000
 800ecf8:	40004c00 	.word	0x40004c00
 800ecfc:	40005000 	.word	0x40005000
 800ed00:	40008000 	.word	0x40008000
 800ed04:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ed08:	4b4c      	ldr	r3, [pc, #304]	@ (800ee3c <UART_SetConfig+0x6b8>)
 800ed0a:	61fb      	str	r3, [r7, #28]
        break;
 800ed0c:	e00d      	b.n	800ed2a <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ed0e:	f7fa fc2d 	bl	800956c <HAL_RCC_GetSysClockFreq>
 800ed12:	61f8      	str	r0, [r7, #28]
        break;
 800ed14:	e009      	b.n	800ed2a <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ed16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ed1a:	61fb      	str	r3, [r7, #28]
        break;
 800ed1c:	e005      	b.n	800ed2a <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 800ed1e:	2300      	movs	r3, #0
 800ed20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ed22:	2301      	movs	r3, #1
 800ed24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800ed28:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ed2a:	69fb      	ldr	r3, [r7, #28]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d077      	beq.n	800ee20 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ed30:	69fb      	ldr	r3, [r7, #28]
 800ed32:	005a      	lsls	r2, r3, #1
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	685b      	ldr	r3, [r3, #4]
 800ed38:	085b      	lsrs	r3, r3, #1
 800ed3a:	441a      	add	r2, r3
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	685b      	ldr	r3, [r3, #4]
 800ed40:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed44:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ed46:	69bb      	ldr	r3, [r7, #24]
 800ed48:	2b0f      	cmp	r3, #15
 800ed4a:	d916      	bls.n	800ed7a <UART_SetConfig+0x5f6>
 800ed4c:	69bb      	ldr	r3, [r7, #24]
 800ed4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed52:	d212      	bcs.n	800ed7a <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ed54:	69bb      	ldr	r3, [r7, #24]
 800ed56:	b29b      	uxth	r3, r3
 800ed58:	f023 030f 	bic.w	r3, r3, #15
 800ed5c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ed5e:	69bb      	ldr	r3, [r7, #24]
 800ed60:	085b      	lsrs	r3, r3, #1
 800ed62:	b29b      	uxth	r3, r3
 800ed64:	f003 0307 	and.w	r3, r3, #7
 800ed68:	b29a      	uxth	r2, r3
 800ed6a:	8afb      	ldrh	r3, [r7, #22]
 800ed6c:	4313      	orrs	r3, r2
 800ed6e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	8afa      	ldrh	r2, [r7, #22]
 800ed76:	60da      	str	r2, [r3, #12]
 800ed78:	e052      	b.n	800ee20 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800ed7a:	2301      	movs	r3, #1
 800ed7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800ed80:	e04e      	b.n	800ee20 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ed82:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ed86:	2b08      	cmp	r3, #8
 800ed88:	d827      	bhi.n	800edda <UART_SetConfig+0x656>
 800ed8a:	a201      	add	r2, pc, #4	@ (adr r2, 800ed90 <UART_SetConfig+0x60c>)
 800ed8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed90:	0800edb5 	.word	0x0800edb5
 800ed94:	0800edbd 	.word	0x0800edbd
 800ed98:	0800edc5 	.word	0x0800edc5
 800ed9c:	0800eddb 	.word	0x0800eddb
 800eda0:	0800edcb 	.word	0x0800edcb
 800eda4:	0800eddb 	.word	0x0800eddb
 800eda8:	0800eddb 	.word	0x0800eddb
 800edac:	0800eddb 	.word	0x0800eddb
 800edb0:	0800edd3 	.word	0x0800edd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800edb4:	f7fa fc72 	bl	800969c <HAL_RCC_GetPCLK1Freq>
 800edb8:	61f8      	str	r0, [r7, #28]
        break;
 800edba:	e014      	b.n	800ede6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800edbc:	f7fa fc84 	bl	80096c8 <HAL_RCC_GetPCLK2Freq>
 800edc0:	61f8      	str	r0, [r7, #28]
        break;
 800edc2:	e010      	b.n	800ede6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800edc4:	4b1d      	ldr	r3, [pc, #116]	@ (800ee3c <UART_SetConfig+0x6b8>)
 800edc6:	61fb      	str	r3, [r7, #28]
        break;
 800edc8:	e00d      	b.n	800ede6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800edca:	f7fa fbcf 	bl	800956c <HAL_RCC_GetSysClockFreq>
 800edce:	61f8      	str	r0, [r7, #28]
        break;
 800edd0:	e009      	b.n	800ede6 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800edd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800edd6:	61fb      	str	r3, [r7, #28]
        break;
 800edd8:	e005      	b.n	800ede6 <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 800edda:	2300      	movs	r3, #0
 800eddc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800edde:	2301      	movs	r3, #1
 800ede0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800ede4:	bf00      	nop
    }

    if (pclk != 0U)
 800ede6:	69fb      	ldr	r3, [r7, #28]
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d019      	beq.n	800ee20 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	685b      	ldr	r3, [r3, #4]
 800edf0:	085a      	lsrs	r2, r3, #1
 800edf2:	69fb      	ldr	r3, [r7, #28]
 800edf4:	441a      	add	r2, r3
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	685b      	ldr	r3, [r3, #4]
 800edfa:	fbb2 f3f3 	udiv	r3, r2, r3
 800edfe:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ee00:	69bb      	ldr	r3, [r7, #24]
 800ee02:	2b0f      	cmp	r3, #15
 800ee04:	d909      	bls.n	800ee1a <UART_SetConfig+0x696>
 800ee06:	69bb      	ldr	r3, [r7, #24]
 800ee08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee0c:	d205      	bcs.n	800ee1a <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ee0e:	69bb      	ldr	r3, [r7, #24]
 800ee10:	b29a      	uxth	r2, r3
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	60da      	str	r2, [r3, #12]
 800ee18:	e002      	b.n	800ee20 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800ee1a:	2301      	movs	r3, #1
 800ee1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	2200      	movs	r2, #0
 800ee24:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	2200      	movs	r2, #0
 800ee2a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800ee2c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800ee30:	4618      	mov	r0, r3
 800ee32:	3728      	adds	r7, #40	@ 0x28
 800ee34:	46bd      	mov	sp, r7
 800ee36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ee3a:	bf00      	nop
 800ee3c:	00f42400 	.word	0x00f42400

0800ee40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b082      	sub	sp, #8
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee4c:	2bff      	cmp	r3, #255	@ 0xff
 800ee4e:	d904      	bls.n	800ee5a <UART_AdvFeatureConfig+0x1a>
 800ee50:	f640 514d 	movw	r1, #3405	@ 0xd4d
 800ee54:	4891      	ldr	r0, [pc, #580]	@ (800f09c <UART_AdvFeatureConfig+0x25c>)
 800ee56:	f7f7 f9c3 	bl	80061e0 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee5e:	f003 0308 	and.w	r3, r3, #8
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d018      	beq.n	800ee98 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d009      	beq.n	800ee82 <UART_AdvFeatureConfig+0x42>
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee76:	d004      	beq.n	800ee82 <UART_AdvFeatureConfig+0x42>
 800ee78:	f640 5152 	movw	r1, #3410	@ 0xd52
 800ee7c:	4887      	ldr	r0, [pc, #540]	@ (800f09c <UART_AdvFeatureConfig+0x25c>)
 800ee7e:	f7f7 f9af 	bl	80061e0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	685b      	ldr	r3, [r3, #4]
 800ee88:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	430a      	orrs	r2, r1
 800ee96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee9c:	f003 0301 	and.w	r3, r3, #1
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d018      	beq.n	800eed6 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d009      	beq.n	800eec0 <UART_AdvFeatureConfig+0x80>
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eeb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eeb4:	d004      	beq.n	800eec0 <UART_AdvFeatureConfig+0x80>
 800eeb6:	f640 5159 	movw	r1, #3417	@ 0xd59
 800eeba:	4878      	ldr	r0, [pc, #480]	@ (800f09c <UART_AdvFeatureConfig+0x25c>)
 800eebc:	f7f7 f990 	bl	80061e0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	685b      	ldr	r3, [r3, #4]
 800eec6:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	430a      	orrs	r2, r1
 800eed4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eeda:	f003 0302 	and.w	r3, r3, #2
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d018      	beq.n	800ef14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d009      	beq.n	800eefe <UART_AdvFeatureConfig+0xbe>
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eef2:	d004      	beq.n	800eefe <UART_AdvFeatureConfig+0xbe>
 800eef4:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 800eef8:	4868      	ldr	r0, [pc, #416]	@ (800f09c <UART_AdvFeatureConfig+0x25c>)
 800eefa:	f7f7 f971 	bl	80061e0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	685b      	ldr	r3, [r3, #4]
 800ef04:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	430a      	orrs	r2, r1
 800ef12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef18:	f003 0304 	and.w	r3, r3, #4
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d018      	beq.n	800ef52 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d009      	beq.n	800ef3c <UART_AdvFeatureConfig+0xfc>
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef2c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ef30:	d004      	beq.n	800ef3c <UART_AdvFeatureConfig+0xfc>
 800ef32:	f640 5167 	movw	r1, #3431	@ 0xd67
 800ef36:	4859      	ldr	r0, [pc, #356]	@ (800f09c <UART_AdvFeatureConfig+0x25c>)
 800ef38:	f7f7 f952 	bl	80061e0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	685b      	ldr	r3, [r3, #4]
 800ef42:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	430a      	orrs	r2, r1
 800ef50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef56:	f003 0310 	and.w	r3, r3, #16
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d018      	beq.n	800ef90 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d009      	beq.n	800ef7a <UART_AdvFeatureConfig+0x13a>
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ef6e:	d004      	beq.n	800ef7a <UART_AdvFeatureConfig+0x13a>
 800ef70:	f640 516e 	movw	r1, #3438	@ 0xd6e
 800ef74:	4849      	ldr	r0, [pc, #292]	@ (800f09c <UART_AdvFeatureConfig+0x25c>)
 800ef76:	f7f7 f933 	bl	80061e0 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	689b      	ldr	r3, [r3, #8]
 800ef80:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	430a      	orrs	r2, r1
 800ef8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef94:	f003 0320 	and.w	r3, r3, #32
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d018      	beq.n	800efce <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d009      	beq.n	800efb8 <UART_AdvFeatureConfig+0x178>
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800efa8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800efac:	d004      	beq.n	800efb8 <UART_AdvFeatureConfig+0x178>
 800efae:	f640 5175 	movw	r1, #3445	@ 0xd75
 800efb2:	483a      	ldr	r0, [pc, #232]	@ (800f09c <UART_AdvFeatureConfig+0x25c>)
 800efb4:	f7f7 f914 	bl	80061e0 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	689b      	ldr	r3, [r3, #8]
 800efbe:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	430a      	orrs	r2, r1
 800efcc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800efd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d06c      	beq.n	800f0b4 <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	4a30      	ldr	r2, [pc, #192]	@ (800f0a0 <UART_AdvFeatureConfig+0x260>)
 800efe0:	4293      	cmp	r3, r2
 800efe2:	d018      	beq.n	800f016 <UART_AdvFeatureConfig+0x1d6>
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	4a2e      	ldr	r2, [pc, #184]	@ (800f0a4 <UART_AdvFeatureConfig+0x264>)
 800efea:	4293      	cmp	r3, r2
 800efec:	d013      	beq.n	800f016 <UART_AdvFeatureConfig+0x1d6>
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	4a2d      	ldr	r2, [pc, #180]	@ (800f0a8 <UART_AdvFeatureConfig+0x268>)
 800eff4:	4293      	cmp	r3, r2
 800eff6:	d00e      	beq.n	800f016 <UART_AdvFeatureConfig+0x1d6>
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	4a2b      	ldr	r2, [pc, #172]	@ (800f0ac <UART_AdvFeatureConfig+0x26c>)
 800effe:	4293      	cmp	r3, r2
 800f000:	d009      	beq.n	800f016 <UART_AdvFeatureConfig+0x1d6>
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	4a2a      	ldr	r2, [pc, #168]	@ (800f0b0 <UART_AdvFeatureConfig+0x270>)
 800f008:	4293      	cmp	r3, r2
 800f00a:	d004      	beq.n	800f016 <UART_AdvFeatureConfig+0x1d6>
 800f00c:	f640 517c 	movw	r1, #3452	@ 0xd7c
 800f010:	4822      	ldr	r0, [pc, #136]	@ (800f09c <UART_AdvFeatureConfig+0x25c>)
 800f012:	f7f7 f8e5 	bl	80061e0 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d009      	beq.n	800f032 <UART_AdvFeatureConfig+0x1f2>
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f022:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f026:	d004      	beq.n	800f032 <UART_AdvFeatureConfig+0x1f2>
 800f028:	f640 517d 	movw	r1, #3453	@ 0xd7d
 800f02c:	481b      	ldr	r0, [pc, #108]	@ (800f09c <UART_AdvFeatureConfig+0x25c>)
 800f02e:	f7f7 f8d7 	bl	80061e0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	685b      	ldr	r3, [r3, #4]
 800f038:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	430a      	orrs	r2, r1
 800f046:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f04c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f050:	d130      	bne.n	800f0b4 <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f056:	2b00      	cmp	r3, #0
 800f058:	d013      	beq.n	800f082 <UART_AdvFeatureConfig+0x242>
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f05e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f062:	d00e      	beq.n	800f082 <UART_AdvFeatureConfig+0x242>
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f068:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f06c:	d009      	beq.n	800f082 <UART_AdvFeatureConfig+0x242>
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f072:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f076:	d004      	beq.n	800f082 <UART_AdvFeatureConfig+0x242>
 800f078:	f640 5182 	movw	r1, #3458	@ 0xd82
 800f07c:	4807      	ldr	r0, [pc, #28]	@ (800f09c <UART_AdvFeatureConfig+0x25c>)
 800f07e:	f7f7 f8af 	bl	80061e0 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	685b      	ldr	r3, [r3, #4]
 800f088:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	430a      	orrs	r2, r1
 800f096:	605a      	str	r2, [r3, #4]
 800f098:	e00c      	b.n	800f0b4 <UART_AdvFeatureConfig+0x274>
 800f09a:	bf00      	nop
 800f09c:	08011058 	.word	0x08011058
 800f0a0:	40013800 	.word	0x40013800
 800f0a4:	40004400 	.word	0x40004400
 800f0a8:	40004800 	.word	0x40004800
 800f0ac:	40004c00 	.word	0x40004c00
 800f0b0:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d018      	beq.n	800f0f2 <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d009      	beq.n	800f0dc <UART_AdvFeatureConfig+0x29c>
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f0cc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800f0d0:	d004      	beq.n	800f0dc <UART_AdvFeatureConfig+0x29c>
 800f0d2:	f640 518a 	movw	r1, #3466	@ 0xd8a
 800f0d6:	4809      	ldr	r0, [pc, #36]	@ (800f0fc <UART_AdvFeatureConfig+0x2bc>)
 800f0d8:	f7f7 f882 	bl	80061e0 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	685b      	ldr	r3, [r3, #4]
 800f0e2:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	430a      	orrs	r2, r1
 800f0f0:	605a      	str	r2, [r3, #4]
  }
}
 800f0f2:	bf00      	nop
 800f0f4:	3708      	adds	r7, #8
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	bd80      	pop	{r7, pc}
 800f0fa:	bf00      	nop
 800f0fc:	08011058 	.word	0x08011058

0800f100 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b098      	sub	sp, #96	@ 0x60
 800f104:	af02      	add	r7, sp, #8
 800f106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	2200      	movs	r2, #0
 800f10c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f110:	f7f7 fe90 	bl	8006e34 <HAL_GetTick>
 800f114:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	f003 0308 	and.w	r3, r3, #8
 800f120:	2b08      	cmp	r3, #8
 800f122:	d12e      	bne.n	800f182 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f124:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f128:	9300      	str	r3, [sp, #0]
 800f12a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f12c:	2200      	movs	r2, #0
 800f12e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f132:	6878      	ldr	r0, [r7, #4]
 800f134:	f000 f88c 	bl	800f250 <UART_WaitOnFlagUntilTimeout>
 800f138:	4603      	mov	r3, r0
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d021      	beq.n	800f182 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f146:	e853 3f00 	ldrex	r3, [r3]
 800f14a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f14c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f14e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f152:	653b      	str	r3, [r7, #80]	@ 0x50
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	461a      	mov	r2, r3
 800f15a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f15c:	647b      	str	r3, [r7, #68]	@ 0x44
 800f15e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f160:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f162:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f164:	e841 2300 	strex	r3, r2, [r1]
 800f168:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f16a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d1e6      	bne.n	800f13e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	2220      	movs	r2, #32
 800f174:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2200      	movs	r2, #0
 800f17a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f17e:	2303      	movs	r3, #3
 800f180:	e062      	b.n	800f248 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	f003 0304 	and.w	r3, r3, #4
 800f18c:	2b04      	cmp	r3, #4
 800f18e:	d149      	bne.n	800f224 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f190:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f194:	9300      	str	r3, [sp, #0]
 800f196:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f198:	2200      	movs	r2, #0
 800f19a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f19e:	6878      	ldr	r0, [r7, #4]
 800f1a0:	f000 f856 	bl	800f250 <UART_WaitOnFlagUntilTimeout>
 800f1a4:	4603      	mov	r3, r0
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d03c      	beq.n	800f224 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1b2:	e853 3f00 	ldrex	r3, [r3]
 800f1b6:	623b      	str	r3, [r7, #32]
   return(result);
 800f1b8:	6a3b      	ldr	r3, [r7, #32]
 800f1ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f1be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	461a      	mov	r2, r3
 800f1c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f1c8:	633b      	str	r3, [r7, #48]	@ 0x30
 800f1ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f1ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f1d0:	e841 2300 	strex	r3, r2, [r1]
 800f1d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f1d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d1e6      	bne.n	800f1aa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	3308      	adds	r3, #8
 800f1e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1e4:	693b      	ldr	r3, [r7, #16]
 800f1e6:	e853 3f00 	ldrex	r3, [r3]
 800f1ea:	60fb      	str	r3, [r7, #12]
   return(result);
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	f023 0301 	bic.w	r3, r3, #1
 800f1f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	3308      	adds	r3, #8
 800f1fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f1fc:	61fa      	str	r2, [r7, #28]
 800f1fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f200:	69b9      	ldr	r1, [r7, #24]
 800f202:	69fa      	ldr	r2, [r7, #28]
 800f204:	e841 2300 	strex	r3, r2, [r1]
 800f208:	617b      	str	r3, [r7, #20]
   return(result);
 800f20a:	697b      	ldr	r3, [r7, #20]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d1e5      	bne.n	800f1dc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	2220      	movs	r2, #32
 800f214:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	2200      	movs	r2, #0
 800f21c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f220:	2303      	movs	r3, #3
 800f222:	e011      	b.n	800f248 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	2220      	movs	r2, #32
 800f228:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	2220      	movs	r2, #32
 800f22e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	2200      	movs	r2, #0
 800f236:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	2200      	movs	r2, #0
 800f23c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	2200      	movs	r2, #0
 800f242:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800f246:	2300      	movs	r3, #0
}
 800f248:	4618      	mov	r0, r3
 800f24a:	3758      	adds	r7, #88	@ 0x58
 800f24c:	46bd      	mov	sp, r7
 800f24e:	bd80      	pop	{r7, pc}

0800f250 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f250:	b580      	push	{r7, lr}
 800f252:	b084      	sub	sp, #16
 800f254:	af00      	add	r7, sp, #0
 800f256:	60f8      	str	r0, [r7, #12]
 800f258:	60b9      	str	r1, [r7, #8]
 800f25a:	603b      	str	r3, [r7, #0]
 800f25c:	4613      	mov	r3, r2
 800f25e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f260:	e04f      	b.n	800f302 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f262:	69bb      	ldr	r3, [r7, #24]
 800f264:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f268:	d04b      	beq.n	800f302 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f26a:	f7f7 fde3 	bl	8006e34 <HAL_GetTick>
 800f26e:	4602      	mov	r2, r0
 800f270:	683b      	ldr	r3, [r7, #0]
 800f272:	1ad3      	subs	r3, r2, r3
 800f274:	69ba      	ldr	r2, [r7, #24]
 800f276:	429a      	cmp	r2, r3
 800f278:	d302      	bcc.n	800f280 <UART_WaitOnFlagUntilTimeout+0x30>
 800f27a:	69bb      	ldr	r3, [r7, #24]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d101      	bne.n	800f284 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f280:	2303      	movs	r3, #3
 800f282:	e04e      	b.n	800f322 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	f003 0304 	and.w	r3, r3, #4
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d037      	beq.n	800f302 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f292:	68bb      	ldr	r3, [r7, #8]
 800f294:	2b80      	cmp	r3, #128	@ 0x80
 800f296:	d034      	beq.n	800f302 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f298:	68bb      	ldr	r3, [r7, #8]
 800f29a:	2b40      	cmp	r3, #64	@ 0x40
 800f29c:	d031      	beq.n	800f302 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	69db      	ldr	r3, [r3, #28]
 800f2a4:	f003 0308 	and.w	r3, r3, #8
 800f2a8:	2b08      	cmp	r3, #8
 800f2aa:	d110      	bne.n	800f2ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	2208      	movs	r2, #8
 800f2b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f2b4:	68f8      	ldr	r0, [r7, #12]
 800f2b6:	f000 f838 	bl	800f32a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	2208      	movs	r2, #8
 800f2be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	2200      	movs	r2, #0
 800f2c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800f2ca:	2301      	movs	r3, #1
 800f2cc:	e029      	b.n	800f322 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	69db      	ldr	r3, [r3, #28]
 800f2d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f2d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f2dc:	d111      	bne.n	800f302 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f2e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f2e8:	68f8      	ldr	r0, [r7, #12]
 800f2ea:	f000 f81e 	bl	800f32a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	2220      	movs	r2, #32
 800f2f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800f2fe:	2303      	movs	r3, #3
 800f300:	e00f      	b.n	800f322 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	69da      	ldr	r2, [r3, #28]
 800f308:	68bb      	ldr	r3, [r7, #8]
 800f30a:	4013      	ands	r3, r2
 800f30c:	68ba      	ldr	r2, [r7, #8]
 800f30e:	429a      	cmp	r2, r3
 800f310:	bf0c      	ite	eq
 800f312:	2301      	moveq	r3, #1
 800f314:	2300      	movne	r3, #0
 800f316:	b2db      	uxtb	r3, r3
 800f318:	461a      	mov	r2, r3
 800f31a:	79fb      	ldrb	r3, [r7, #7]
 800f31c:	429a      	cmp	r2, r3
 800f31e:	d0a0      	beq.n	800f262 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f320:	2300      	movs	r3, #0
}
 800f322:	4618      	mov	r0, r3
 800f324:	3710      	adds	r7, #16
 800f326:	46bd      	mov	sp, r7
 800f328:	bd80      	pop	{r7, pc}

0800f32a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f32a:	b480      	push	{r7}
 800f32c:	b095      	sub	sp, #84	@ 0x54
 800f32e:	af00      	add	r7, sp, #0
 800f330:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f33a:	e853 3f00 	ldrex	r3, [r3]
 800f33e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f342:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f346:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	461a      	mov	r2, r3
 800f34e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f350:	643b      	str	r3, [r7, #64]	@ 0x40
 800f352:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f354:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f356:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f358:	e841 2300 	strex	r3, r2, [r1]
 800f35c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f35e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f360:	2b00      	cmp	r3, #0
 800f362:	d1e6      	bne.n	800f332 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	3308      	adds	r3, #8
 800f36a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f36c:	6a3b      	ldr	r3, [r7, #32]
 800f36e:	e853 3f00 	ldrex	r3, [r3]
 800f372:	61fb      	str	r3, [r7, #28]
   return(result);
 800f374:	69fb      	ldr	r3, [r7, #28]
 800f376:	f023 0301 	bic.w	r3, r3, #1
 800f37a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	3308      	adds	r3, #8
 800f382:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f384:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f386:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f388:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f38a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f38c:	e841 2300 	strex	r3, r2, [r1]
 800f390:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f394:	2b00      	cmp	r3, #0
 800f396:	d1e5      	bne.n	800f364 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f39c:	2b01      	cmp	r3, #1
 800f39e:	d118      	bne.n	800f3d2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	e853 3f00 	ldrex	r3, [r3]
 800f3ac:	60bb      	str	r3, [r7, #8]
   return(result);
 800f3ae:	68bb      	ldr	r3, [r7, #8]
 800f3b0:	f023 0310 	bic.w	r3, r3, #16
 800f3b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	461a      	mov	r2, r3
 800f3bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f3be:	61bb      	str	r3, [r7, #24]
 800f3c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3c2:	6979      	ldr	r1, [r7, #20]
 800f3c4:	69ba      	ldr	r2, [r7, #24]
 800f3c6:	e841 2300 	strex	r3, r2, [r1]
 800f3ca:	613b      	str	r3, [r7, #16]
   return(result);
 800f3cc:	693b      	ldr	r3, [r7, #16]
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d1e6      	bne.n	800f3a0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	2220      	movs	r2, #32
 800f3d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	2200      	movs	r2, #0
 800f3de:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	2200      	movs	r2, #0
 800f3e4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800f3e6:	bf00      	nop
 800f3e8:	3754      	adds	r7, #84	@ 0x54
 800f3ea:	46bd      	mov	sp, r7
 800f3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f0:	4770      	bx	lr
	...

0800f3f4 <calloc>:
 800f3f4:	4b02      	ldr	r3, [pc, #8]	@ (800f400 <calloc+0xc>)
 800f3f6:	460a      	mov	r2, r1
 800f3f8:	4601      	mov	r1, r0
 800f3fa:	6818      	ldr	r0, [r3, #0]
 800f3fc:	f000 b802 	b.w	800f404 <_calloc_r>
 800f400:	2000002c 	.word	0x2000002c

0800f404 <_calloc_r>:
 800f404:	b570      	push	{r4, r5, r6, lr}
 800f406:	fba1 5402 	umull	r5, r4, r1, r2
 800f40a:	b934      	cbnz	r4, 800f41a <_calloc_r+0x16>
 800f40c:	4629      	mov	r1, r5
 800f40e:	f000 f83f 	bl	800f490 <_malloc_r>
 800f412:	4606      	mov	r6, r0
 800f414:	b928      	cbnz	r0, 800f422 <_calloc_r+0x1e>
 800f416:	4630      	mov	r0, r6
 800f418:	bd70      	pop	{r4, r5, r6, pc}
 800f41a:	220c      	movs	r2, #12
 800f41c:	6002      	str	r2, [r0, #0]
 800f41e:	2600      	movs	r6, #0
 800f420:	e7f9      	b.n	800f416 <_calloc_r+0x12>
 800f422:	462a      	mov	r2, r5
 800f424:	4621      	mov	r1, r4
 800f426:	f000 fbb9 	bl	800fb9c <memset>
 800f42a:	e7f4      	b.n	800f416 <_calloc_r+0x12>

0800f42c <malloc>:
 800f42c:	4b02      	ldr	r3, [pc, #8]	@ (800f438 <malloc+0xc>)
 800f42e:	4601      	mov	r1, r0
 800f430:	6818      	ldr	r0, [r3, #0]
 800f432:	f000 b82d 	b.w	800f490 <_malloc_r>
 800f436:	bf00      	nop
 800f438:	2000002c 	.word	0x2000002c

0800f43c <free>:
 800f43c:	4b02      	ldr	r3, [pc, #8]	@ (800f448 <free+0xc>)
 800f43e:	4601      	mov	r1, r0
 800f440:	6818      	ldr	r0, [r3, #0]
 800f442:	f000 bc45 	b.w	800fcd0 <_free_r>
 800f446:	bf00      	nop
 800f448:	2000002c 	.word	0x2000002c

0800f44c <sbrk_aligned>:
 800f44c:	b570      	push	{r4, r5, r6, lr}
 800f44e:	4e0f      	ldr	r6, [pc, #60]	@ (800f48c <sbrk_aligned+0x40>)
 800f450:	460c      	mov	r4, r1
 800f452:	6831      	ldr	r1, [r6, #0]
 800f454:	4605      	mov	r5, r0
 800f456:	b911      	cbnz	r1, 800f45e <sbrk_aligned+0x12>
 800f458:	f000 fbdc 	bl	800fc14 <_sbrk_r>
 800f45c:	6030      	str	r0, [r6, #0]
 800f45e:	4621      	mov	r1, r4
 800f460:	4628      	mov	r0, r5
 800f462:	f000 fbd7 	bl	800fc14 <_sbrk_r>
 800f466:	1c43      	adds	r3, r0, #1
 800f468:	d103      	bne.n	800f472 <sbrk_aligned+0x26>
 800f46a:	f04f 34ff 	mov.w	r4, #4294967295
 800f46e:	4620      	mov	r0, r4
 800f470:	bd70      	pop	{r4, r5, r6, pc}
 800f472:	1cc4      	adds	r4, r0, #3
 800f474:	f024 0403 	bic.w	r4, r4, #3
 800f478:	42a0      	cmp	r0, r4
 800f47a:	d0f8      	beq.n	800f46e <sbrk_aligned+0x22>
 800f47c:	1a21      	subs	r1, r4, r0
 800f47e:	4628      	mov	r0, r5
 800f480:	f000 fbc8 	bl	800fc14 <_sbrk_r>
 800f484:	3001      	adds	r0, #1
 800f486:	d1f2      	bne.n	800f46e <sbrk_aligned+0x22>
 800f488:	e7ef      	b.n	800f46a <sbrk_aligned+0x1e>
 800f48a:	bf00      	nop
 800f48c:	20003298 	.word	0x20003298

0800f490 <_malloc_r>:
 800f490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f494:	1ccd      	adds	r5, r1, #3
 800f496:	f025 0503 	bic.w	r5, r5, #3
 800f49a:	3508      	adds	r5, #8
 800f49c:	2d0c      	cmp	r5, #12
 800f49e:	bf38      	it	cc
 800f4a0:	250c      	movcc	r5, #12
 800f4a2:	2d00      	cmp	r5, #0
 800f4a4:	4606      	mov	r6, r0
 800f4a6:	db01      	blt.n	800f4ac <_malloc_r+0x1c>
 800f4a8:	42a9      	cmp	r1, r5
 800f4aa:	d904      	bls.n	800f4b6 <_malloc_r+0x26>
 800f4ac:	230c      	movs	r3, #12
 800f4ae:	6033      	str	r3, [r6, #0]
 800f4b0:	2000      	movs	r0, #0
 800f4b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f4b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f58c <_malloc_r+0xfc>
 800f4ba:	f000 f869 	bl	800f590 <__malloc_lock>
 800f4be:	f8d8 3000 	ldr.w	r3, [r8]
 800f4c2:	461c      	mov	r4, r3
 800f4c4:	bb44      	cbnz	r4, 800f518 <_malloc_r+0x88>
 800f4c6:	4629      	mov	r1, r5
 800f4c8:	4630      	mov	r0, r6
 800f4ca:	f7ff ffbf 	bl	800f44c <sbrk_aligned>
 800f4ce:	1c43      	adds	r3, r0, #1
 800f4d0:	4604      	mov	r4, r0
 800f4d2:	d158      	bne.n	800f586 <_malloc_r+0xf6>
 800f4d4:	f8d8 4000 	ldr.w	r4, [r8]
 800f4d8:	4627      	mov	r7, r4
 800f4da:	2f00      	cmp	r7, #0
 800f4dc:	d143      	bne.n	800f566 <_malloc_r+0xd6>
 800f4de:	2c00      	cmp	r4, #0
 800f4e0:	d04b      	beq.n	800f57a <_malloc_r+0xea>
 800f4e2:	6823      	ldr	r3, [r4, #0]
 800f4e4:	4639      	mov	r1, r7
 800f4e6:	4630      	mov	r0, r6
 800f4e8:	eb04 0903 	add.w	r9, r4, r3
 800f4ec:	f000 fb92 	bl	800fc14 <_sbrk_r>
 800f4f0:	4581      	cmp	r9, r0
 800f4f2:	d142      	bne.n	800f57a <_malloc_r+0xea>
 800f4f4:	6821      	ldr	r1, [r4, #0]
 800f4f6:	1a6d      	subs	r5, r5, r1
 800f4f8:	4629      	mov	r1, r5
 800f4fa:	4630      	mov	r0, r6
 800f4fc:	f7ff ffa6 	bl	800f44c <sbrk_aligned>
 800f500:	3001      	adds	r0, #1
 800f502:	d03a      	beq.n	800f57a <_malloc_r+0xea>
 800f504:	6823      	ldr	r3, [r4, #0]
 800f506:	442b      	add	r3, r5
 800f508:	6023      	str	r3, [r4, #0]
 800f50a:	f8d8 3000 	ldr.w	r3, [r8]
 800f50e:	685a      	ldr	r2, [r3, #4]
 800f510:	bb62      	cbnz	r2, 800f56c <_malloc_r+0xdc>
 800f512:	f8c8 7000 	str.w	r7, [r8]
 800f516:	e00f      	b.n	800f538 <_malloc_r+0xa8>
 800f518:	6822      	ldr	r2, [r4, #0]
 800f51a:	1b52      	subs	r2, r2, r5
 800f51c:	d420      	bmi.n	800f560 <_malloc_r+0xd0>
 800f51e:	2a0b      	cmp	r2, #11
 800f520:	d917      	bls.n	800f552 <_malloc_r+0xc2>
 800f522:	1961      	adds	r1, r4, r5
 800f524:	42a3      	cmp	r3, r4
 800f526:	6025      	str	r5, [r4, #0]
 800f528:	bf18      	it	ne
 800f52a:	6059      	strne	r1, [r3, #4]
 800f52c:	6863      	ldr	r3, [r4, #4]
 800f52e:	bf08      	it	eq
 800f530:	f8c8 1000 	streq.w	r1, [r8]
 800f534:	5162      	str	r2, [r4, r5]
 800f536:	604b      	str	r3, [r1, #4]
 800f538:	4630      	mov	r0, r6
 800f53a:	f000 f82f 	bl	800f59c <__malloc_unlock>
 800f53e:	f104 000b 	add.w	r0, r4, #11
 800f542:	1d23      	adds	r3, r4, #4
 800f544:	f020 0007 	bic.w	r0, r0, #7
 800f548:	1ac2      	subs	r2, r0, r3
 800f54a:	bf1c      	itt	ne
 800f54c:	1a1b      	subne	r3, r3, r0
 800f54e:	50a3      	strne	r3, [r4, r2]
 800f550:	e7af      	b.n	800f4b2 <_malloc_r+0x22>
 800f552:	6862      	ldr	r2, [r4, #4]
 800f554:	42a3      	cmp	r3, r4
 800f556:	bf0c      	ite	eq
 800f558:	f8c8 2000 	streq.w	r2, [r8]
 800f55c:	605a      	strne	r2, [r3, #4]
 800f55e:	e7eb      	b.n	800f538 <_malloc_r+0xa8>
 800f560:	4623      	mov	r3, r4
 800f562:	6864      	ldr	r4, [r4, #4]
 800f564:	e7ae      	b.n	800f4c4 <_malloc_r+0x34>
 800f566:	463c      	mov	r4, r7
 800f568:	687f      	ldr	r7, [r7, #4]
 800f56a:	e7b6      	b.n	800f4da <_malloc_r+0x4a>
 800f56c:	461a      	mov	r2, r3
 800f56e:	685b      	ldr	r3, [r3, #4]
 800f570:	42a3      	cmp	r3, r4
 800f572:	d1fb      	bne.n	800f56c <_malloc_r+0xdc>
 800f574:	2300      	movs	r3, #0
 800f576:	6053      	str	r3, [r2, #4]
 800f578:	e7de      	b.n	800f538 <_malloc_r+0xa8>
 800f57a:	230c      	movs	r3, #12
 800f57c:	6033      	str	r3, [r6, #0]
 800f57e:	4630      	mov	r0, r6
 800f580:	f000 f80c 	bl	800f59c <__malloc_unlock>
 800f584:	e794      	b.n	800f4b0 <_malloc_r+0x20>
 800f586:	6005      	str	r5, [r0, #0]
 800f588:	e7d6      	b.n	800f538 <_malloc_r+0xa8>
 800f58a:	bf00      	nop
 800f58c:	2000329c 	.word	0x2000329c

0800f590 <__malloc_lock>:
 800f590:	4801      	ldr	r0, [pc, #4]	@ (800f598 <__malloc_lock+0x8>)
 800f592:	f000 bb8c 	b.w	800fcae <__retarget_lock_acquire_recursive>
 800f596:	bf00      	nop
 800f598:	200033e0 	.word	0x200033e0

0800f59c <__malloc_unlock>:
 800f59c:	4801      	ldr	r0, [pc, #4]	@ (800f5a4 <__malloc_unlock+0x8>)
 800f59e:	f000 bb87 	b.w	800fcb0 <__retarget_lock_release_recursive>
 800f5a2:	bf00      	nop
 800f5a4:	200033e0 	.word	0x200033e0

0800f5a8 <std>:
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	b510      	push	{r4, lr}
 800f5ac:	4604      	mov	r4, r0
 800f5ae:	e9c0 3300 	strd	r3, r3, [r0]
 800f5b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f5b6:	6083      	str	r3, [r0, #8]
 800f5b8:	8181      	strh	r1, [r0, #12]
 800f5ba:	6643      	str	r3, [r0, #100]	@ 0x64
 800f5bc:	81c2      	strh	r2, [r0, #14]
 800f5be:	6183      	str	r3, [r0, #24]
 800f5c0:	4619      	mov	r1, r3
 800f5c2:	2208      	movs	r2, #8
 800f5c4:	305c      	adds	r0, #92	@ 0x5c
 800f5c6:	f000 fae9 	bl	800fb9c <memset>
 800f5ca:	4b0d      	ldr	r3, [pc, #52]	@ (800f600 <std+0x58>)
 800f5cc:	6263      	str	r3, [r4, #36]	@ 0x24
 800f5ce:	4b0d      	ldr	r3, [pc, #52]	@ (800f604 <std+0x5c>)
 800f5d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f5d2:	4b0d      	ldr	r3, [pc, #52]	@ (800f608 <std+0x60>)
 800f5d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f5d6:	4b0d      	ldr	r3, [pc, #52]	@ (800f60c <std+0x64>)
 800f5d8:	6323      	str	r3, [r4, #48]	@ 0x30
 800f5da:	4b0d      	ldr	r3, [pc, #52]	@ (800f610 <std+0x68>)
 800f5dc:	6224      	str	r4, [r4, #32]
 800f5de:	429c      	cmp	r4, r3
 800f5e0:	d006      	beq.n	800f5f0 <std+0x48>
 800f5e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f5e6:	4294      	cmp	r4, r2
 800f5e8:	d002      	beq.n	800f5f0 <std+0x48>
 800f5ea:	33d0      	adds	r3, #208	@ 0xd0
 800f5ec:	429c      	cmp	r4, r3
 800f5ee:	d105      	bne.n	800f5fc <std+0x54>
 800f5f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f5f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5f8:	f000 bb58 	b.w	800fcac <__retarget_lock_init_recursive>
 800f5fc:	bd10      	pop	{r4, pc}
 800f5fe:	bf00      	nop
 800f600:	0800f975 	.word	0x0800f975
 800f604:	0800f997 	.word	0x0800f997
 800f608:	0800f9cf 	.word	0x0800f9cf
 800f60c:	0800f9f3 	.word	0x0800f9f3
 800f610:	200032a0 	.word	0x200032a0

0800f614 <stdio_exit_handler>:
 800f614:	4a02      	ldr	r2, [pc, #8]	@ (800f620 <stdio_exit_handler+0xc>)
 800f616:	4903      	ldr	r1, [pc, #12]	@ (800f624 <stdio_exit_handler+0x10>)
 800f618:	4803      	ldr	r0, [pc, #12]	@ (800f628 <stdio_exit_handler+0x14>)
 800f61a:	f000 b869 	b.w	800f6f0 <_fwalk_sglue>
 800f61e:	bf00      	nop
 800f620:	20000020 	.word	0x20000020
 800f624:	080106b9 	.word	0x080106b9
 800f628:	20000030 	.word	0x20000030

0800f62c <cleanup_stdio>:
 800f62c:	6841      	ldr	r1, [r0, #4]
 800f62e:	4b0c      	ldr	r3, [pc, #48]	@ (800f660 <cleanup_stdio+0x34>)
 800f630:	4299      	cmp	r1, r3
 800f632:	b510      	push	{r4, lr}
 800f634:	4604      	mov	r4, r0
 800f636:	d001      	beq.n	800f63c <cleanup_stdio+0x10>
 800f638:	f001 f83e 	bl	80106b8 <_fflush_r>
 800f63c:	68a1      	ldr	r1, [r4, #8]
 800f63e:	4b09      	ldr	r3, [pc, #36]	@ (800f664 <cleanup_stdio+0x38>)
 800f640:	4299      	cmp	r1, r3
 800f642:	d002      	beq.n	800f64a <cleanup_stdio+0x1e>
 800f644:	4620      	mov	r0, r4
 800f646:	f001 f837 	bl	80106b8 <_fflush_r>
 800f64a:	68e1      	ldr	r1, [r4, #12]
 800f64c:	4b06      	ldr	r3, [pc, #24]	@ (800f668 <cleanup_stdio+0x3c>)
 800f64e:	4299      	cmp	r1, r3
 800f650:	d004      	beq.n	800f65c <cleanup_stdio+0x30>
 800f652:	4620      	mov	r0, r4
 800f654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f658:	f001 b82e 	b.w	80106b8 <_fflush_r>
 800f65c:	bd10      	pop	{r4, pc}
 800f65e:	bf00      	nop
 800f660:	200032a0 	.word	0x200032a0
 800f664:	20003308 	.word	0x20003308
 800f668:	20003370 	.word	0x20003370

0800f66c <global_stdio_init.part.0>:
 800f66c:	b510      	push	{r4, lr}
 800f66e:	4b0b      	ldr	r3, [pc, #44]	@ (800f69c <global_stdio_init.part.0+0x30>)
 800f670:	4c0b      	ldr	r4, [pc, #44]	@ (800f6a0 <global_stdio_init.part.0+0x34>)
 800f672:	4a0c      	ldr	r2, [pc, #48]	@ (800f6a4 <global_stdio_init.part.0+0x38>)
 800f674:	601a      	str	r2, [r3, #0]
 800f676:	4620      	mov	r0, r4
 800f678:	2200      	movs	r2, #0
 800f67a:	2104      	movs	r1, #4
 800f67c:	f7ff ff94 	bl	800f5a8 <std>
 800f680:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f684:	2201      	movs	r2, #1
 800f686:	2109      	movs	r1, #9
 800f688:	f7ff ff8e 	bl	800f5a8 <std>
 800f68c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f690:	2202      	movs	r2, #2
 800f692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f696:	2112      	movs	r1, #18
 800f698:	f7ff bf86 	b.w	800f5a8 <std>
 800f69c:	200033d8 	.word	0x200033d8
 800f6a0:	200032a0 	.word	0x200032a0
 800f6a4:	0800f615 	.word	0x0800f615

0800f6a8 <__sfp_lock_acquire>:
 800f6a8:	4801      	ldr	r0, [pc, #4]	@ (800f6b0 <__sfp_lock_acquire+0x8>)
 800f6aa:	f000 bb00 	b.w	800fcae <__retarget_lock_acquire_recursive>
 800f6ae:	bf00      	nop
 800f6b0:	200033e1 	.word	0x200033e1

0800f6b4 <__sfp_lock_release>:
 800f6b4:	4801      	ldr	r0, [pc, #4]	@ (800f6bc <__sfp_lock_release+0x8>)
 800f6b6:	f000 bafb 	b.w	800fcb0 <__retarget_lock_release_recursive>
 800f6ba:	bf00      	nop
 800f6bc:	200033e1 	.word	0x200033e1

0800f6c0 <__sinit>:
 800f6c0:	b510      	push	{r4, lr}
 800f6c2:	4604      	mov	r4, r0
 800f6c4:	f7ff fff0 	bl	800f6a8 <__sfp_lock_acquire>
 800f6c8:	6a23      	ldr	r3, [r4, #32]
 800f6ca:	b11b      	cbz	r3, 800f6d4 <__sinit+0x14>
 800f6cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6d0:	f7ff bff0 	b.w	800f6b4 <__sfp_lock_release>
 800f6d4:	4b04      	ldr	r3, [pc, #16]	@ (800f6e8 <__sinit+0x28>)
 800f6d6:	6223      	str	r3, [r4, #32]
 800f6d8:	4b04      	ldr	r3, [pc, #16]	@ (800f6ec <__sinit+0x2c>)
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d1f5      	bne.n	800f6cc <__sinit+0xc>
 800f6e0:	f7ff ffc4 	bl	800f66c <global_stdio_init.part.0>
 800f6e4:	e7f2      	b.n	800f6cc <__sinit+0xc>
 800f6e6:	bf00      	nop
 800f6e8:	0800f62d 	.word	0x0800f62d
 800f6ec:	200033d8 	.word	0x200033d8

0800f6f0 <_fwalk_sglue>:
 800f6f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6f4:	4607      	mov	r7, r0
 800f6f6:	4688      	mov	r8, r1
 800f6f8:	4614      	mov	r4, r2
 800f6fa:	2600      	movs	r6, #0
 800f6fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f700:	f1b9 0901 	subs.w	r9, r9, #1
 800f704:	d505      	bpl.n	800f712 <_fwalk_sglue+0x22>
 800f706:	6824      	ldr	r4, [r4, #0]
 800f708:	2c00      	cmp	r4, #0
 800f70a:	d1f7      	bne.n	800f6fc <_fwalk_sglue+0xc>
 800f70c:	4630      	mov	r0, r6
 800f70e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f712:	89ab      	ldrh	r3, [r5, #12]
 800f714:	2b01      	cmp	r3, #1
 800f716:	d907      	bls.n	800f728 <_fwalk_sglue+0x38>
 800f718:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f71c:	3301      	adds	r3, #1
 800f71e:	d003      	beq.n	800f728 <_fwalk_sglue+0x38>
 800f720:	4629      	mov	r1, r5
 800f722:	4638      	mov	r0, r7
 800f724:	47c0      	blx	r8
 800f726:	4306      	orrs	r6, r0
 800f728:	3568      	adds	r5, #104	@ 0x68
 800f72a:	e7e9      	b.n	800f700 <_fwalk_sglue+0x10>

0800f72c <iprintf>:
 800f72c:	b40f      	push	{r0, r1, r2, r3}
 800f72e:	b507      	push	{r0, r1, r2, lr}
 800f730:	4906      	ldr	r1, [pc, #24]	@ (800f74c <iprintf+0x20>)
 800f732:	ab04      	add	r3, sp, #16
 800f734:	6808      	ldr	r0, [r1, #0]
 800f736:	f853 2b04 	ldr.w	r2, [r3], #4
 800f73a:	6881      	ldr	r1, [r0, #8]
 800f73c:	9301      	str	r3, [sp, #4]
 800f73e:	f000 fc93 	bl	8010068 <_vfiprintf_r>
 800f742:	b003      	add	sp, #12
 800f744:	f85d eb04 	ldr.w	lr, [sp], #4
 800f748:	b004      	add	sp, #16
 800f74a:	4770      	bx	lr
 800f74c:	2000002c 	.word	0x2000002c

0800f750 <_puts_r>:
 800f750:	6a03      	ldr	r3, [r0, #32]
 800f752:	b570      	push	{r4, r5, r6, lr}
 800f754:	6884      	ldr	r4, [r0, #8]
 800f756:	4605      	mov	r5, r0
 800f758:	460e      	mov	r6, r1
 800f75a:	b90b      	cbnz	r3, 800f760 <_puts_r+0x10>
 800f75c:	f7ff ffb0 	bl	800f6c0 <__sinit>
 800f760:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f762:	07db      	lsls	r3, r3, #31
 800f764:	d405      	bmi.n	800f772 <_puts_r+0x22>
 800f766:	89a3      	ldrh	r3, [r4, #12]
 800f768:	0598      	lsls	r0, r3, #22
 800f76a:	d402      	bmi.n	800f772 <_puts_r+0x22>
 800f76c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f76e:	f000 fa9e 	bl	800fcae <__retarget_lock_acquire_recursive>
 800f772:	89a3      	ldrh	r3, [r4, #12]
 800f774:	0719      	lsls	r1, r3, #28
 800f776:	d502      	bpl.n	800f77e <_puts_r+0x2e>
 800f778:	6923      	ldr	r3, [r4, #16]
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d135      	bne.n	800f7ea <_puts_r+0x9a>
 800f77e:	4621      	mov	r1, r4
 800f780:	4628      	mov	r0, r5
 800f782:	f000 f9b5 	bl	800faf0 <__swsetup_r>
 800f786:	b380      	cbz	r0, 800f7ea <_puts_r+0x9a>
 800f788:	f04f 35ff 	mov.w	r5, #4294967295
 800f78c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f78e:	07da      	lsls	r2, r3, #31
 800f790:	d405      	bmi.n	800f79e <_puts_r+0x4e>
 800f792:	89a3      	ldrh	r3, [r4, #12]
 800f794:	059b      	lsls	r3, r3, #22
 800f796:	d402      	bmi.n	800f79e <_puts_r+0x4e>
 800f798:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f79a:	f000 fa89 	bl	800fcb0 <__retarget_lock_release_recursive>
 800f79e:	4628      	mov	r0, r5
 800f7a0:	bd70      	pop	{r4, r5, r6, pc}
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	da04      	bge.n	800f7b0 <_puts_r+0x60>
 800f7a6:	69a2      	ldr	r2, [r4, #24]
 800f7a8:	429a      	cmp	r2, r3
 800f7aa:	dc17      	bgt.n	800f7dc <_puts_r+0x8c>
 800f7ac:	290a      	cmp	r1, #10
 800f7ae:	d015      	beq.n	800f7dc <_puts_r+0x8c>
 800f7b0:	6823      	ldr	r3, [r4, #0]
 800f7b2:	1c5a      	adds	r2, r3, #1
 800f7b4:	6022      	str	r2, [r4, #0]
 800f7b6:	7019      	strb	r1, [r3, #0]
 800f7b8:	68a3      	ldr	r3, [r4, #8]
 800f7ba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f7be:	3b01      	subs	r3, #1
 800f7c0:	60a3      	str	r3, [r4, #8]
 800f7c2:	2900      	cmp	r1, #0
 800f7c4:	d1ed      	bne.n	800f7a2 <_puts_r+0x52>
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	da11      	bge.n	800f7ee <_puts_r+0x9e>
 800f7ca:	4622      	mov	r2, r4
 800f7cc:	210a      	movs	r1, #10
 800f7ce:	4628      	mov	r0, r5
 800f7d0:	f000 f950 	bl	800fa74 <__swbuf_r>
 800f7d4:	3001      	adds	r0, #1
 800f7d6:	d0d7      	beq.n	800f788 <_puts_r+0x38>
 800f7d8:	250a      	movs	r5, #10
 800f7da:	e7d7      	b.n	800f78c <_puts_r+0x3c>
 800f7dc:	4622      	mov	r2, r4
 800f7de:	4628      	mov	r0, r5
 800f7e0:	f000 f948 	bl	800fa74 <__swbuf_r>
 800f7e4:	3001      	adds	r0, #1
 800f7e6:	d1e7      	bne.n	800f7b8 <_puts_r+0x68>
 800f7e8:	e7ce      	b.n	800f788 <_puts_r+0x38>
 800f7ea:	3e01      	subs	r6, #1
 800f7ec:	e7e4      	b.n	800f7b8 <_puts_r+0x68>
 800f7ee:	6823      	ldr	r3, [r4, #0]
 800f7f0:	1c5a      	adds	r2, r3, #1
 800f7f2:	6022      	str	r2, [r4, #0]
 800f7f4:	220a      	movs	r2, #10
 800f7f6:	701a      	strb	r2, [r3, #0]
 800f7f8:	e7ee      	b.n	800f7d8 <_puts_r+0x88>
	...

0800f7fc <puts>:
 800f7fc:	4b02      	ldr	r3, [pc, #8]	@ (800f808 <puts+0xc>)
 800f7fe:	4601      	mov	r1, r0
 800f800:	6818      	ldr	r0, [r3, #0]
 800f802:	f7ff bfa5 	b.w	800f750 <_puts_r>
 800f806:	bf00      	nop
 800f808:	2000002c 	.word	0x2000002c

0800f80c <setvbuf>:
 800f80c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f810:	461d      	mov	r5, r3
 800f812:	4b57      	ldr	r3, [pc, #348]	@ (800f970 <setvbuf+0x164>)
 800f814:	681f      	ldr	r7, [r3, #0]
 800f816:	4604      	mov	r4, r0
 800f818:	460e      	mov	r6, r1
 800f81a:	4690      	mov	r8, r2
 800f81c:	b127      	cbz	r7, 800f828 <setvbuf+0x1c>
 800f81e:	6a3b      	ldr	r3, [r7, #32]
 800f820:	b913      	cbnz	r3, 800f828 <setvbuf+0x1c>
 800f822:	4638      	mov	r0, r7
 800f824:	f7ff ff4c 	bl	800f6c0 <__sinit>
 800f828:	f1b8 0f02 	cmp.w	r8, #2
 800f82c:	d006      	beq.n	800f83c <setvbuf+0x30>
 800f82e:	f1b8 0f01 	cmp.w	r8, #1
 800f832:	f200 809a 	bhi.w	800f96a <setvbuf+0x15e>
 800f836:	2d00      	cmp	r5, #0
 800f838:	f2c0 8097 	blt.w	800f96a <setvbuf+0x15e>
 800f83c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f83e:	07d9      	lsls	r1, r3, #31
 800f840:	d405      	bmi.n	800f84e <setvbuf+0x42>
 800f842:	89a3      	ldrh	r3, [r4, #12]
 800f844:	059a      	lsls	r2, r3, #22
 800f846:	d402      	bmi.n	800f84e <setvbuf+0x42>
 800f848:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f84a:	f000 fa30 	bl	800fcae <__retarget_lock_acquire_recursive>
 800f84e:	4621      	mov	r1, r4
 800f850:	4638      	mov	r0, r7
 800f852:	f000 ff31 	bl	80106b8 <_fflush_r>
 800f856:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f858:	b141      	cbz	r1, 800f86c <setvbuf+0x60>
 800f85a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f85e:	4299      	cmp	r1, r3
 800f860:	d002      	beq.n	800f868 <setvbuf+0x5c>
 800f862:	4638      	mov	r0, r7
 800f864:	f000 fa34 	bl	800fcd0 <_free_r>
 800f868:	2300      	movs	r3, #0
 800f86a:	6363      	str	r3, [r4, #52]	@ 0x34
 800f86c:	2300      	movs	r3, #0
 800f86e:	61a3      	str	r3, [r4, #24]
 800f870:	6063      	str	r3, [r4, #4]
 800f872:	89a3      	ldrh	r3, [r4, #12]
 800f874:	061b      	lsls	r3, r3, #24
 800f876:	d503      	bpl.n	800f880 <setvbuf+0x74>
 800f878:	6921      	ldr	r1, [r4, #16]
 800f87a:	4638      	mov	r0, r7
 800f87c:	f000 fa28 	bl	800fcd0 <_free_r>
 800f880:	89a3      	ldrh	r3, [r4, #12]
 800f882:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800f886:	f023 0303 	bic.w	r3, r3, #3
 800f88a:	f1b8 0f02 	cmp.w	r8, #2
 800f88e:	81a3      	strh	r3, [r4, #12]
 800f890:	d061      	beq.n	800f956 <setvbuf+0x14a>
 800f892:	ab01      	add	r3, sp, #4
 800f894:	466a      	mov	r2, sp
 800f896:	4621      	mov	r1, r4
 800f898:	4638      	mov	r0, r7
 800f89a:	f000 ff35 	bl	8010708 <__swhatbuf_r>
 800f89e:	89a3      	ldrh	r3, [r4, #12]
 800f8a0:	4318      	orrs	r0, r3
 800f8a2:	81a0      	strh	r0, [r4, #12]
 800f8a4:	bb2d      	cbnz	r5, 800f8f2 <setvbuf+0xe6>
 800f8a6:	9d00      	ldr	r5, [sp, #0]
 800f8a8:	4628      	mov	r0, r5
 800f8aa:	f7ff fdbf 	bl	800f42c <malloc>
 800f8ae:	4606      	mov	r6, r0
 800f8b0:	2800      	cmp	r0, #0
 800f8b2:	d152      	bne.n	800f95a <setvbuf+0x14e>
 800f8b4:	f8dd 9000 	ldr.w	r9, [sp]
 800f8b8:	45a9      	cmp	r9, r5
 800f8ba:	d140      	bne.n	800f93e <setvbuf+0x132>
 800f8bc:	f04f 35ff 	mov.w	r5, #4294967295
 800f8c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8c4:	f043 0202 	orr.w	r2, r3, #2
 800f8c8:	81a2      	strh	r2, [r4, #12]
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	60a2      	str	r2, [r4, #8]
 800f8ce:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800f8d2:	6022      	str	r2, [r4, #0]
 800f8d4:	6122      	str	r2, [r4, #16]
 800f8d6:	2201      	movs	r2, #1
 800f8d8:	6162      	str	r2, [r4, #20]
 800f8da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f8dc:	07d6      	lsls	r6, r2, #31
 800f8de:	d404      	bmi.n	800f8ea <setvbuf+0xde>
 800f8e0:	0598      	lsls	r0, r3, #22
 800f8e2:	d402      	bmi.n	800f8ea <setvbuf+0xde>
 800f8e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f8e6:	f000 f9e3 	bl	800fcb0 <__retarget_lock_release_recursive>
 800f8ea:	4628      	mov	r0, r5
 800f8ec:	b003      	add	sp, #12
 800f8ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8f2:	2e00      	cmp	r6, #0
 800f8f4:	d0d8      	beq.n	800f8a8 <setvbuf+0x9c>
 800f8f6:	6a3b      	ldr	r3, [r7, #32]
 800f8f8:	b913      	cbnz	r3, 800f900 <setvbuf+0xf4>
 800f8fa:	4638      	mov	r0, r7
 800f8fc:	f7ff fee0 	bl	800f6c0 <__sinit>
 800f900:	f1b8 0f01 	cmp.w	r8, #1
 800f904:	bf08      	it	eq
 800f906:	89a3      	ldrheq	r3, [r4, #12]
 800f908:	6026      	str	r6, [r4, #0]
 800f90a:	bf04      	itt	eq
 800f90c:	f043 0301 	orreq.w	r3, r3, #1
 800f910:	81a3      	strheq	r3, [r4, #12]
 800f912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f916:	f013 0208 	ands.w	r2, r3, #8
 800f91a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800f91e:	d01e      	beq.n	800f95e <setvbuf+0x152>
 800f920:	07d9      	lsls	r1, r3, #31
 800f922:	bf41      	itttt	mi
 800f924:	2200      	movmi	r2, #0
 800f926:	426d      	negmi	r5, r5
 800f928:	60a2      	strmi	r2, [r4, #8]
 800f92a:	61a5      	strmi	r5, [r4, #24]
 800f92c:	bf58      	it	pl
 800f92e:	60a5      	strpl	r5, [r4, #8]
 800f930:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f932:	07d2      	lsls	r2, r2, #31
 800f934:	d401      	bmi.n	800f93a <setvbuf+0x12e>
 800f936:	059b      	lsls	r3, r3, #22
 800f938:	d513      	bpl.n	800f962 <setvbuf+0x156>
 800f93a:	2500      	movs	r5, #0
 800f93c:	e7d5      	b.n	800f8ea <setvbuf+0xde>
 800f93e:	4648      	mov	r0, r9
 800f940:	f7ff fd74 	bl	800f42c <malloc>
 800f944:	4606      	mov	r6, r0
 800f946:	2800      	cmp	r0, #0
 800f948:	d0b8      	beq.n	800f8bc <setvbuf+0xb0>
 800f94a:	89a3      	ldrh	r3, [r4, #12]
 800f94c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f950:	81a3      	strh	r3, [r4, #12]
 800f952:	464d      	mov	r5, r9
 800f954:	e7cf      	b.n	800f8f6 <setvbuf+0xea>
 800f956:	2500      	movs	r5, #0
 800f958:	e7b2      	b.n	800f8c0 <setvbuf+0xb4>
 800f95a:	46a9      	mov	r9, r5
 800f95c:	e7f5      	b.n	800f94a <setvbuf+0x13e>
 800f95e:	60a2      	str	r2, [r4, #8]
 800f960:	e7e6      	b.n	800f930 <setvbuf+0x124>
 800f962:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f964:	f000 f9a4 	bl	800fcb0 <__retarget_lock_release_recursive>
 800f968:	e7e7      	b.n	800f93a <setvbuf+0x12e>
 800f96a:	f04f 35ff 	mov.w	r5, #4294967295
 800f96e:	e7bc      	b.n	800f8ea <setvbuf+0xde>
 800f970:	2000002c 	.word	0x2000002c

0800f974 <__sread>:
 800f974:	b510      	push	{r4, lr}
 800f976:	460c      	mov	r4, r1
 800f978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f97c:	f000 f938 	bl	800fbf0 <_read_r>
 800f980:	2800      	cmp	r0, #0
 800f982:	bfab      	itete	ge
 800f984:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f986:	89a3      	ldrhlt	r3, [r4, #12]
 800f988:	181b      	addge	r3, r3, r0
 800f98a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f98e:	bfac      	ite	ge
 800f990:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f992:	81a3      	strhlt	r3, [r4, #12]
 800f994:	bd10      	pop	{r4, pc}

0800f996 <__swrite>:
 800f996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f99a:	461f      	mov	r7, r3
 800f99c:	898b      	ldrh	r3, [r1, #12]
 800f99e:	05db      	lsls	r3, r3, #23
 800f9a0:	4605      	mov	r5, r0
 800f9a2:	460c      	mov	r4, r1
 800f9a4:	4616      	mov	r6, r2
 800f9a6:	d505      	bpl.n	800f9b4 <__swrite+0x1e>
 800f9a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9ac:	2302      	movs	r3, #2
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	f000 f90c 	bl	800fbcc <_lseek_r>
 800f9b4:	89a3      	ldrh	r3, [r4, #12]
 800f9b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f9ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f9be:	81a3      	strh	r3, [r4, #12]
 800f9c0:	4632      	mov	r2, r6
 800f9c2:	463b      	mov	r3, r7
 800f9c4:	4628      	mov	r0, r5
 800f9c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f9ca:	f000 b933 	b.w	800fc34 <_write_r>

0800f9ce <__sseek>:
 800f9ce:	b510      	push	{r4, lr}
 800f9d0:	460c      	mov	r4, r1
 800f9d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9d6:	f000 f8f9 	bl	800fbcc <_lseek_r>
 800f9da:	1c43      	adds	r3, r0, #1
 800f9dc:	89a3      	ldrh	r3, [r4, #12]
 800f9de:	bf15      	itete	ne
 800f9e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f9e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f9e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f9ea:	81a3      	strheq	r3, [r4, #12]
 800f9ec:	bf18      	it	ne
 800f9ee:	81a3      	strhne	r3, [r4, #12]
 800f9f0:	bd10      	pop	{r4, pc}

0800f9f2 <__sclose>:
 800f9f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9f6:	f000 b8d9 	b.w	800fbac <_close_r>

0800f9fa <_vsniprintf_r>:
 800f9fa:	b530      	push	{r4, r5, lr}
 800f9fc:	4614      	mov	r4, r2
 800f9fe:	2c00      	cmp	r4, #0
 800fa00:	b09b      	sub	sp, #108	@ 0x6c
 800fa02:	4605      	mov	r5, r0
 800fa04:	461a      	mov	r2, r3
 800fa06:	da05      	bge.n	800fa14 <_vsniprintf_r+0x1a>
 800fa08:	238b      	movs	r3, #139	@ 0x8b
 800fa0a:	6003      	str	r3, [r0, #0]
 800fa0c:	f04f 30ff 	mov.w	r0, #4294967295
 800fa10:	b01b      	add	sp, #108	@ 0x6c
 800fa12:	bd30      	pop	{r4, r5, pc}
 800fa14:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fa18:	f8ad 300c 	strh.w	r3, [sp, #12]
 800fa1c:	f04f 0300 	mov.w	r3, #0
 800fa20:	9319      	str	r3, [sp, #100]	@ 0x64
 800fa22:	bf14      	ite	ne
 800fa24:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fa28:	4623      	moveq	r3, r4
 800fa2a:	9302      	str	r3, [sp, #8]
 800fa2c:	9305      	str	r3, [sp, #20]
 800fa2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fa32:	9100      	str	r1, [sp, #0]
 800fa34:	9104      	str	r1, [sp, #16]
 800fa36:	f8ad 300e 	strh.w	r3, [sp, #14]
 800fa3a:	4669      	mov	r1, sp
 800fa3c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800fa3e:	f000 f9ed 	bl	800fe1c <_svfiprintf_r>
 800fa42:	1c43      	adds	r3, r0, #1
 800fa44:	bfbc      	itt	lt
 800fa46:	238b      	movlt	r3, #139	@ 0x8b
 800fa48:	602b      	strlt	r3, [r5, #0]
 800fa4a:	2c00      	cmp	r4, #0
 800fa4c:	d0e0      	beq.n	800fa10 <_vsniprintf_r+0x16>
 800fa4e:	9b00      	ldr	r3, [sp, #0]
 800fa50:	2200      	movs	r2, #0
 800fa52:	701a      	strb	r2, [r3, #0]
 800fa54:	e7dc      	b.n	800fa10 <_vsniprintf_r+0x16>
	...

0800fa58 <vsniprintf>:
 800fa58:	b507      	push	{r0, r1, r2, lr}
 800fa5a:	9300      	str	r3, [sp, #0]
 800fa5c:	4613      	mov	r3, r2
 800fa5e:	460a      	mov	r2, r1
 800fa60:	4601      	mov	r1, r0
 800fa62:	4803      	ldr	r0, [pc, #12]	@ (800fa70 <vsniprintf+0x18>)
 800fa64:	6800      	ldr	r0, [r0, #0]
 800fa66:	f7ff ffc8 	bl	800f9fa <_vsniprintf_r>
 800fa6a:	b003      	add	sp, #12
 800fa6c:	f85d fb04 	ldr.w	pc, [sp], #4
 800fa70:	2000002c 	.word	0x2000002c

0800fa74 <__swbuf_r>:
 800fa74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa76:	460e      	mov	r6, r1
 800fa78:	4614      	mov	r4, r2
 800fa7a:	4605      	mov	r5, r0
 800fa7c:	b118      	cbz	r0, 800fa86 <__swbuf_r+0x12>
 800fa7e:	6a03      	ldr	r3, [r0, #32]
 800fa80:	b90b      	cbnz	r3, 800fa86 <__swbuf_r+0x12>
 800fa82:	f7ff fe1d 	bl	800f6c0 <__sinit>
 800fa86:	69a3      	ldr	r3, [r4, #24]
 800fa88:	60a3      	str	r3, [r4, #8]
 800fa8a:	89a3      	ldrh	r3, [r4, #12]
 800fa8c:	071a      	lsls	r2, r3, #28
 800fa8e:	d501      	bpl.n	800fa94 <__swbuf_r+0x20>
 800fa90:	6923      	ldr	r3, [r4, #16]
 800fa92:	b943      	cbnz	r3, 800faa6 <__swbuf_r+0x32>
 800fa94:	4621      	mov	r1, r4
 800fa96:	4628      	mov	r0, r5
 800fa98:	f000 f82a 	bl	800faf0 <__swsetup_r>
 800fa9c:	b118      	cbz	r0, 800faa6 <__swbuf_r+0x32>
 800fa9e:	f04f 37ff 	mov.w	r7, #4294967295
 800faa2:	4638      	mov	r0, r7
 800faa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800faa6:	6823      	ldr	r3, [r4, #0]
 800faa8:	6922      	ldr	r2, [r4, #16]
 800faaa:	1a98      	subs	r0, r3, r2
 800faac:	6963      	ldr	r3, [r4, #20]
 800faae:	b2f6      	uxtb	r6, r6
 800fab0:	4283      	cmp	r3, r0
 800fab2:	4637      	mov	r7, r6
 800fab4:	dc05      	bgt.n	800fac2 <__swbuf_r+0x4e>
 800fab6:	4621      	mov	r1, r4
 800fab8:	4628      	mov	r0, r5
 800faba:	f000 fdfd 	bl	80106b8 <_fflush_r>
 800fabe:	2800      	cmp	r0, #0
 800fac0:	d1ed      	bne.n	800fa9e <__swbuf_r+0x2a>
 800fac2:	68a3      	ldr	r3, [r4, #8]
 800fac4:	3b01      	subs	r3, #1
 800fac6:	60a3      	str	r3, [r4, #8]
 800fac8:	6823      	ldr	r3, [r4, #0]
 800faca:	1c5a      	adds	r2, r3, #1
 800facc:	6022      	str	r2, [r4, #0]
 800face:	701e      	strb	r6, [r3, #0]
 800fad0:	6962      	ldr	r2, [r4, #20]
 800fad2:	1c43      	adds	r3, r0, #1
 800fad4:	429a      	cmp	r2, r3
 800fad6:	d004      	beq.n	800fae2 <__swbuf_r+0x6e>
 800fad8:	89a3      	ldrh	r3, [r4, #12]
 800fada:	07db      	lsls	r3, r3, #31
 800fadc:	d5e1      	bpl.n	800faa2 <__swbuf_r+0x2e>
 800fade:	2e0a      	cmp	r6, #10
 800fae0:	d1df      	bne.n	800faa2 <__swbuf_r+0x2e>
 800fae2:	4621      	mov	r1, r4
 800fae4:	4628      	mov	r0, r5
 800fae6:	f000 fde7 	bl	80106b8 <_fflush_r>
 800faea:	2800      	cmp	r0, #0
 800faec:	d0d9      	beq.n	800faa2 <__swbuf_r+0x2e>
 800faee:	e7d6      	b.n	800fa9e <__swbuf_r+0x2a>

0800faf0 <__swsetup_r>:
 800faf0:	b538      	push	{r3, r4, r5, lr}
 800faf2:	4b29      	ldr	r3, [pc, #164]	@ (800fb98 <__swsetup_r+0xa8>)
 800faf4:	4605      	mov	r5, r0
 800faf6:	6818      	ldr	r0, [r3, #0]
 800faf8:	460c      	mov	r4, r1
 800fafa:	b118      	cbz	r0, 800fb04 <__swsetup_r+0x14>
 800fafc:	6a03      	ldr	r3, [r0, #32]
 800fafe:	b90b      	cbnz	r3, 800fb04 <__swsetup_r+0x14>
 800fb00:	f7ff fdde 	bl	800f6c0 <__sinit>
 800fb04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb08:	0719      	lsls	r1, r3, #28
 800fb0a:	d422      	bmi.n	800fb52 <__swsetup_r+0x62>
 800fb0c:	06da      	lsls	r2, r3, #27
 800fb0e:	d407      	bmi.n	800fb20 <__swsetup_r+0x30>
 800fb10:	2209      	movs	r2, #9
 800fb12:	602a      	str	r2, [r5, #0]
 800fb14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb18:	81a3      	strh	r3, [r4, #12]
 800fb1a:	f04f 30ff 	mov.w	r0, #4294967295
 800fb1e:	e033      	b.n	800fb88 <__swsetup_r+0x98>
 800fb20:	0758      	lsls	r0, r3, #29
 800fb22:	d512      	bpl.n	800fb4a <__swsetup_r+0x5a>
 800fb24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fb26:	b141      	cbz	r1, 800fb3a <__swsetup_r+0x4a>
 800fb28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fb2c:	4299      	cmp	r1, r3
 800fb2e:	d002      	beq.n	800fb36 <__swsetup_r+0x46>
 800fb30:	4628      	mov	r0, r5
 800fb32:	f000 f8cd 	bl	800fcd0 <_free_r>
 800fb36:	2300      	movs	r3, #0
 800fb38:	6363      	str	r3, [r4, #52]	@ 0x34
 800fb3a:	89a3      	ldrh	r3, [r4, #12]
 800fb3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fb40:	81a3      	strh	r3, [r4, #12]
 800fb42:	2300      	movs	r3, #0
 800fb44:	6063      	str	r3, [r4, #4]
 800fb46:	6923      	ldr	r3, [r4, #16]
 800fb48:	6023      	str	r3, [r4, #0]
 800fb4a:	89a3      	ldrh	r3, [r4, #12]
 800fb4c:	f043 0308 	orr.w	r3, r3, #8
 800fb50:	81a3      	strh	r3, [r4, #12]
 800fb52:	6923      	ldr	r3, [r4, #16]
 800fb54:	b94b      	cbnz	r3, 800fb6a <__swsetup_r+0x7a>
 800fb56:	89a3      	ldrh	r3, [r4, #12]
 800fb58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fb5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fb60:	d003      	beq.n	800fb6a <__swsetup_r+0x7a>
 800fb62:	4621      	mov	r1, r4
 800fb64:	4628      	mov	r0, r5
 800fb66:	f000 fdf5 	bl	8010754 <__smakebuf_r>
 800fb6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb6e:	f013 0201 	ands.w	r2, r3, #1
 800fb72:	d00a      	beq.n	800fb8a <__swsetup_r+0x9a>
 800fb74:	2200      	movs	r2, #0
 800fb76:	60a2      	str	r2, [r4, #8]
 800fb78:	6962      	ldr	r2, [r4, #20]
 800fb7a:	4252      	negs	r2, r2
 800fb7c:	61a2      	str	r2, [r4, #24]
 800fb7e:	6922      	ldr	r2, [r4, #16]
 800fb80:	b942      	cbnz	r2, 800fb94 <__swsetup_r+0xa4>
 800fb82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fb86:	d1c5      	bne.n	800fb14 <__swsetup_r+0x24>
 800fb88:	bd38      	pop	{r3, r4, r5, pc}
 800fb8a:	0799      	lsls	r1, r3, #30
 800fb8c:	bf58      	it	pl
 800fb8e:	6962      	ldrpl	r2, [r4, #20]
 800fb90:	60a2      	str	r2, [r4, #8]
 800fb92:	e7f4      	b.n	800fb7e <__swsetup_r+0x8e>
 800fb94:	2000      	movs	r0, #0
 800fb96:	e7f7      	b.n	800fb88 <__swsetup_r+0x98>
 800fb98:	2000002c 	.word	0x2000002c

0800fb9c <memset>:
 800fb9c:	4402      	add	r2, r0
 800fb9e:	4603      	mov	r3, r0
 800fba0:	4293      	cmp	r3, r2
 800fba2:	d100      	bne.n	800fba6 <memset+0xa>
 800fba4:	4770      	bx	lr
 800fba6:	f803 1b01 	strb.w	r1, [r3], #1
 800fbaa:	e7f9      	b.n	800fba0 <memset+0x4>

0800fbac <_close_r>:
 800fbac:	b538      	push	{r3, r4, r5, lr}
 800fbae:	4d06      	ldr	r5, [pc, #24]	@ (800fbc8 <_close_r+0x1c>)
 800fbb0:	2300      	movs	r3, #0
 800fbb2:	4604      	mov	r4, r0
 800fbb4:	4608      	mov	r0, r1
 800fbb6:	602b      	str	r3, [r5, #0]
 800fbb8:	f7f6 fcc6 	bl	8006548 <_close>
 800fbbc:	1c43      	adds	r3, r0, #1
 800fbbe:	d102      	bne.n	800fbc6 <_close_r+0x1a>
 800fbc0:	682b      	ldr	r3, [r5, #0]
 800fbc2:	b103      	cbz	r3, 800fbc6 <_close_r+0x1a>
 800fbc4:	6023      	str	r3, [r4, #0]
 800fbc6:	bd38      	pop	{r3, r4, r5, pc}
 800fbc8:	200033dc 	.word	0x200033dc

0800fbcc <_lseek_r>:
 800fbcc:	b538      	push	{r3, r4, r5, lr}
 800fbce:	4d07      	ldr	r5, [pc, #28]	@ (800fbec <_lseek_r+0x20>)
 800fbd0:	4604      	mov	r4, r0
 800fbd2:	4608      	mov	r0, r1
 800fbd4:	4611      	mov	r1, r2
 800fbd6:	2200      	movs	r2, #0
 800fbd8:	602a      	str	r2, [r5, #0]
 800fbda:	461a      	mov	r2, r3
 800fbdc:	f7f6 fcdb 	bl	8006596 <_lseek>
 800fbe0:	1c43      	adds	r3, r0, #1
 800fbe2:	d102      	bne.n	800fbea <_lseek_r+0x1e>
 800fbe4:	682b      	ldr	r3, [r5, #0]
 800fbe6:	b103      	cbz	r3, 800fbea <_lseek_r+0x1e>
 800fbe8:	6023      	str	r3, [r4, #0]
 800fbea:	bd38      	pop	{r3, r4, r5, pc}
 800fbec:	200033dc 	.word	0x200033dc

0800fbf0 <_read_r>:
 800fbf0:	b538      	push	{r3, r4, r5, lr}
 800fbf2:	4d07      	ldr	r5, [pc, #28]	@ (800fc10 <_read_r+0x20>)
 800fbf4:	4604      	mov	r4, r0
 800fbf6:	4608      	mov	r0, r1
 800fbf8:	4611      	mov	r1, r2
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	602a      	str	r2, [r5, #0]
 800fbfe:	461a      	mov	r2, r3
 800fc00:	f7f6 fc85 	bl	800650e <_read>
 800fc04:	1c43      	adds	r3, r0, #1
 800fc06:	d102      	bne.n	800fc0e <_read_r+0x1e>
 800fc08:	682b      	ldr	r3, [r5, #0]
 800fc0a:	b103      	cbz	r3, 800fc0e <_read_r+0x1e>
 800fc0c:	6023      	str	r3, [r4, #0]
 800fc0e:	bd38      	pop	{r3, r4, r5, pc}
 800fc10:	200033dc 	.word	0x200033dc

0800fc14 <_sbrk_r>:
 800fc14:	b538      	push	{r3, r4, r5, lr}
 800fc16:	4d06      	ldr	r5, [pc, #24]	@ (800fc30 <_sbrk_r+0x1c>)
 800fc18:	2300      	movs	r3, #0
 800fc1a:	4604      	mov	r4, r0
 800fc1c:	4608      	mov	r0, r1
 800fc1e:	602b      	str	r3, [r5, #0]
 800fc20:	f7f6 fcc6 	bl	80065b0 <_sbrk>
 800fc24:	1c43      	adds	r3, r0, #1
 800fc26:	d102      	bne.n	800fc2e <_sbrk_r+0x1a>
 800fc28:	682b      	ldr	r3, [r5, #0]
 800fc2a:	b103      	cbz	r3, 800fc2e <_sbrk_r+0x1a>
 800fc2c:	6023      	str	r3, [r4, #0]
 800fc2e:	bd38      	pop	{r3, r4, r5, pc}
 800fc30:	200033dc 	.word	0x200033dc

0800fc34 <_write_r>:
 800fc34:	b538      	push	{r3, r4, r5, lr}
 800fc36:	4d07      	ldr	r5, [pc, #28]	@ (800fc54 <_write_r+0x20>)
 800fc38:	4604      	mov	r4, r0
 800fc3a:	4608      	mov	r0, r1
 800fc3c:	4611      	mov	r1, r2
 800fc3e:	2200      	movs	r2, #0
 800fc40:	602a      	str	r2, [r5, #0]
 800fc42:	461a      	mov	r2, r3
 800fc44:	f7f2 fca6 	bl	8002594 <_write>
 800fc48:	1c43      	adds	r3, r0, #1
 800fc4a:	d102      	bne.n	800fc52 <_write_r+0x1e>
 800fc4c:	682b      	ldr	r3, [r5, #0]
 800fc4e:	b103      	cbz	r3, 800fc52 <_write_r+0x1e>
 800fc50:	6023      	str	r3, [r4, #0]
 800fc52:	bd38      	pop	{r3, r4, r5, pc}
 800fc54:	200033dc 	.word	0x200033dc

0800fc58 <__errno>:
 800fc58:	4b01      	ldr	r3, [pc, #4]	@ (800fc60 <__errno+0x8>)
 800fc5a:	6818      	ldr	r0, [r3, #0]
 800fc5c:	4770      	bx	lr
 800fc5e:	bf00      	nop
 800fc60:	2000002c 	.word	0x2000002c

0800fc64 <__libc_init_array>:
 800fc64:	b570      	push	{r4, r5, r6, lr}
 800fc66:	4d0d      	ldr	r5, [pc, #52]	@ (800fc9c <__libc_init_array+0x38>)
 800fc68:	4c0d      	ldr	r4, [pc, #52]	@ (800fca0 <__libc_init_array+0x3c>)
 800fc6a:	1b64      	subs	r4, r4, r5
 800fc6c:	10a4      	asrs	r4, r4, #2
 800fc6e:	2600      	movs	r6, #0
 800fc70:	42a6      	cmp	r6, r4
 800fc72:	d109      	bne.n	800fc88 <__libc_init_array+0x24>
 800fc74:	4d0b      	ldr	r5, [pc, #44]	@ (800fca4 <__libc_init_array+0x40>)
 800fc76:	4c0c      	ldr	r4, [pc, #48]	@ (800fca8 <__libc_init_array+0x44>)
 800fc78:	f000 fe1a 	bl	80108b0 <_init>
 800fc7c:	1b64      	subs	r4, r4, r5
 800fc7e:	10a4      	asrs	r4, r4, #2
 800fc80:	2600      	movs	r6, #0
 800fc82:	42a6      	cmp	r6, r4
 800fc84:	d105      	bne.n	800fc92 <__libc_init_array+0x2e>
 800fc86:	bd70      	pop	{r4, r5, r6, pc}
 800fc88:	f855 3b04 	ldr.w	r3, [r5], #4
 800fc8c:	4798      	blx	r3
 800fc8e:	3601      	adds	r6, #1
 800fc90:	e7ee      	b.n	800fc70 <__libc_init_array+0xc>
 800fc92:	f855 3b04 	ldr.w	r3, [r5], #4
 800fc96:	4798      	blx	r3
 800fc98:	3601      	adds	r6, #1
 800fc9a:	e7f2      	b.n	800fc82 <__libc_init_array+0x1e>
 800fc9c:	08011198 	.word	0x08011198
 800fca0:	08011198 	.word	0x08011198
 800fca4:	08011198 	.word	0x08011198
 800fca8:	0801119c 	.word	0x0801119c

0800fcac <__retarget_lock_init_recursive>:
 800fcac:	4770      	bx	lr

0800fcae <__retarget_lock_acquire_recursive>:
 800fcae:	4770      	bx	lr

0800fcb0 <__retarget_lock_release_recursive>:
 800fcb0:	4770      	bx	lr

0800fcb2 <memcpy>:
 800fcb2:	440a      	add	r2, r1
 800fcb4:	4291      	cmp	r1, r2
 800fcb6:	f100 33ff 	add.w	r3, r0, #4294967295
 800fcba:	d100      	bne.n	800fcbe <memcpy+0xc>
 800fcbc:	4770      	bx	lr
 800fcbe:	b510      	push	{r4, lr}
 800fcc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fcc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fcc8:	4291      	cmp	r1, r2
 800fcca:	d1f9      	bne.n	800fcc0 <memcpy+0xe>
 800fccc:	bd10      	pop	{r4, pc}
	...

0800fcd0 <_free_r>:
 800fcd0:	b538      	push	{r3, r4, r5, lr}
 800fcd2:	4605      	mov	r5, r0
 800fcd4:	2900      	cmp	r1, #0
 800fcd6:	d041      	beq.n	800fd5c <_free_r+0x8c>
 800fcd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fcdc:	1f0c      	subs	r4, r1, #4
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	bfb8      	it	lt
 800fce2:	18e4      	addlt	r4, r4, r3
 800fce4:	f7ff fc54 	bl	800f590 <__malloc_lock>
 800fce8:	4a1d      	ldr	r2, [pc, #116]	@ (800fd60 <_free_r+0x90>)
 800fcea:	6813      	ldr	r3, [r2, #0]
 800fcec:	b933      	cbnz	r3, 800fcfc <_free_r+0x2c>
 800fcee:	6063      	str	r3, [r4, #4]
 800fcf0:	6014      	str	r4, [r2, #0]
 800fcf2:	4628      	mov	r0, r5
 800fcf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fcf8:	f7ff bc50 	b.w	800f59c <__malloc_unlock>
 800fcfc:	42a3      	cmp	r3, r4
 800fcfe:	d908      	bls.n	800fd12 <_free_r+0x42>
 800fd00:	6820      	ldr	r0, [r4, #0]
 800fd02:	1821      	adds	r1, r4, r0
 800fd04:	428b      	cmp	r3, r1
 800fd06:	bf01      	itttt	eq
 800fd08:	6819      	ldreq	r1, [r3, #0]
 800fd0a:	685b      	ldreq	r3, [r3, #4]
 800fd0c:	1809      	addeq	r1, r1, r0
 800fd0e:	6021      	streq	r1, [r4, #0]
 800fd10:	e7ed      	b.n	800fcee <_free_r+0x1e>
 800fd12:	461a      	mov	r2, r3
 800fd14:	685b      	ldr	r3, [r3, #4]
 800fd16:	b10b      	cbz	r3, 800fd1c <_free_r+0x4c>
 800fd18:	42a3      	cmp	r3, r4
 800fd1a:	d9fa      	bls.n	800fd12 <_free_r+0x42>
 800fd1c:	6811      	ldr	r1, [r2, #0]
 800fd1e:	1850      	adds	r0, r2, r1
 800fd20:	42a0      	cmp	r0, r4
 800fd22:	d10b      	bne.n	800fd3c <_free_r+0x6c>
 800fd24:	6820      	ldr	r0, [r4, #0]
 800fd26:	4401      	add	r1, r0
 800fd28:	1850      	adds	r0, r2, r1
 800fd2a:	4283      	cmp	r3, r0
 800fd2c:	6011      	str	r1, [r2, #0]
 800fd2e:	d1e0      	bne.n	800fcf2 <_free_r+0x22>
 800fd30:	6818      	ldr	r0, [r3, #0]
 800fd32:	685b      	ldr	r3, [r3, #4]
 800fd34:	6053      	str	r3, [r2, #4]
 800fd36:	4408      	add	r0, r1
 800fd38:	6010      	str	r0, [r2, #0]
 800fd3a:	e7da      	b.n	800fcf2 <_free_r+0x22>
 800fd3c:	d902      	bls.n	800fd44 <_free_r+0x74>
 800fd3e:	230c      	movs	r3, #12
 800fd40:	602b      	str	r3, [r5, #0]
 800fd42:	e7d6      	b.n	800fcf2 <_free_r+0x22>
 800fd44:	6820      	ldr	r0, [r4, #0]
 800fd46:	1821      	adds	r1, r4, r0
 800fd48:	428b      	cmp	r3, r1
 800fd4a:	bf04      	itt	eq
 800fd4c:	6819      	ldreq	r1, [r3, #0]
 800fd4e:	685b      	ldreq	r3, [r3, #4]
 800fd50:	6063      	str	r3, [r4, #4]
 800fd52:	bf04      	itt	eq
 800fd54:	1809      	addeq	r1, r1, r0
 800fd56:	6021      	streq	r1, [r4, #0]
 800fd58:	6054      	str	r4, [r2, #4]
 800fd5a:	e7ca      	b.n	800fcf2 <_free_r+0x22>
 800fd5c:	bd38      	pop	{r3, r4, r5, pc}
 800fd5e:	bf00      	nop
 800fd60:	2000329c 	.word	0x2000329c

0800fd64 <__ssputs_r>:
 800fd64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd68:	688e      	ldr	r6, [r1, #8]
 800fd6a:	461f      	mov	r7, r3
 800fd6c:	42be      	cmp	r6, r7
 800fd6e:	680b      	ldr	r3, [r1, #0]
 800fd70:	4682      	mov	sl, r0
 800fd72:	460c      	mov	r4, r1
 800fd74:	4690      	mov	r8, r2
 800fd76:	d82d      	bhi.n	800fdd4 <__ssputs_r+0x70>
 800fd78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd7c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fd80:	d026      	beq.n	800fdd0 <__ssputs_r+0x6c>
 800fd82:	6965      	ldr	r5, [r4, #20]
 800fd84:	6909      	ldr	r1, [r1, #16]
 800fd86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fd8a:	eba3 0901 	sub.w	r9, r3, r1
 800fd8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fd92:	1c7b      	adds	r3, r7, #1
 800fd94:	444b      	add	r3, r9
 800fd96:	106d      	asrs	r5, r5, #1
 800fd98:	429d      	cmp	r5, r3
 800fd9a:	bf38      	it	cc
 800fd9c:	461d      	movcc	r5, r3
 800fd9e:	0553      	lsls	r3, r2, #21
 800fda0:	d527      	bpl.n	800fdf2 <__ssputs_r+0x8e>
 800fda2:	4629      	mov	r1, r5
 800fda4:	f7ff fb74 	bl	800f490 <_malloc_r>
 800fda8:	4606      	mov	r6, r0
 800fdaa:	b360      	cbz	r0, 800fe06 <__ssputs_r+0xa2>
 800fdac:	6921      	ldr	r1, [r4, #16]
 800fdae:	464a      	mov	r2, r9
 800fdb0:	f7ff ff7f 	bl	800fcb2 <memcpy>
 800fdb4:	89a3      	ldrh	r3, [r4, #12]
 800fdb6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fdba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fdbe:	81a3      	strh	r3, [r4, #12]
 800fdc0:	6126      	str	r6, [r4, #16]
 800fdc2:	6165      	str	r5, [r4, #20]
 800fdc4:	444e      	add	r6, r9
 800fdc6:	eba5 0509 	sub.w	r5, r5, r9
 800fdca:	6026      	str	r6, [r4, #0]
 800fdcc:	60a5      	str	r5, [r4, #8]
 800fdce:	463e      	mov	r6, r7
 800fdd0:	42be      	cmp	r6, r7
 800fdd2:	d900      	bls.n	800fdd6 <__ssputs_r+0x72>
 800fdd4:	463e      	mov	r6, r7
 800fdd6:	6820      	ldr	r0, [r4, #0]
 800fdd8:	4632      	mov	r2, r6
 800fdda:	4641      	mov	r1, r8
 800fddc:	f000 fcf6 	bl	80107cc <memmove>
 800fde0:	68a3      	ldr	r3, [r4, #8]
 800fde2:	1b9b      	subs	r3, r3, r6
 800fde4:	60a3      	str	r3, [r4, #8]
 800fde6:	6823      	ldr	r3, [r4, #0]
 800fde8:	4433      	add	r3, r6
 800fdea:	6023      	str	r3, [r4, #0]
 800fdec:	2000      	movs	r0, #0
 800fdee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdf2:	462a      	mov	r2, r5
 800fdf4:	f000 fd26 	bl	8010844 <_realloc_r>
 800fdf8:	4606      	mov	r6, r0
 800fdfa:	2800      	cmp	r0, #0
 800fdfc:	d1e0      	bne.n	800fdc0 <__ssputs_r+0x5c>
 800fdfe:	6921      	ldr	r1, [r4, #16]
 800fe00:	4650      	mov	r0, sl
 800fe02:	f7ff ff65 	bl	800fcd0 <_free_r>
 800fe06:	230c      	movs	r3, #12
 800fe08:	f8ca 3000 	str.w	r3, [sl]
 800fe0c:	89a3      	ldrh	r3, [r4, #12]
 800fe0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe12:	81a3      	strh	r3, [r4, #12]
 800fe14:	f04f 30ff 	mov.w	r0, #4294967295
 800fe18:	e7e9      	b.n	800fdee <__ssputs_r+0x8a>
	...

0800fe1c <_svfiprintf_r>:
 800fe1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe20:	4698      	mov	r8, r3
 800fe22:	898b      	ldrh	r3, [r1, #12]
 800fe24:	061b      	lsls	r3, r3, #24
 800fe26:	b09d      	sub	sp, #116	@ 0x74
 800fe28:	4607      	mov	r7, r0
 800fe2a:	460d      	mov	r5, r1
 800fe2c:	4614      	mov	r4, r2
 800fe2e:	d510      	bpl.n	800fe52 <_svfiprintf_r+0x36>
 800fe30:	690b      	ldr	r3, [r1, #16]
 800fe32:	b973      	cbnz	r3, 800fe52 <_svfiprintf_r+0x36>
 800fe34:	2140      	movs	r1, #64	@ 0x40
 800fe36:	f7ff fb2b 	bl	800f490 <_malloc_r>
 800fe3a:	6028      	str	r0, [r5, #0]
 800fe3c:	6128      	str	r0, [r5, #16]
 800fe3e:	b930      	cbnz	r0, 800fe4e <_svfiprintf_r+0x32>
 800fe40:	230c      	movs	r3, #12
 800fe42:	603b      	str	r3, [r7, #0]
 800fe44:	f04f 30ff 	mov.w	r0, #4294967295
 800fe48:	b01d      	add	sp, #116	@ 0x74
 800fe4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe4e:	2340      	movs	r3, #64	@ 0x40
 800fe50:	616b      	str	r3, [r5, #20]
 800fe52:	2300      	movs	r3, #0
 800fe54:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe56:	2320      	movs	r3, #32
 800fe58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fe5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800fe60:	2330      	movs	r3, #48	@ 0x30
 800fe62:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010000 <_svfiprintf_r+0x1e4>
 800fe66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fe6a:	f04f 0901 	mov.w	r9, #1
 800fe6e:	4623      	mov	r3, r4
 800fe70:	469a      	mov	sl, r3
 800fe72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fe76:	b10a      	cbz	r2, 800fe7c <_svfiprintf_r+0x60>
 800fe78:	2a25      	cmp	r2, #37	@ 0x25
 800fe7a:	d1f9      	bne.n	800fe70 <_svfiprintf_r+0x54>
 800fe7c:	ebba 0b04 	subs.w	fp, sl, r4
 800fe80:	d00b      	beq.n	800fe9a <_svfiprintf_r+0x7e>
 800fe82:	465b      	mov	r3, fp
 800fe84:	4622      	mov	r2, r4
 800fe86:	4629      	mov	r1, r5
 800fe88:	4638      	mov	r0, r7
 800fe8a:	f7ff ff6b 	bl	800fd64 <__ssputs_r>
 800fe8e:	3001      	adds	r0, #1
 800fe90:	f000 80a7 	beq.w	800ffe2 <_svfiprintf_r+0x1c6>
 800fe94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fe96:	445a      	add	r2, fp
 800fe98:	9209      	str	r2, [sp, #36]	@ 0x24
 800fe9a:	f89a 3000 	ldrb.w	r3, [sl]
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	f000 809f 	beq.w	800ffe2 <_svfiprintf_r+0x1c6>
 800fea4:	2300      	movs	r3, #0
 800fea6:	f04f 32ff 	mov.w	r2, #4294967295
 800feaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800feae:	f10a 0a01 	add.w	sl, sl, #1
 800feb2:	9304      	str	r3, [sp, #16]
 800feb4:	9307      	str	r3, [sp, #28]
 800feb6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800feba:	931a      	str	r3, [sp, #104]	@ 0x68
 800febc:	4654      	mov	r4, sl
 800febe:	2205      	movs	r2, #5
 800fec0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fec4:	484e      	ldr	r0, [pc, #312]	@ (8010000 <_svfiprintf_r+0x1e4>)
 800fec6:	f7f0 f983 	bl	80001d0 <memchr>
 800feca:	9a04      	ldr	r2, [sp, #16]
 800fecc:	b9d8      	cbnz	r0, 800ff06 <_svfiprintf_r+0xea>
 800fece:	06d0      	lsls	r0, r2, #27
 800fed0:	bf44      	itt	mi
 800fed2:	2320      	movmi	r3, #32
 800fed4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fed8:	0711      	lsls	r1, r2, #28
 800feda:	bf44      	itt	mi
 800fedc:	232b      	movmi	r3, #43	@ 0x2b
 800fede:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fee2:	f89a 3000 	ldrb.w	r3, [sl]
 800fee6:	2b2a      	cmp	r3, #42	@ 0x2a
 800fee8:	d015      	beq.n	800ff16 <_svfiprintf_r+0xfa>
 800feea:	9a07      	ldr	r2, [sp, #28]
 800feec:	4654      	mov	r4, sl
 800feee:	2000      	movs	r0, #0
 800fef0:	f04f 0c0a 	mov.w	ip, #10
 800fef4:	4621      	mov	r1, r4
 800fef6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fefa:	3b30      	subs	r3, #48	@ 0x30
 800fefc:	2b09      	cmp	r3, #9
 800fefe:	d94b      	bls.n	800ff98 <_svfiprintf_r+0x17c>
 800ff00:	b1b0      	cbz	r0, 800ff30 <_svfiprintf_r+0x114>
 800ff02:	9207      	str	r2, [sp, #28]
 800ff04:	e014      	b.n	800ff30 <_svfiprintf_r+0x114>
 800ff06:	eba0 0308 	sub.w	r3, r0, r8
 800ff0a:	fa09 f303 	lsl.w	r3, r9, r3
 800ff0e:	4313      	orrs	r3, r2
 800ff10:	9304      	str	r3, [sp, #16]
 800ff12:	46a2      	mov	sl, r4
 800ff14:	e7d2      	b.n	800febc <_svfiprintf_r+0xa0>
 800ff16:	9b03      	ldr	r3, [sp, #12]
 800ff18:	1d19      	adds	r1, r3, #4
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	9103      	str	r1, [sp, #12]
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	bfbb      	ittet	lt
 800ff22:	425b      	neglt	r3, r3
 800ff24:	f042 0202 	orrlt.w	r2, r2, #2
 800ff28:	9307      	strge	r3, [sp, #28]
 800ff2a:	9307      	strlt	r3, [sp, #28]
 800ff2c:	bfb8      	it	lt
 800ff2e:	9204      	strlt	r2, [sp, #16]
 800ff30:	7823      	ldrb	r3, [r4, #0]
 800ff32:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff34:	d10a      	bne.n	800ff4c <_svfiprintf_r+0x130>
 800ff36:	7863      	ldrb	r3, [r4, #1]
 800ff38:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff3a:	d132      	bne.n	800ffa2 <_svfiprintf_r+0x186>
 800ff3c:	9b03      	ldr	r3, [sp, #12]
 800ff3e:	1d1a      	adds	r2, r3, #4
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	9203      	str	r2, [sp, #12]
 800ff44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ff48:	3402      	adds	r4, #2
 800ff4a:	9305      	str	r3, [sp, #20]
 800ff4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010010 <_svfiprintf_r+0x1f4>
 800ff50:	7821      	ldrb	r1, [r4, #0]
 800ff52:	2203      	movs	r2, #3
 800ff54:	4650      	mov	r0, sl
 800ff56:	f7f0 f93b 	bl	80001d0 <memchr>
 800ff5a:	b138      	cbz	r0, 800ff6c <_svfiprintf_r+0x150>
 800ff5c:	9b04      	ldr	r3, [sp, #16]
 800ff5e:	eba0 000a 	sub.w	r0, r0, sl
 800ff62:	2240      	movs	r2, #64	@ 0x40
 800ff64:	4082      	lsls	r2, r0
 800ff66:	4313      	orrs	r3, r2
 800ff68:	3401      	adds	r4, #1
 800ff6a:	9304      	str	r3, [sp, #16]
 800ff6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff70:	4824      	ldr	r0, [pc, #144]	@ (8010004 <_svfiprintf_r+0x1e8>)
 800ff72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ff76:	2206      	movs	r2, #6
 800ff78:	f7f0 f92a 	bl	80001d0 <memchr>
 800ff7c:	2800      	cmp	r0, #0
 800ff7e:	d036      	beq.n	800ffee <_svfiprintf_r+0x1d2>
 800ff80:	4b21      	ldr	r3, [pc, #132]	@ (8010008 <_svfiprintf_r+0x1ec>)
 800ff82:	bb1b      	cbnz	r3, 800ffcc <_svfiprintf_r+0x1b0>
 800ff84:	9b03      	ldr	r3, [sp, #12]
 800ff86:	3307      	adds	r3, #7
 800ff88:	f023 0307 	bic.w	r3, r3, #7
 800ff8c:	3308      	adds	r3, #8
 800ff8e:	9303      	str	r3, [sp, #12]
 800ff90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff92:	4433      	add	r3, r6
 800ff94:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff96:	e76a      	b.n	800fe6e <_svfiprintf_r+0x52>
 800ff98:	fb0c 3202 	mla	r2, ip, r2, r3
 800ff9c:	460c      	mov	r4, r1
 800ff9e:	2001      	movs	r0, #1
 800ffa0:	e7a8      	b.n	800fef4 <_svfiprintf_r+0xd8>
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	3401      	adds	r4, #1
 800ffa6:	9305      	str	r3, [sp, #20]
 800ffa8:	4619      	mov	r1, r3
 800ffaa:	f04f 0c0a 	mov.w	ip, #10
 800ffae:	4620      	mov	r0, r4
 800ffb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ffb4:	3a30      	subs	r2, #48	@ 0x30
 800ffb6:	2a09      	cmp	r2, #9
 800ffb8:	d903      	bls.n	800ffc2 <_svfiprintf_r+0x1a6>
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d0c6      	beq.n	800ff4c <_svfiprintf_r+0x130>
 800ffbe:	9105      	str	r1, [sp, #20]
 800ffc0:	e7c4      	b.n	800ff4c <_svfiprintf_r+0x130>
 800ffc2:	fb0c 2101 	mla	r1, ip, r1, r2
 800ffc6:	4604      	mov	r4, r0
 800ffc8:	2301      	movs	r3, #1
 800ffca:	e7f0      	b.n	800ffae <_svfiprintf_r+0x192>
 800ffcc:	ab03      	add	r3, sp, #12
 800ffce:	9300      	str	r3, [sp, #0]
 800ffd0:	462a      	mov	r2, r5
 800ffd2:	4b0e      	ldr	r3, [pc, #56]	@ (801000c <_svfiprintf_r+0x1f0>)
 800ffd4:	a904      	add	r1, sp, #16
 800ffd6:	4638      	mov	r0, r7
 800ffd8:	f3af 8000 	nop.w
 800ffdc:	1c42      	adds	r2, r0, #1
 800ffde:	4606      	mov	r6, r0
 800ffe0:	d1d6      	bne.n	800ff90 <_svfiprintf_r+0x174>
 800ffe2:	89ab      	ldrh	r3, [r5, #12]
 800ffe4:	065b      	lsls	r3, r3, #25
 800ffe6:	f53f af2d 	bmi.w	800fe44 <_svfiprintf_r+0x28>
 800ffea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ffec:	e72c      	b.n	800fe48 <_svfiprintf_r+0x2c>
 800ffee:	ab03      	add	r3, sp, #12
 800fff0:	9300      	str	r3, [sp, #0]
 800fff2:	462a      	mov	r2, r5
 800fff4:	4b05      	ldr	r3, [pc, #20]	@ (801000c <_svfiprintf_r+0x1f0>)
 800fff6:	a904      	add	r1, sp, #16
 800fff8:	4638      	mov	r0, r7
 800fffa:	f000 f9bb 	bl	8010374 <_printf_i>
 800fffe:	e7ed      	b.n	800ffdc <_svfiprintf_r+0x1c0>
 8010000:	0801115c 	.word	0x0801115c
 8010004:	08011166 	.word	0x08011166
 8010008:	00000000 	.word	0x00000000
 801000c:	0800fd65 	.word	0x0800fd65
 8010010:	08011162 	.word	0x08011162

08010014 <__sfputc_r>:
 8010014:	6893      	ldr	r3, [r2, #8]
 8010016:	3b01      	subs	r3, #1
 8010018:	2b00      	cmp	r3, #0
 801001a:	b410      	push	{r4}
 801001c:	6093      	str	r3, [r2, #8]
 801001e:	da08      	bge.n	8010032 <__sfputc_r+0x1e>
 8010020:	6994      	ldr	r4, [r2, #24]
 8010022:	42a3      	cmp	r3, r4
 8010024:	db01      	blt.n	801002a <__sfputc_r+0x16>
 8010026:	290a      	cmp	r1, #10
 8010028:	d103      	bne.n	8010032 <__sfputc_r+0x1e>
 801002a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801002e:	f7ff bd21 	b.w	800fa74 <__swbuf_r>
 8010032:	6813      	ldr	r3, [r2, #0]
 8010034:	1c58      	adds	r0, r3, #1
 8010036:	6010      	str	r0, [r2, #0]
 8010038:	7019      	strb	r1, [r3, #0]
 801003a:	4608      	mov	r0, r1
 801003c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010040:	4770      	bx	lr

08010042 <__sfputs_r>:
 8010042:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010044:	4606      	mov	r6, r0
 8010046:	460f      	mov	r7, r1
 8010048:	4614      	mov	r4, r2
 801004a:	18d5      	adds	r5, r2, r3
 801004c:	42ac      	cmp	r4, r5
 801004e:	d101      	bne.n	8010054 <__sfputs_r+0x12>
 8010050:	2000      	movs	r0, #0
 8010052:	e007      	b.n	8010064 <__sfputs_r+0x22>
 8010054:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010058:	463a      	mov	r2, r7
 801005a:	4630      	mov	r0, r6
 801005c:	f7ff ffda 	bl	8010014 <__sfputc_r>
 8010060:	1c43      	adds	r3, r0, #1
 8010062:	d1f3      	bne.n	801004c <__sfputs_r+0xa>
 8010064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010068 <_vfiprintf_r>:
 8010068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801006c:	460d      	mov	r5, r1
 801006e:	b09d      	sub	sp, #116	@ 0x74
 8010070:	4614      	mov	r4, r2
 8010072:	4698      	mov	r8, r3
 8010074:	4606      	mov	r6, r0
 8010076:	b118      	cbz	r0, 8010080 <_vfiprintf_r+0x18>
 8010078:	6a03      	ldr	r3, [r0, #32]
 801007a:	b90b      	cbnz	r3, 8010080 <_vfiprintf_r+0x18>
 801007c:	f7ff fb20 	bl	800f6c0 <__sinit>
 8010080:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010082:	07d9      	lsls	r1, r3, #31
 8010084:	d405      	bmi.n	8010092 <_vfiprintf_r+0x2a>
 8010086:	89ab      	ldrh	r3, [r5, #12]
 8010088:	059a      	lsls	r2, r3, #22
 801008a:	d402      	bmi.n	8010092 <_vfiprintf_r+0x2a>
 801008c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801008e:	f7ff fe0e 	bl	800fcae <__retarget_lock_acquire_recursive>
 8010092:	89ab      	ldrh	r3, [r5, #12]
 8010094:	071b      	lsls	r3, r3, #28
 8010096:	d501      	bpl.n	801009c <_vfiprintf_r+0x34>
 8010098:	692b      	ldr	r3, [r5, #16]
 801009a:	b99b      	cbnz	r3, 80100c4 <_vfiprintf_r+0x5c>
 801009c:	4629      	mov	r1, r5
 801009e:	4630      	mov	r0, r6
 80100a0:	f7ff fd26 	bl	800faf0 <__swsetup_r>
 80100a4:	b170      	cbz	r0, 80100c4 <_vfiprintf_r+0x5c>
 80100a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80100a8:	07dc      	lsls	r4, r3, #31
 80100aa:	d504      	bpl.n	80100b6 <_vfiprintf_r+0x4e>
 80100ac:	f04f 30ff 	mov.w	r0, #4294967295
 80100b0:	b01d      	add	sp, #116	@ 0x74
 80100b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100b6:	89ab      	ldrh	r3, [r5, #12]
 80100b8:	0598      	lsls	r0, r3, #22
 80100ba:	d4f7      	bmi.n	80100ac <_vfiprintf_r+0x44>
 80100bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80100be:	f7ff fdf7 	bl	800fcb0 <__retarget_lock_release_recursive>
 80100c2:	e7f3      	b.n	80100ac <_vfiprintf_r+0x44>
 80100c4:	2300      	movs	r3, #0
 80100c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80100c8:	2320      	movs	r3, #32
 80100ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80100ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80100d2:	2330      	movs	r3, #48	@ 0x30
 80100d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010284 <_vfiprintf_r+0x21c>
 80100d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80100dc:	f04f 0901 	mov.w	r9, #1
 80100e0:	4623      	mov	r3, r4
 80100e2:	469a      	mov	sl, r3
 80100e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80100e8:	b10a      	cbz	r2, 80100ee <_vfiprintf_r+0x86>
 80100ea:	2a25      	cmp	r2, #37	@ 0x25
 80100ec:	d1f9      	bne.n	80100e2 <_vfiprintf_r+0x7a>
 80100ee:	ebba 0b04 	subs.w	fp, sl, r4
 80100f2:	d00b      	beq.n	801010c <_vfiprintf_r+0xa4>
 80100f4:	465b      	mov	r3, fp
 80100f6:	4622      	mov	r2, r4
 80100f8:	4629      	mov	r1, r5
 80100fa:	4630      	mov	r0, r6
 80100fc:	f7ff ffa1 	bl	8010042 <__sfputs_r>
 8010100:	3001      	adds	r0, #1
 8010102:	f000 80a7 	beq.w	8010254 <_vfiprintf_r+0x1ec>
 8010106:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010108:	445a      	add	r2, fp
 801010a:	9209      	str	r2, [sp, #36]	@ 0x24
 801010c:	f89a 3000 	ldrb.w	r3, [sl]
 8010110:	2b00      	cmp	r3, #0
 8010112:	f000 809f 	beq.w	8010254 <_vfiprintf_r+0x1ec>
 8010116:	2300      	movs	r3, #0
 8010118:	f04f 32ff 	mov.w	r2, #4294967295
 801011c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010120:	f10a 0a01 	add.w	sl, sl, #1
 8010124:	9304      	str	r3, [sp, #16]
 8010126:	9307      	str	r3, [sp, #28]
 8010128:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801012c:	931a      	str	r3, [sp, #104]	@ 0x68
 801012e:	4654      	mov	r4, sl
 8010130:	2205      	movs	r2, #5
 8010132:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010136:	4853      	ldr	r0, [pc, #332]	@ (8010284 <_vfiprintf_r+0x21c>)
 8010138:	f7f0 f84a 	bl	80001d0 <memchr>
 801013c:	9a04      	ldr	r2, [sp, #16]
 801013e:	b9d8      	cbnz	r0, 8010178 <_vfiprintf_r+0x110>
 8010140:	06d1      	lsls	r1, r2, #27
 8010142:	bf44      	itt	mi
 8010144:	2320      	movmi	r3, #32
 8010146:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801014a:	0713      	lsls	r3, r2, #28
 801014c:	bf44      	itt	mi
 801014e:	232b      	movmi	r3, #43	@ 0x2b
 8010150:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010154:	f89a 3000 	ldrb.w	r3, [sl]
 8010158:	2b2a      	cmp	r3, #42	@ 0x2a
 801015a:	d015      	beq.n	8010188 <_vfiprintf_r+0x120>
 801015c:	9a07      	ldr	r2, [sp, #28]
 801015e:	4654      	mov	r4, sl
 8010160:	2000      	movs	r0, #0
 8010162:	f04f 0c0a 	mov.w	ip, #10
 8010166:	4621      	mov	r1, r4
 8010168:	f811 3b01 	ldrb.w	r3, [r1], #1
 801016c:	3b30      	subs	r3, #48	@ 0x30
 801016e:	2b09      	cmp	r3, #9
 8010170:	d94b      	bls.n	801020a <_vfiprintf_r+0x1a2>
 8010172:	b1b0      	cbz	r0, 80101a2 <_vfiprintf_r+0x13a>
 8010174:	9207      	str	r2, [sp, #28]
 8010176:	e014      	b.n	80101a2 <_vfiprintf_r+0x13a>
 8010178:	eba0 0308 	sub.w	r3, r0, r8
 801017c:	fa09 f303 	lsl.w	r3, r9, r3
 8010180:	4313      	orrs	r3, r2
 8010182:	9304      	str	r3, [sp, #16]
 8010184:	46a2      	mov	sl, r4
 8010186:	e7d2      	b.n	801012e <_vfiprintf_r+0xc6>
 8010188:	9b03      	ldr	r3, [sp, #12]
 801018a:	1d19      	adds	r1, r3, #4
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	9103      	str	r1, [sp, #12]
 8010190:	2b00      	cmp	r3, #0
 8010192:	bfbb      	ittet	lt
 8010194:	425b      	neglt	r3, r3
 8010196:	f042 0202 	orrlt.w	r2, r2, #2
 801019a:	9307      	strge	r3, [sp, #28]
 801019c:	9307      	strlt	r3, [sp, #28]
 801019e:	bfb8      	it	lt
 80101a0:	9204      	strlt	r2, [sp, #16]
 80101a2:	7823      	ldrb	r3, [r4, #0]
 80101a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80101a6:	d10a      	bne.n	80101be <_vfiprintf_r+0x156>
 80101a8:	7863      	ldrb	r3, [r4, #1]
 80101aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80101ac:	d132      	bne.n	8010214 <_vfiprintf_r+0x1ac>
 80101ae:	9b03      	ldr	r3, [sp, #12]
 80101b0:	1d1a      	adds	r2, r3, #4
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	9203      	str	r2, [sp, #12]
 80101b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80101ba:	3402      	adds	r4, #2
 80101bc:	9305      	str	r3, [sp, #20]
 80101be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010294 <_vfiprintf_r+0x22c>
 80101c2:	7821      	ldrb	r1, [r4, #0]
 80101c4:	2203      	movs	r2, #3
 80101c6:	4650      	mov	r0, sl
 80101c8:	f7f0 f802 	bl	80001d0 <memchr>
 80101cc:	b138      	cbz	r0, 80101de <_vfiprintf_r+0x176>
 80101ce:	9b04      	ldr	r3, [sp, #16]
 80101d0:	eba0 000a 	sub.w	r0, r0, sl
 80101d4:	2240      	movs	r2, #64	@ 0x40
 80101d6:	4082      	lsls	r2, r0
 80101d8:	4313      	orrs	r3, r2
 80101da:	3401      	adds	r4, #1
 80101dc:	9304      	str	r3, [sp, #16]
 80101de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101e2:	4829      	ldr	r0, [pc, #164]	@ (8010288 <_vfiprintf_r+0x220>)
 80101e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80101e8:	2206      	movs	r2, #6
 80101ea:	f7ef fff1 	bl	80001d0 <memchr>
 80101ee:	2800      	cmp	r0, #0
 80101f0:	d03f      	beq.n	8010272 <_vfiprintf_r+0x20a>
 80101f2:	4b26      	ldr	r3, [pc, #152]	@ (801028c <_vfiprintf_r+0x224>)
 80101f4:	bb1b      	cbnz	r3, 801023e <_vfiprintf_r+0x1d6>
 80101f6:	9b03      	ldr	r3, [sp, #12]
 80101f8:	3307      	adds	r3, #7
 80101fa:	f023 0307 	bic.w	r3, r3, #7
 80101fe:	3308      	adds	r3, #8
 8010200:	9303      	str	r3, [sp, #12]
 8010202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010204:	443b      	add	r3, r7
 8010206:	9309      	str	r3, [sp, #36]	@ 0x24
 8010208:	e76a      	b.n	80100e0 <_vfiprintf_r+0x78>
 801020a:	fb0c 3202 	mla	r2, ip, r2, r3
 801020e:	460c      	mov	r4, r1
 8010210:	2001      	movs	r0, #1
 8010212:	e7a8      	b.n	8010166 <_vfiprintf_r+0xfe>
 8010214:	2300      	movs	r3, #0
 8010216:	3401      	adds	r4, #1
 8010218:	9305      	str	r3, [sp, #20]
 801021a:	4619      	mov	r1, r3
 801021c:	f04f 0c0a 	mov.w	ip, #10
 8010220:	4620      	mov	r0, r4
 8010222:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010226:	3a30      	subs	r2, #48	@ 0x30
 8010228:	2a09      	cmp	r2, #9
 801022a:	d903      	bls.n	8010234 <_vfiprintf_r+0x1cc>
 801022c:	2b00      	cmp	r3, #0
 801022e:	d0c6      	beq.n	80101be <_vfiprintf_r+0x156>
 8010230:	9105      	str	r1, [sp, #20]
 8010232:	e7c4      	b.n	80101be <_vfiprintf_r+0x156>
 8010234:	fb0c 2101 	mla	r1, ip, r1, r2
 8010238:	4604      	mov	r4, r0
 801023a:	2301      	movs	r3, #1
 801023c:	e7f0      	b.n	8010220 <_vfiprintf_r+0x1b8>
 801023e:	ab03      	add	r3, sp, #12
 8010240:	9300      	str	r3, [sp, #0]
 8010242:	462a      	mov	r2, r5
 8010244:	4b12      	ldr	r3, [pc, #72]	@ (8010290 <_vfiprintf_r+0x228>)
 8010246:	a904      	add	r1, sp, #16
 8010248:	4630      	mov	r0, r6
 801024a:	f3af 8000 	nop.w
 801024e:	4607      	mov	r7, r0
 8010250:	1c78      	adds	r0, r7, #1
 8010252:	d1d6      	bne.n	8010202 <_vfiprintf_r+0x19a>
 8010254:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010256:	07d9      	lsls	r1, r3, #31
 8010258:	d405      	bmi.n	8010266 <_vfiprintf_r+0x1fe>
 801025a:	89ab      	ldrh	r3, [r5, #12]
 801025c:	059a      	lsls	r2, r3, #22
 801025e:	d402      	bmi.n	8010266 <_vfiprintf_r+0x1fe>
 8010260:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010262:	f7ff fd25 	bl	800fcb0 <__retarget_lock_release_recursive>
 8010266:	89ab      	ldrh	r3, [r5, #12]
 8010268:	065b      	lsls	r3, r3, #25
 801026a:	f53f af1f 	bmi.w	80100ac <_vfiprintf_r+0x44>
 801026e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010270:	e71e      	b.n	80100b0 <_vfiprintf_r+0x48>
 8010272:	ab03      	add	r3, sp, #12
 8010274:	9300      	str	r3, [sp, #0]
 8010276:	462a      	mov	r2, r5
 8010278:	4b05      	ldr	r3, [pc, #20]	@ (8010290 <_vfiprintf_r+0x228>)
 801027a:	a904      	add	r1, sp, #16
 801027c:	4630      	mov	r0, r6
 801027e:	f000 f879 	bl	8010374 <_printf_i>
 8010282:	e7e4      	b.n	801024e <_vfiprintf_r+0x1e6>
 8010284:	0801115c 	.word	0x0801115c
 8010288:	08011166 	.word	0x08011166
 801028c:	00000000 	.word	0x00000000
 8010290:	08010043 	.word	0x08010043
 8010294:	08011162 	.word	0x08011162

08010298 <_printf_common>:
 8010298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801029c:	4616      	mov	r6, r2
 801029e:	4698      	mov	r8, r3
 80102a0:	688a      	ldr	r2, [r1, #8]
 80102a2:	690b      	ldr	r3, [r1, #16]
 80102a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80102a8:	4293      	cmp	r3, r2
 80102aa:	bfb8      	it	lt
 80102ac:	4613      	movlt	r3, r2
 80102ae:	6033      	str	r3, [r6, #0]
 80102b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80102b4:	4607      	mov	r7, r0
 80102b6:	460c      	mov	r4, r1
 80102b8:	b10a      	cbz	r2, 80102be <_printf_common+0x26>
 80102ba:	3301      	adds	r3, #1
 80102bc:	6033      	str	r3, [r6, #0]
 80102be:	6823      	ldr	r3, [r4, #0]
 80102c0:	0699      	lsls	r1, r3, #26
 80102c2:	bf42      	ittt	mi
 80102c4:	6833      	ldrmi	r3, [r6, #0]
 80102c6:	3302      	addmi	r3, #2
 80102c8:	6033      	strmi	r3, [r6, #0]
 80102ca:	6825      	ldr	r5, [r4, #0]
 80102cc:	f015 0506 	ands.w	r5, r5, #6
 80102d0:	d106      	bne.n	80102e0 <_printf_common+0x48>
 80102d2:	f104 0a19 	add.w	sl, r4, #25
 80102d6:	68e3      	ldr	r3, [r4, #12]
 80102d8:	6832      	ldr	r2, [r6, #0]
 80102da:	1a9b      	subs	r3, r3, r2
 80102dc:	42ab      	cmp	r3, r5
 80102de:	dc26      	bgt.n	801032e <_printf_common+0x96>
 80102e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80102e4:	6822      	ldr	r2, [r4, #0]
 80102e6:	3b00      	subs	r3, #0
 80102e8:	bf18      	it	ne
 80102ea:	2301      	movne	r3, #1
 80102ec:	0692      	lsls	r2, r2, #26
 80102ee:	d42b      	bmi.n	8010348 <_printf_common+0xb0>
 80102f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80102f4:	4641      	mov	r1, r8
 80102f6:	4638      	mov	r0, r7
 80102f8:	47c8      	blx	r9
 80102fa:	3001      	adds	r0, #1
 80102fc:	d01e      	beq.n	801033c <_printf_common+0xa4>
 80102fe:	6823      	ldr	r3, [r4, #0]
 8010300:	6922      	ldr	r2, [r4, #16]
 8010302:	f003 0306 	and.w	r3, r3, #6
 8010306:	2b04      	cmp	r3, #4
 8010308:	bf02      	ittt	eq
 801030a:	68e5      	ldreq	r5, [r4, #12]
 801030c:	6833      	ldreq	r3, [r6, #0]
 801030e:	1aed      	subeq	r5, r5, r3
 8010310:	68a3      	ldr	r3, [r4, #8]
 8010312:	bf0c      	ite	eq
 8010314:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010318:	2500      	movne	r5, #0
 801031a:	4293      	cmp	r3, r2
 801031c:	bfc4      	itt	gt
 801031e:	1a9b      	subgt	r3, r3, r2
 8010320:	18ed      	addgt	r5, r5, r3
 8010322:	2600      	movs	r6, #0
 8010324:	341a      	adds	r4, #26
 8010326:	42b5      	cmp	r5, r6
 8010328:	d11a      	bne.n	8010360 <_printf_common+0xc8>
 801032a:	2000      	movs	r0, #0
 801032c:	e008      	b.n	8010340 <_printf_common+0xa8>
 801032e:	2301      	movs	r3, #1
 8010330:	4652      	mov	r2, sl
 8010332:	4641      	mov	r1, r8
 8010334:	4638      	mov	r0, r7
 8010336:	47c8      	blx	r9
 8010338:	3001      	adds	r0, #1
 801033a:	d103      	bne.n	8010344 <_printf_common+0xac>
 801033c:	f04f 30ff 	mov.w	r0, #4294967295
 8010340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010344:	3501      	adds	r5, #1
 8010346:	e7c6      	b.n	80102d6 <_printf_common+0x3e>
 8010348:	18e1      	adds	r1, r4, r3
 801034a:	1c5a      	adds	r2, r3, #1
 801034c:	2030      	movs	r0, #48	@ 0x30
 801034e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010352:	4422      	add	r2, r4
 8010354:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010358:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801035c:	3302      	adds	r3, #2
 801035e:	e7c7      	b.n	80102f0 <_printf_common+0x58>
 8010360:	2301      	movs	r3, #1
 8010362:	4622      	mov	r2, r4
 8010364:	4641      	mov	r1, r8
 8010366:	4638      	mov	r0, r7
 8010368:	47c8      	blx	r9
 801036a:	3001      	adds	r0, #1
 801036c:	d0e6      	beq.n	801033c <_printf_common+0xa4>
 801036e:	3601      	adds	r6, #1
 8010370:	e7d9      	b.n	8010326 <_printf_common+0x8e>
	...

08010374 <_printf_i>:
 8010374:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010378:	7e0f      	ldrb	r7, [r1, #24]
 801037a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801037c:	2f78      	cmp	r7, #120	@ 0x78
 801037e:	4691      	mov	r9, r2
 8010380:	4680      	mov	r8, r0
 8010382:	460c      	mov	r4, r1
 8010384:	469a      	mov	sl, r3
 8010386:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801038a:	d807      	bhi.n	801039c <_printf_i+0x28>
 801038c:	2f62      	cmp	r7, #98	@ 0x62
 801038e:	d80a      	bhi.n	80103a6 <_printf_i+0x32>
 8010390:	2f00      	cmp	r7, #0
 8010392:	f000 80d1 	beq.w	8010538 <_printf_i+0x1c4>
 8010396:	2f58      	cmp	r7, #88	@ 0x58
 8010398:	f000 80b8 	beq.w	801050c <_printf_i+0x198>
 801039c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80103a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80103a4:	e03a      	b.n	801041c <_printf_i+0xa8>
 80103a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80103aa:	2b15      	cmp	r3, #21
 80103ac:	d8f6      	bhi.n	801039c <_printf_i+0x28>
 80103ae:	a101      	add	r1, pc, #4	@ (adr r1, 80103b4 <_printf_i+0x40>)
 80103b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80103b4:	0801040d 	.word	0x0801040d
 80103b8:	08010421 	.word	0x08010421
 80103bc:	0801039d 	.word	0x0801039d
 80103c0:	0801039d 	.word	0x0801039d
 80103c4:	0801039d 	.word	0x0801039d
 80103c8:	0801039d 	.word	0x0801039d
 80103cc:	08010421 	.word	0x08010421
 80103d0:	0801039d 	.word	0x0801039d
 80103d4:	0801039d 	.word	0x0801039d
 80103d8:	0801039d 	.word	0x0801039d
 80103dc:	0801039d 	.word	0x0801039d
 80103e0:	0801051f 	.word	0x0801051f
 80103e4:	0801044b 	.word	0x0801044b
 80103e8:	080104d9 	.word	0x080104d9
 80103ec:	0801039d 	.word	0x0801039d
 80103f0:	0801039d 	.word	0x0801039d
 80103f4:	08010541 	.word	0x08010541
 80103f8:	0801039d 	.word	0x0801039d
 80103fc:	0801044b 	.word	0x0801044b
 8010400:	0801039d 	.word	0x0801039d
 8010404:	0801039d 	.word	0x0801039d
 8010408:	080104e1 	.word	0x080104e1
 801040c:	6833      	ldr	r3, [r6, #0]
 801040e:	1d1a      	adds	r2, r3, #4
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	6032      	str	r2, [r6, #0]
 8010414:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010418:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801041c:	2301      	movs	r3, #1
 801041e:	e09c      	b.n	801055a <_printf_i+0x1e6>
 8010420:	6833      	ldr	r3, [r6, #0]
 8010422:	6820      	ldr	r0, [r4, #0]
 8010424:	1d19      	adds	r1, r3, #4
 8010426:	6031      	str	r1, [r6, #0]
 8010428:	0606      	lsls	r6, r0, #24
 801042a:	d501      	bpl.n	8010430 <_printf_i+0xbc>
 801042c:	681d      	ldr	r5, [r3, #0]
 801042e:	e003      	b.n	8010438 <_printf_i+0xc4>
 8010430:	0645      	lsls	r5, r0, #25
 8010432:	d5fb      	bpl.n	801042c <_printf_i+0xb8>
 8010434:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010438:	2d00      	cmp	r5, #0
 801043a:	da03      	bge.n	8010444 <_printf_i+0xd0>
 801043c:	232d      	movs	r3, #45	@ 0x2d
 801043e:	426d      	negs	r5, r5
 8010440:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010444:	4858      	ldr	r0, [pc, #352]	@ (80105a8 <_printf_i+0x234>)
 8010446:	230a      	movs	r3, #10
 8010448:	e011      	b.n	801046e <_printf_i+0xfa>
 801044a:	6821      	ldr	r1, [r4, #0]
 801044c:	6833      	ldr	r3, [r6, #0]
 801044e:	0608      	lsls	r0, r1, #24
 8010450:	f853 5b04 	ldr.w	r5, [r3], #4
 8010454:	d402      	bmi.n	801045c <_printf_i+0xe8>
 8010456:	0649      	lsls	r1, r1, #25
 8010458:	bf48      	it	mi
 801045a:	b2ad      	uxthmi	r5, r5
 801045c:	2f6f      	cmp	r7, #111	@ 0x6f
 801045e:	4852      	ldr	r0, [pc, #328]	@ (80105a8 <_printf_i+0x234>)
 8010460:	6033      	str	r3, [r6, #0]
 8010462:	bf14      	ite	ne
 8010464:	230a      	movne	r3, #10
 8010466:	2308      	moveq	r3, #8
 8010468:	2100      	movs	r1, #0
 801046a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801046e:	6866      	ldr	r6, [r4, #4]
 8010470:	60a6      	str	r6, [r4, #8]
 8010472:	2e00      	cmp	r6, #0
 8010474:	db05      	blt.n	8010482 <_printf_i+0x10e>
 8010476:	6821      	ldr	r1, [r4, #0]
 8010478:	432e      	orrs	r6, r5
 801047a:	f021 0104 	bic.w	r1, r1, #4
 801047e:	6021      	str	r1, [r4, #0]
 8010480:	d04b      	beq.n	801051a <_printf_i+0x1a6>
 8010482:	4616      	mov	r6, r2
 8010484:	fbb5 f1f3 	udiv	r1, r5, r3
 8010488:	fb03 5711 	mls	r7, r3, r1, r5
 801048c:	5dc7      	ldrb	r7, [r0, r7]
 801048e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010492:	462f      	mov	r7, r5
 8010494:	42bb      	cmp	r3, r7
 8010496:	460d      	mov	r5, r1
 8010498:	d9f4      	bls.n	8010484 <_printf_i+0x110>
 801049a:	2b08      	cmp	r3, #8
 801049c:	d10b      	bne.n	80104b6 <_printf_i+0x142>
 801049e:	6823      	ldr	r3, [r4, #0]
 80104a0:	07df      	lsls	r7, r3, #31
 80104a2:	d508      	bpl.n	80104b6 <_printf_i+0x142>
 80104a4:	6923      	ldr	r3, [r4, #16]
 80104a6:	6861      	ldr	r1, [r4, #4]
 80104a8:	4299      	cmp	r1, r3
 80104aa:	bfde      	ittt	le
 80104ac:	2330      	movle	r3, #48	@ 0x30
 80104ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80104b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80104b6:	1b92      	subs	r2, r2, r6
 80104b8:	6122      	str	r2, [r4, #16]
 80104ba:	f8cd a000 	str.w	sl, [sp]
 80104be:	464b      	mov	r3, r9
 80104c0:	aa03      	add	r2, sp, #12
 80104c2:	4621      	mov	r1, r4
 80104c4:	4640      	mov	r0, r8
 80104c6:	f7ff fee7 	bl	8010298 <_printf_common>
 80104ca:	3001      	adds	r0, #1
 80104cc:	d14a      	bne.n	8010564 <_printf_i+0x1f0>
 80104ce:	f04f 30ff 	mov.w	r0, #4294967295
 80104d2:	b004      	add	sp, #16
 80104d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104d8:	6823      	ldr	r3, [r4, #0]
 80104da:	f043 0320 	orr.w	r3, r3, #32
 80104de:	6023      	str	r3, [r4, #0]
 80104e0:	4832      	ldr	r0, [pc, #200]	@ (80105ac <_printf_i+0x238>)
 80104e2:	2778      	movs	r7, #120	@ 0x78
 80104e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80104e8:	6823      	ldr	r3, [r4, #0]
 80104ea:	6831      	ldr	r1, [r6, #0]
 80104ec:	061f      	lsls	r7, r3, #24
 80104ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80104f2:	d402      	bmi.n	80104fa <_printf_i+0x186>
 80104f4:	065f      	lsls	r7, r3, #25
 80104f6:	bf48      	it	mi
 80104f8:	b2ad      	uxthmi	r5, r5
 80104fa:	6031      	str	r1, [r6, #0]
 80104fc:	07d9      	lsls	r1, r3, #31
 80104fe:	bf44      	itt	mi
 8010500:	f043 0320 	orrmi.w	r3, r3, #32
 8010504:	6023      	strmi	r3, [r4, #0]
 8010506:	b11d      	cbz	r5, 8010510 <_printf_i+0x19c>
 8010508:	2310      	movs	r3, #16
 801050a:	e7ad      	b.n	8010468 <_printf_i+0xf4>
 801050c:	4826      	ldr	r0, [pc, #152]	@ (80105a8 <_printf_i+0x234>)
 801050e:	e7e9      	b.n	80104e4 <_printf_i+0x170>
 8010510:	6823      	ldr	r3, [r4, #0]
 8010512:	f023 0320 	bic.w	r3, r3, #32
 8010516:	6023      	str	r3, [r4, #0]
 8010518:	e7f6      	b.n	8010508 <_printf_i+0x194>
 801051a:	4616      	mov	r6, r2
 801051c:	e7bd      	b.n	801049a <_printf_i+0x126>
 801051e:	6833      	ldr	r3, [r6, #0]
 8010520:	6825      	ldr	r5, [r4, #0]
 8010522:	6961      	ldr	r1, [r4, #20]
 8010524:	1d18      	adds	r0, r3, #4
 8010526:	6030      	str	r0, [r6, #0]
 8010528:	062e      	lsls	r6, r5, #24
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	d501      	bpl.n	8010532 <_printf_i+0x1be>
 801052e:	6019      	str	r1, [r3, #0]
 8010530:	e002      	b.n	8010538 <_printf_i+0x1c4>
 8010532:	0668      	lsls	r0, r5, #25
 8010534:	d5fb      	bpl.n	801052e <_printf_i+0x1ba>
 8010536:	8019      	strh	r1, [r3, #0]
 8010538:	2300      	movs	r3, #0
 801053a:	6123      	str	r3, [r4, #16]
 801053c:	4616      	mov	r6, r2
 801053e:	e7bc      	b.n	80104ba <_printf_i+0x146>
 8010540:	6833      	ldr	r3, [r6, #0]
 8010542:	1d1a      	adds	r2, r3, #4
 8010544:	6032      	str	r2, [r6, #0]
 8010546:	681e      	ldr	r6, [r3, #0]
 8010548:	6862      	ldr	r2, [r4, #4]
 801054a:	2100      	movs	r1, #0
 801054c:	4630      	mov	r0, r6
 801054e:	f7ef fe3f 	bl	80001d0 <memchr>
 8010552:	b108      	cbz	r0, 8010558 <_printf_i+0x1e4>
 8010554:	1b80      	subs	r0, r0, r6
 8010556:	6060      	str	r0, [r4, #4]
 8010558:	6863      	ldr	r3, [r4, #4]
 801055a:	6123      	str	r3, [r4, #16]
 801055c:	2300      	movs	r3, #0
 801055e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010562:	e7aa      	b.n	80104ba <_printf_i+0x146>
 8010564:	6923      	ldr	r3, [r4, #16]
 8010566:	4632      	mov	r2, r6
 8010568:	4649      	mov	r1, r9
 801056a:	4640      	mov	r0, r8
 801056c:	47d0      	blx	sl
 801056e:	3001      	adds	r0, #1
 8010570:	d0ad      	beq.n	80104ce <_printf_i+0x15a>
 8010572:	6823      	ldr	r3, [r4, #0]
 8010574:	079b      	lsls	r3, r3, #30
 8010576:	d413      	bmi.n	80105a0 <_printf_i+0x22c>
 8010578:	68e0      	ldr	r0, [r4, #12]
 801057a:	9b03      	ldr	r3, [sp, #12]
 801057c:	4298      	cmp	r0, r3
 801057e:	bfb8      	it	lt
 8010580:	4618      	movlt	r0, r3
 8010582:	e7a6      	b.n	80104d2 <_printf_i+0x15e>
 8010584:	2301      	movs	r3, #1
 8010586:	4632      	mov	r2, r6
 8010588:	4649      	mov	r1, r9
 801058a:	4640      	mov	r0, r8
 801058c:	47d0      	blx	sl
 801058e:	3001      	adds	r0, #1
 8010590:	d09d      	beq.n	80104ce <_printf_i+0x15a>
 8010592:	3501      	adds	r5, #1
 8010594:	68e3      	ldr	r3, [r4, #12]
 8010596:	9903      	ldr	r1, [sp, #12]
 8010598:	1a5b      	subs	r3, r3, r1
 801059a:	42ab      	cmp	r3, r5
 801059c:	dcf2      	bgt.n	8010584 <_printf_i+0x210>
 801059e:	e7eb      	b.n	8010578 <_printf_i+0x204>
 80105a0:	2500      	movs	r5, #0
 80105a2:	f104 0619 	add.w	r6, r4, #25
 80105a6:	e7f5      	b.n	8010594 <_printf_i+0x220>
 80105a8:	0801116d 	.word	0x0801116d
 80105ac:	0801117e 	.word	0x0801117e

080105b0 <__sflush_r>:
 80105b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80105b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105b8:	0716      	lsls	r6, r2, #28
 80105ba:	4605      	mov	r5, r0
 80105bc:	460c      	mov	r4, r1
 80105be:	d454      	bmi.n	801066a <__sflush_r+0xba>
 80105c0:	684b      	ldr	r3, [r1, #4]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	dc02      	bgt.n	80105cc <__sflush_r+0x1c>
 80105c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	dd48      	ble.n	801065e <__sflush_r+0xae>
 80105cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80105ce:	2e00      	cmp	r6, #0
 80105d0:	d045      	beq.n	801065e <__sflush_r+0xae>
 80105d2:	2300      	movs	r3, #0
 80105d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80105d8:	682f      	ldr	r7, [r5, #0]
 80105da:	6a21      	ldr	r1, [r4, #32]
 80105dc:	602b      	str	r3, [r5, #0]
 80105de:	d030      	beq.n	8010642 <__sflush_r+0x92>
 80105e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80105e2:	89a3      	ldrh	r3, [r4, #12]
 80105e4:	0759      	lsls	r1, r3, #29
 80105e6:	d505      	bpl.n	80105f4 <__sflush_r+0x44>
 80105e8:	6863      	ldr	r3, [r4, #4]
 80105ea:	1ad2      	subs	r2, r2, r3
 80105ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80105ee:	b10b      	cbz	r3, 80105f4 <__sflush_r+0x44>
 80105f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80105f2:	1ad2      	subs	r2, r2, r3
 80105f4:	2300      	movs	r3, #0
 80105f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80105f8:	6a21      	ldr	r1, [r4, #32]
 80105fa:	4628      	mov	r0, r5
 80105fc:	47b0      	blx	r6
 80105fe:	1c43      	adds	r3, r0, #1
 8010600:	89a3      	ldrh	r3, [r4, #12]
 8010602:	d106      	bne.n	8010612 <__sflush_r+0x62>
 8010604:	6829      	ldr	r1, [r5, #0]
 8010606:	291d      	cmp	r1, #29
 8010608:	d82b      	bhi.n	8010662 <__sflush_r+0xb2>
 801060a:	4a2a      	ldr	r2, [pc, #168]	@ (80106b4 <__sflush_r+0x104>)
 801060c:	40ca      	lsrs	r2, r1
 801060e:	07d6      	lsls	r6, r2, #31
 8010610:	d527      	bpl.n	8010662 <__sflush_r+0xb2>
 8010612:	2200      	movs	r2, #0
 8010614:	6062      	str	r2, [r4, #4]
 8010616:	04d9      	lsls	r1, r3, #19
 8010618:	6922      	ldr	r2, [r4, #16]
 801061a:	6022      	str	r2, [r4, #0]
 801061c:	d504      	bpl.n	8010628 <__sflush_r+0x78>
 801061e:	1c42      	adds	r2, r0, #1
 8010620:	d101      	bne.n	8010626 <__sflush_r+0x76>
 8010622:	682b      	ldr	r3, [r5, #0]
 8010624:	b903      	cbnz	r3, 8010628 <__sflush_r+0x78>
 8010626:	6560      	str	r0, [r4, #84]	@ 0x54
 8010628:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801062a:	602f      	str	r7, [r5, #0]
 801062c:	b1b9      	cbz	r1, 801065e <__sflush_r+0xae>
 801062e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010632:	4299      	cmp	r1, r3
 8010634:	d002      	beq.n	801063c <__sflush_r+0x8c>
 8010636:	4628      	mov	r0, r5
 8010638:	f7ff fb4a 	bl	800fcd0 <_free_r>
 801063c:	2300      	movs	r3, #0
 801063e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010640:	e00d      	b.n	801065e <__sflush_r+0xae>
 8010642:	2301      	movs	r3, #1
 8010644:	4628      	mov	r0, r5
 8010646:	47b0      	blx	r6
 8010648:	4602      	mov	r2, r0
 801064a:	1c50      	adds	r0, r2, #1
 801064c:	d1c9      	bne.n	80105e2 <__sflush_r+0x32>
 801064e:	682b      	ldr	r3, [r5, #0]
 8010650:	2b00      	cmp	r3, #0
 8010652:	d0c6      	beq.n	80105e2 <__sflush_r+0x32>
 8010654:	2b1d      	cmp	r3, #29
 8010656:	d001      	beq.n	801065c <__sflush_r+0xac>
 8010658:	2b16      	cmp	r3, #22
 801065a:	d11e      	bne.n	801069a <__sflush_r+0xea>
 801065c:	602f      	str	r7, [r5, #0]
 801065e:	2000      	movs	r0, #0
 8010660:	e022      	b.n	80106a8 <__sflush_r+0xf8>
 8010662:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010666:	b21b      	sxth	r3, r3
 8010668:	e01b      	b.n	80106a2 <__sflush_r+0xf2>
 801066a:	690f      	ldr	r7, [r1, #16]
 801066c:	2f00      	cmp	r7, #0
 801066e:	d0f6      	beq.n	801065e <__sflush_r+0xae>
 8010670:	0793      	lsls	r3, r2, #30
 8010672:	680e      	ldr	r6, [r1, #0]
 8010674:	bf08      	it	eq
 8010676:	694b      	ldreq	r3, [r1, #20]
 8010678:	600f      	str	r7, [r1, #0]
 801067a:	bf18      	it	ne
 801067c:	2300      	movne	r3, #0
 801067e:	eba6 0807 	sub.w	r8, r6, r7
 8010682:	608b      	str	r3, [r1, #8]
 8010684:	f1b8 0f00 	cmp.w	r8, #0
 8010688:	dde9      	ble.n	801065e <__sflush_r+0xae>
 801068a:	6a21      	ldr	r1, [r4, #32]
 801068c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801068e:	4643      	mov	r3, r8
 8010690:	463a      	mov	r2, r7
 8010692:	4628      	mov	r0, r5
 8010694:	47b0      	blx	r6
 8010696:	2800      	cmp	r0, #0
 8010698:	dc08      	bgt.n	80106ac <__sflush_r+0xfc>
 801069a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801069e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80106a2:	81a3      	strh	r3, [r4, #12]
 80106a4:	f04f 30ff 	mov.w	r0, #4294967295
 80106a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106ac:	4407      	add	r7, r0
 80106ae:	eba8 0800 	sub.w	r8, r8, r0
 80106b2:	e7e7      	b.n	8010684 <__sflush_r+0xd4>
 80106b4:	20400001 	.word	0x20400001

080106b8 <_fflush_r>:
 80106b8:	b538      	push	{r3, r4, r5, lr}
 80106ba:	690b      	ldr	r3, [r1, #16]
 80106bc:	4605      	mov	r5, r0
 80106be:	460c      	mov	r4, r1
 80106c0:	b913      	cbnz	r3, 80106c8 <_fflush_r+0x10>
 80106c2:	2500      	movs	r5, #0
 80106c4:	4628      	mov	r0, r5
 80106c6:	bd38      	pop	{r3, r4, r5, pc}
 80106c8:	b118      	cbz	r0, 80106d2 <_fflush_r+0x1a>
 80106ca:	6a03      	ldr	r3, [r0, #32]
 80106cc:	b90b      	cbnz	r3, 80106d2 <_fflush_r+0x1a>
 80106ce:	f7fe fff7 	bl	800f6c0 <__sinit>
 80106d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d0f3      	beq.n	80106c2 <_fflush_r+0xa>
 80106da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80106dc:	07d0      	lsls	r0, r2, #31
 80106de:	d404      	bmi.n	80106ea <_fflush_r+0x32>
 80106e0:	0599      	lsls	r1, r3, #22
 80106e2:	d402      	bmi.n	80106ea <_fflush_r+0x32>
 80106e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80106e6:	f7ff fae2 	bl	800fcae <__retarget_lock_acquire_recursive>
 80106ea:	4628      	mov	r0, r5
 80106ec:	4621      	mov	r1, r4
 80106ee:	f7ff ff5f 	bl	80105b0 <__sflush_r>
 80106f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80106f4:	07da      	lsls	r2, r3, #31
 80106f6:	4605      	mov	r5, r0
 80106f8:	d4e4      	bmi.n	80106c4 <_fflush_r+0xc>
 80106fa:	89a3      	ldrh	r3, [r4, #12]
 80106fc:	059b      	lsls	r3, r3, #22
 80106fe:	d4e1      	bmi.n	80106c4 <_fflush_r+0xc>
 8010700:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010702:	f7ff fad5 	bl	800fcb0 <__retarget_lock_release_recursive>
 8010706:	e7dd      	b.n	80106c4 <_fflush_r+0xc>

08010708 <__swhatbuf_r>:
 8010708:	b570      	push	{r4, r5, r6, lr}
 801070a:	460c      	mov	r4, r1
 801070c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010710:	2900      	cmp	r1, #0
 8010712:	b096      	sub	sp, #88	@ 0x58
 8010714:	4615      	mov	r5, r2
 8010716:	461e      	mov	r6, r3
 8010718:	da0d      	bge.n	8010736 <__swhatbuf_r+0x2e>
 801071a:	89a3      	ldrh	r3, [r4, #12]
 801071c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010720:	f04f 0100 	mov.w	r1, #0
 8010724:	bf14      	ite	ne
 8010726:	2340      	movne	r3, #64	@ 0x40
 8010728:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801072c:	2000      	movs	r0, #0
 801072e:	6031      	str	r1, [r6, #0]
 8010730:	602b      	str	r3, [r5, #0]
 8010732:	b016      	add	sp, #88	@ 0x58
 8010734:	bd70      	pop	{r4, r5, r6, pc}
 8010736:	466a      	mov	r2, sp
 8010738:	f000 f862 	bl	8010800 <_fstat_r>
 801073c:	2800      	cmp	r0, #0
 801073e:	dbec      	blt.n	801071a <__swhatbuf_r+0x12>
 8010740:	9901      	ldr	r1, [sp, #4]
 8010742:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010746:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801074a:	4259      	negs	r1, r3
 801074c:	4159      	adcs	r1, r3
 801074e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010752:	e7eb      	b.n	801072c <__swhatbuf_r+0x24>

08010754 <__smakebuf_r>:
 8010754:	898b      	ldrh	r3, [r1, #12]
 8010756:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010758:	079d      	lsls	r5, r3, #30
 801075a:	4606      	mov	r6, r0
 801075c:	460c      	mov	r4, r1
 801075e:	d507      	bpl.n	8010770 <__smakebuf_r+0x1c>
 8010760:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010764:	6023      	str	r3, [r4, #0]
 8010766:	6123      	str	r3, [r4, #16]
 8010768:	2301      	movs	r3, #1
 801076a:	6163      	str	r3, [r4, #20]
 801076c:	b003      	add	sp, #12
 801076e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010770:	ab01      	add	r3, sp, #4
 8010772:	466a      	mov	r2, sp
 8010774:	f7ff ffc8 	bl	8010708 <__swhatbuf_r>
 8010778:	9f00      	ldr	r7, [sp, #0]
 801077a:	4605      	mov	r5, r0
 801077c:	4639      	mov	r1, r7
 801077e:	4630      	mov	r0, r6
 8010780:	f7fe fe86 	bl	800f490 <_malloc_r>
 8010784:	b948      	cbnz	r0, 801079a <__smakebuf_r+0x46>
 8010786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801078a:	059a      	lsls	r2, r3, #22
 801078c:	d4ee      	bmi.n	801076c <__smakebuf_r+0x18>
 801078e:	f023 0303 	bic.w	r3, r3, #3
 8010792:	f043 0302 	orr.w	r3, r3, #2
 8010796:	81a3      	strh	r3, [r4, #12]
 8010798:	e7e2      	b.n	8010760 <__smakebuf_r+0xc>
 801079a:	89a3      	ldrh	r3, [r4, #12]
 801079c:	6020      	str	r0, [r4, #0]
 801079e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80107a2:	81a3      	strh	r3, [r4, #12]
 80107a4:	9b01      	ldr	r3, [sp, #4]
 80107a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80107aa:	b15b      	cbz	r3, 80107c4 <__smakebuf_r+0x70>
 80107ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107b0:	4630      	mov	r0, r6
 80107b2:	f000 f837 	bl	8010824 <_isatty_r>
 80107b6:	b128      	cbz	r0, 80107c4 <__smakebuf_r+0x70>
 80107b8:	89a3      	ldrh	r3, [r4, #12]
 80107ba:	f023 0303 	bic.w	r3, r3, #3
 80107be:	f043 0301 	orr.w	r3, r3, #1
 80107c2:	81a3      	strh	r3, [r4, #12]
 80107c4:	89a3      	ldrh	r3, [r4, #12]
 80107c6:	431d      	orrs	r5, r3
 80107c8:	81a5      	strh	r5, [r4, #12]
 80107ca:	e7cf      	b.n	801076c <__smakebuf_r+0x18>

080107cc <memmove>:
 80107cc:	4288      	cmp	r0, r1
 80107ce:	b510      	push	{r4, lr}
 80107d0:	eb01 0402 	add.w	r4, r1, r2
 80107d4:	d902      	bls.n	80107dc <memmove+0x10>
 80107d6:	4284      	cmp	r4, r0
 80107d8:	4623      	mov	r3, r4
 80107da:	d807      	bhi.n	80107ec <memmove+0x20>
 80107dc:	1e43      	subs	r3, r0, #1
 80107de:	42a1      	cmp	r1, r4
 80107e0:	d008      	beq.n	80107f4 <memmove+0x28>
 80107e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80107e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80107ea:	e7f8      	b.n	80107de <memmove+0x12>
 80107ec:	4402      	add	r2, r0
 80107ee:	4601      	mov	r1, r0
 80107f0:	428a      	cmp	r2, r1
 80107f2:	d100      	bne.n	80107f6 <memmove+0x2a>
 80107f4:	bd10      	pop	{r4, pc}
 80107f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80107fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80107fe:	e7f7      	b.n	80107f0 <memmove+0x24>

08010800 <_fstat_r>:
 8010800:	b538      	push	{r3, r4, r5, lr}
 8010802:	4d07      	ldr	r5, [pc, #28]	@ (8010820 <_fstat_r+0x20>)
 8010804:	2300      	movs	r3, #0
 8010806:	4604      	mov	r4, r0
 8010808:	4608      	mov	r0, r1
 801080a:	4611      	mov	r1, r2
 801080c:	602b      	str	r3, [r5, #0]
 801080e:	f7f5 fea7 	bl	8006560 <_fstat>
 8010812:	1c43      	adds	r3, r0, #1
 8010814:	d102      	bne.n	801081c <_fstat_r+0x1c>
 8010816:	682b      	ldr	r3, [r5, #0]
 8010818:	b103      	cbz	r3, 801081c <_fstat_r+0x1c>
 801081a:	6023      	str	r3, [r4, #0]
 801081c:	bd38      	pop	{r3, r4, r5, pc}
 801081e:	bf00      	nop
 8010820:	200033dc 	.word	0x200033dc

08010824 <_isatty_r>:
 8010824:	b538      	push	{r3, r4, r5, lr}
 8010826:	4d06      	ldr	r5, [pc, #24]	@ (8010840 <_isatty_r+0x1c>)
 8010828:	2300      	movs	r3, #0
 801082a:	4604      	mov	r4, r0
 801082c:	4608      	mov	r0, r1
 801082e:	602b      	str	r3, [r5, #0]
 8010830:	f7f5 fea6 	bl	8006580 <_isatty>
 8010834:	1c43      	adds	r3, r0, #1
 8010836:	d102      	bne.n	801083e <_isatty_r+0x1a>
 8010838:	682b      	ldr	r3, [r5, #0]
 801083a:	b103      	cbz	r3, 801083e <_isatty_r+0x1a>
 801083c:	6023      	str	r3, [r4, #0]
 801083e:	bd38      	pop	{r3, r4, r5, pc}
 8010840:	200033dc 	.word	0x200033dc

08010844 <_realloc_r>:
 8010844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010848:	4607      	mov	r7, r0
 801084a:	4614      	mov	r4, r2
 801084c:	460d      	mov	r5, r1
 801084e:	b921      	cbnz	r1, 801085a <_realloc_r+0x16>
 8010850:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010854:	4611      	mov	r1, r2
 8010856:	f7fe be1b 	b.w	800f490 <_malloc_r>
 801085a:	b92a      	cbnz	r2, 8010868 <_realloc_r+0x24>
 801085c:	f7ff fa38 	bl	800fcd0 <_free_r>
 8010860:	4625      	mov	r5, r4
 8010862:	4628      	mov	r0, r5
 8010864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010868:	f000 f81a 	bl	80108a0 <_malloc_usable_size_r>
 801086c:	4284      	cmp	r4, r0
 801086e:	4606      	mov	r6, r0
 8010870:	d802      	bhi.n	8010878 <_realloc_r+0x34>
 8010872:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010876:	d8f4      	bhi.n	8010862 <_realloc_r+0x1e>
 8010878:	4621      	mov	r1, r4
 801087a:	4638      	mov	r0, r7
 801087c:	f7fe fe08 	bl	800f490 <_malloc_r>
 8010880:	4680      	mov	r8, r0
 8010882:	b908      	cbnz	r0, 8010888 <_realloc_r+0x44>
 8010884:	4645      	mov	r5, r8
 8010886:	e7ec      	b.n	8010862 <_realloc_r+0x1e>
 8010888:	42b4      	cmp	r4, r6
 801088a:	4622      	mov	r2, r4
 801088c:	4629      	mov	r1, r5
 801088e:	bf28      	it	cs
 8010890:	4632      	movcs	r2, r6
 8010892:	f7ff fa0e 	bl	800fcb2 <memcpy>
 8010896:	4629      	mov	r1, r5
 8010898:	4638      	mov	r0, r7
 801089a:	f7ff fa19 	bl	800fcd0 <_free_r>
 801089e:	e7f1      	b.n	8010884 <_realloc_r+0x40>

080108a0 <_malloc_usable_size_r>:
 80108a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80108a4:	1f18      	subs	r0, r3, #4
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	bfbc      	itt	lt
 80108aa:	580b      	ldrlt	r3, [r1, r0]
 80108ac:	18c0      	addlt	r0, r0, r3
 80108ae:	4770      	bx	lr

080108b0 <_init>:
 80108b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108b2:	bf00      	nop
 80108b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80108b6:	bc08      	pop	{r3}
 80108b8:	469e      	mov	lr, r3
 80108ba:	4770      	bx	lr

080108bc <_fini>:
 80108bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108be:	bf00      	nop
 80108c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80108c2:	bc08      	pop	{r3}
 80108c4:	469e      	mov	lr, r3
 80108c6:	4770      	bx	lr
