// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FloatvAddFloatv_FloatvAddFloatv_Pipeline_cc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_in0_s_dout,
        fifo_in0_s_empty_n,
        fifo_in0_s_read,
        fifo_in1_s_dout,
        fifo_in1_s_empty_n,
        fifo_in1_s_read,
        fifo_out_din,
        fifo_out_full_n,
        fifo_out_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [512:0] fifo_in0_s_dout;
input   fifo_in0_s_empty_n;
output   fifo_in0_s_read;
input  [512:0] fifo_in1_s_dout;
input   fifo_in1_s_empty_n;
output   fifo_in1_s_read;
output  [512:0] fifo_out_din;
input   fifo_out_full_n;
output   fifo_out_write;

reg ap_done;
reg ap_idle;
reg fifo_in0_s_read;
reg fifo_in1_s_read;
reg fifo_out_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_out_blk_n;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [0:0] and_ln224_reg_1294;
reg   [0:0] and_ln224_reg_1294_pp0_iter2_reg;
wire   [0:0] and_ln224_fu_611_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] and_ln224_reg_1294_pp0_iter1_reg;
wire   [0:0] p_vld5_fu_619_p1;
wire   [31:0] elem_val_fu_781_p1;
wire   [31:0] elem_val_1_fu_785_p1;
wire   [31:0] bitcast_ln78_fu_789_p1;
wire   [31:0] bitcast_ln78_1_fu_793_p1;
wire   [31:0] bitcast_ln78_2_fu_797_p1;
wire   [31:0] bitcast_ln78_3_fu_801_p1;
wire   [31:0] bitcast_ln78_4_fu_805_p1;
wire   [31:0] bitcast_ln78_5_fu_809_p1;
wire   [31:0] bitcast_ln78_6_fu_813_p1;
wire   [31:0] bitcast_ln78_7_fu_817_p1;
wire   [31:0] bitcast_ln78_8_fu_821_p1;
wire   [31:0] bitcast_ln78_9_fu_825_p1;
wire   [31:0] bitcast_ln78_10_fu_829_p1;
wire   [31:0] bitcast_ln78_11_fu_833_p1;
wire   [31:0] bitcast_ln78_12_fu_837_p1;
wire   [31:0] bitcast_ln78_13_fu_841_p1;
wire   [0:0] p_vld_fu_847_p1;
wire   [31:0] elem_val_4_fu_1009_p1;
wire   [31:0] elem_val_5_fu_1013_p1;
wire   [31:0] bitcast_ln78_16_fu_1017_p1;
wire   [31:0] bitcast_ln78_17_fu_1021_p1;
wire   [31:0] bitcast_ln78_18_fu_1025_p1;
wire   [31:0] bitcast_ln78_19_fu_1029_p1;
wire   [31:0] bitcast_ln78_20_fu_1033_p1;
wire   [31:0] bitcast_ln78_21_fu_1037_p1;
wire   [31:0] bitcast_ln78_22_fu_1041_p1;
wire   [31:0] bitcast_ln78_23_fu_1045_p1;
wire   [31:0] bitcast_ln78_24_fu_1049_p1;
wire   [31:0] bitcast_ln78_25_fu_1053_p1;
wire   [31:0] bitcast_ln78_26_fu_1057_p1;
wire   [31:0] bitcast_ln78_27_fu_1061_p1;
wire   [31:0] bitcast_ln78_28_fu_1065_p1;
wire   [31:0] bitcast_ln78_29_fu_1069_p1;
wire   [31:0] grp_fu_515_p2;
reg   [31:0] add_i_reg_1466;
wire   [31:0] grp_fu_521_p2;
reg   [31:0] add_i_1_reg_1471;
wire   [31:0] grp_fu_527_p2;
reg   [31:0] add_i_2_reg_1476;
wire   [31:0] grp_fu_533_p2;
reg   [31:0] add_i_3_reg_1481;
wire   [31:0] grp_fu_539_p2;
reg   [31:0] add_i_4_reg_1486;
wire   [31:0] grp_fu_545_p2;
reg   [31:0] add_i_5_reg_1491;
wire   [31:0] grp_fu_551_p2;
reg   [31:0] add_i_6_reg_1496;
wire   [31:0] grp_fu_557_p2;
reg   [31:0] add_i_7_reg_1501;
wire   [31:0] grp_fu_563_p2;
reg   [31:0] add_i_8_reg_1506;
wire   [31:0] grp_fu_569_p2;
reg   [31:0] add_i_9_reg_1511;
wire   [31:0] grp_fu_575_p2;
reg   [31:0] add_i_s_reg_1516;
wire   [31:0] grp_fu_581_p2;
reg   [31:0] add_i_10_reg_1521;
wire   [31:0] grp_fu_587_p2;
reg   [31:0] add_i_11_reg_1526;
wire   [31:0] grp_fu_593_p2;
reg   [31:0] add_i_12_reg_1531;
wire   [31:0] grp_fu_599_p2;
reg   [31:0] add_i_13_reg_1536;
wire   [31:0] grp_fu_605_p2;
reg   [31:0] add_i_14_reg_1541;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_val_3_reg_131;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_val_3_reg_131;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_val_2_reg_143;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_val_2_reg_143;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_reg_155;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_reg_155;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_71_reg_167;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_71_reg_167;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_72_reg_179;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_72_reg_179;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_73_reg_191;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_73_reg_191;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_74_reg_203;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_74_reg_203;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_75_reg_215;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_75_reg_215;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_76_reg_227;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_76_reg_227;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_77_reg_239;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_77_reg_239;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_78_reg_251;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_78_reg_251;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_79_reg_263;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_79_reg_263;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_80_reg_275;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_80_reg_275;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_81_reg_287;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_81_reg_287;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_82_reg_299;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_82_reg_299;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_83_reg_311;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_83_reg_311;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_32_0_reg_323;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_32_0_reg_323;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_30_0_reg_335;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_30_0_reg_335;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_28_0_reg_347;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_28_0_reg_347;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_26_0_reg_359;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_26_0_reg_359;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_24_0_reg_371;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_24_0_reg_371;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_22_0_reg_383;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_22_0_reg_383;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_20_0_reg_395;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_20_0_reg_395;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_18_0_reg_407;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_18_0_reg_407;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_16_0_reg_419;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_16_0_reg_419;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_14_0_reg_431;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_14_0_reg_431;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_12_0_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_12_0_reg_443;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_10_0_reg_455;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_10_0_reg_455;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_8_0_reg_467;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_8_0_reg_467;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_i_val_sroa_6_0_reg_479;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_i_val_sroa_6_0_reg_479;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_val_7_reg_491;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_val_7_reg_491;
wire   [31:0] ap_phi_reg_pp0_iter0_elem_val_6_reg_503;
reg   [31:0] ap_phi_reg_pp0_iter1_elem_val_6_reg_503;
wire   [0:0] tmp_nbreadreq_fu_96_p3;
wire   [0:0] tmp_1_nbreadreq_fu_104_p3;
wire   [0:0] fifo_in0_s_read_nbread_fu_112_p2_0;
wire   [0:0] fifo_in1_s_read_nbread_fu_118_p2_0;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] grp_fu_515_p0;
reg   [31:0] grp_fu_515_p1;
reg   [31:0] grp_fu_521_p0;
reg   [31:0] grp_fu_521_p1;
reg   [31:0] grp_fu_527_p0;
reg   [31:0] grp_fu_527_p1;
reg   [31:0] grp_fu_533_p0;
reg   [31:0] grp_fu_533_p1;
reg   [31:0] grp_fu_539_p0;
reg   [31:0] grp_fu_539_p1;
reg   [31:0] grp_fu_545_p0;
reg   [31:0] grp_fu_545_p1;
reg   [31:0] grp_fu_551_p0;
reg   [31:0] grp_fu_551_p1;
reg   [31:0] grp_fu_557_p0;
reg   [31:0] grp_fu_557_p1;
reg   [31:0] grp_fu_563_p0;
reg   [31:0] grp_fu_563_p1;
reg   [31:0] grp_fu_569_p0;
reg   [31:0] grp_fu_569_p1;
reg   [31:0] grp_fu_575_p0;
reg   [31:0] grp_fu_575_p1;
reg   [31:0] grp_fu_581_p0;
reg   [31:0] grp_fu_581_p1;
reg   [31:0] grp_fu_587_p0;
reg   [31:0] grp_fu_587_p1;
reg   [31:0] grp_fu_593_p0;
reg   [31:0] grp_fu_593_p1;
reg   [31:0] grp_fu_599_p0;
reg   [31:0] grp_fu_599_p1;
reg   [31:0] grp_fu_605_p0;
reg   [31:0] grp_fu_605_p1;
wire   [31:0] trunc_ln78_fu_627_p1;
wire   [31:0] trunc_ln_fu_631_p4;
wire   [31:0] trunc_ln78_2_fu_641_p4;
wire   [31:0] trunc_ln78_3_fu_651_p4;
wire   [31:0] trunc_ln78_4_fu_661_p4;
wire   [31:0] trunc_ln78_5_fu_671_p4;
wire   [31:0] trunc_ln78_6_fu_681_p4;
wire   [31:0] trunc_ln78_7_fu_691_p4;
wire   [31:0] trunc_ln78_8_fu_701_p4;
wire   [31:0] trunc_ln78_9_fu_711_p4;
wire   [31:0] trunc_ln78_s_fu_721_p4;
wire   [31:0] trunc_ln78_1_fu_731_p4;
wire   [31:0] trunc_ln78_10_fu_741_p4;
wire   [31:0] trunc_ln78_11_fu_751_p4;
wire   [31:0] trunc_ln78_12_fu_761_p4;
wire   [31:0] trunc_ln78_13_fu_771_p4;
wire   [31:0] trunc_ln78_14_fu_855_p1;
wire   [31:0] trunc_ln78_15_fu_859_p4;
wire   [31:0] trunc_ln78_16_fu_869_p4;
wire   [31:0] trunc_ln78_17_fu_879_p4;
wire   [31:0] trunc_ln78_18_fu_889_p4;
wire   [31:0] trunc_ln78_19_fu_899_p4;
wire   [31:0] trunc_ln78_20_fu_909_p4;
wire   [31:0] trunc_ln78_21_fu_919_p4;
wire   [31:0] trunc_ln78_22_fu_929_p4;
wire   [31:0] trunc_ln78_23_fu_939_p4;
wire   [31:0] trunc_ln78_24_fu_949_p4;
wire   [31:0] trunc_ln78_25_fu_959_p4;
wire   [31:0] trunc_ln78_26_fu_969_p4;
wire   [31:0] trunc_ln78_27_fu_979_p4;
wire   [31:0] trunc_ln78_28_fu_989_p4;
wire   [31:0] trunc_ln78_29_fu_999_p4;
wire   [31:0] bitcast_ln151_15_fu_1246_p1;
wire   [31:0] bitcast_ln151_14_fu_1243_p1;
wire   [31:0] bitcast_ln151_13_fu_1240_p1;
wire   [31:0] bitcast_ln151_12_fu_1237_p1;
wire   [31:0] bitcast_ln151_11_fu_1234_p1;
wire   [31:0] bitcast_ln151_10_fu_1231_p1;
wire   [31:0] bitcast_ln151_9_fu_1228_p1;
wire   [31:0] bitcast_ln151_8_fu_1225_p1;
wire   [31:0] bitcast_ln151_7_fu_1222_p1;
wire   [31:0] bitcast_ln151_6_fu_1219_p1;
wire   [31:0] bitcast_ln151_5_fu_1216_p1;
wire   [31:0] bitcast_ln151_4_fu_1213_p1;
wire   [31:0] bitcast_ln151_3_fu_1210_p1;
wire   [31:0] bitcast_ln151_2_fu_1207_p1;
wire   [31:0] bitcast_ln151_1_fu_1204_p1;
wire   [31:0] bitcast_ln151_fu_1201_p1;
wire   [511:0] or_ln151_s_fu_1249_p17;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_250;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U1(
    .din0(grp_fu_515_p0),
    .din1(grp_fu_515_p1),
    .dout(grp_fu_515_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U2(
    .din0(grp_fu_521_p0),
    .din1(grp_fu_521_p1),
    .dout(grp_fu_521_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U3(
    .din0(grp_fu_527_p0),
    .din1(grp_fu_527_p1),
    .dout(grp_fu_527_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U4(
    .din0(grp_fu_533_p0),
    .din1(grp_fu_533_p1),
    .dout(grp_fu_533_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U5(
    .din0(grp_fu_539_p0),
    .din1(grp_fu_539_p1),
    .dout(grp_fu_539_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U6(
    .din0(grp_fu_545_p0),
    .din1(grp_fu_545_p1),
    .dout(grp_fu_545_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U7(
    .din0(grp_fu_551_p0),
    .din1(grp_fu_551_p1),
    .dout(grp_fu_551_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U8(
    .din0(grp_fu_557_p0),
    .din1(grp_fu_557_p1),
    .dout(grp_fu_557_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U9(
    .din0(grp_fu_563_p0),
    .din1(grp_fu_563_p1),
    .dout(grp_fu_563_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U10(
    .din0(grp_fu_569_p0),
    .din1(grp_fu_569_p1),
    .dout(grp_fu_569_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U11(
    .din0(grp_fu_575_p0),
    .din1(grp_fu_575_p1),
    .dout(grp_fu_575_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U12(
    .din0(grp_fu_581_p0),
    .din1(grp_fu_581_p1),
    .dout(grp_fu_581_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U13(
    .din0(grp_fu_587_p0),
    .din1(grp_fu_587_p1),
    .dout(grp_fu_587_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U14(
    .din0(grp_fu_593_p0),
    .din1(grp_fu_593_p1),
    .dout(grp_fu_593_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U15(
    .din0(grp_fu_599_p0),
    .din1(grp_fu_599_p1),
    .dout(grp_fu_599_p2)
);

FloatvAddFloatv_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U16(
    .din0(grp_fu_605_p0),
    .din1(grp_fu_605_p1),
    .dout(grp_fu_605_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_10_0_reg_455 <= bitcast_ln78_18_fu_1025_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_10_0_reg_455 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_10_0_reg_455;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_12_0_reg_443 <= bitcast_ln78_19_fu_1029_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_12_0_reg_443 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_12_0_reg_443;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_14_0_reg_431 <= bitcast_ln78_20_fu_1033_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_14_0_reg_431 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_14_0_reg_431;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_16_0_reg_419 <= bitcast_ln78_21_fu_1037_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_16_0_reg_419 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_16_0_reg_419;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_18_0_reg_407 <= bitcast_ln78_22_fu_1041_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_18_0_reg_407 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_18_0_reg_407;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_20_0_reg_395 <= bitcast_ln78_23_fu_1045_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_20_0_reg_395 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_20_0_reg_395;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_22_0_reg_383 <= bitcast_ln78_24_fu_1049_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_22_0_reg_383 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_22_0_reg_383;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_24_0_reg_371 <= bitcast_ln78_25_fu_1053_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_24_0_reg_371 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_24_0_reg_371;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_26_0_reg_359 <= bitcast_ln78_26_fu_1057_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_26_0_reg_359 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_26_0_reg_359;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_28_0_reg_347 <= bitcast_ln78_27_fu_1061_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_28_0_reg_347 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_28_0_reg_347;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_30_0_reg_335 <= bitcast_ln78_28_fu_1065_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_30_0_reg_335 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_30_0_reg_335;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_32_0_reg_323 <= bitcast_ln78_29_fu_1069_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_32_0_reg_323 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_32_0_reg_323;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_6_0_reg_479 <= bitcast_ln78_16_fu_1017_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_6_0_reg_479 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_6_0_reg_479;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_8_0_reg_467 <= bitcast_ln78_17_fu_1021_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_i_val_sroa_8_0_reg_467 <= ap_phi_reg_pp0_iter0_elem_i_val_sroa_8_0_reg_467;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_val_2_reg_143 <= elem_val_1_fu_785_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_val_2_reg_143 <= ap_phi_reg_pp0_iter0_elem_val_2_reg_143;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_val_3_reg_131 <= elem_val_fu_781_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_val_3_reg_131 <= ap_phi_reg_pp0_iter0_elem_val_3_reg_131;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_val_6_reg_503 <= elem_val_4_fu_1009_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_val_6_reg_503 <= ap_phi_reg_pp0_iter0_elem_val_6_reg_503;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld_fu_847_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_elem_val_7_reg_491 <= elem_val_5_fu_1013_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_elem_val_7_reg_491 <= ap_phi_reg_pp0_iter0_elem_val_7_reg_491;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_71_reg_167 <= bitcast_ln78_1_fu_793_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_71_reg_167 <= ap_phi_reg_pp0_iter0_empty_71_reg_167;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_72_reg_179 <= bitcast_ln78_2_fu_797_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_72_reg_179 <= ap_phi_reg_pp0_iter0_empty_72_reg_179;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_73_reg_191 <= bitcast_ln78_3_fu_801_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_73_reg_191 <= ap_phi_reg_pp0_iter0_empty_73_reg_191;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_74_reg_203 <= bitcast_ln78_4_fu_805_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_74_reg_203 <= ap_phi_reg_pp0_iter0_empty_74_reg_203;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_75_reg_215 <= bitcast_ln78_5_fu_809_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_75_reg_215 <= ap_phi_reg_pp0_iter0_empty_75_reg_215;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_76_reg_227 <= bitcast_ln78_6_fu_813_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_76_reg_227 <= ap_phi_reg_pp0_iter0_empty_76_reg_227;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_77_reg_239 <= bitcast_ln78_7_fu_817_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_77_reg_239 <= ap_phi_reg_pp0_iter0_empty_77_reg_239;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_78_reg_251 <= bitcast_ln78_8_fu_821_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_78_reg_251 <= ap_phi_reg_pp0_iter0_empty_78_reg_251;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_79_reg_263 <= bitcast_ln78_9_fu_825_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_79_reg_263 <= ap_phi_reg_pp0_iter0_empty_79_reg_263;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_80_reg_275 <= bitcast_ln78_10_fu_829_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_80_reg_275 <= ap_phi_reg_pp0_iter0_empty_80_reg_275;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_81_reg_287 <= bitcast_ln78_11_fu_833_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_81_reg_287 <= ap_phi_reg_pp0_iter0_empty_81_reg_287;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_82_reg_299 <= bitcast_ln78_12_fu_837_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_82_reg_299 <= ap_phi_reg_pp0_iter0_empty_82_reg_299;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_83_reg_311 <= bitcast_ln78_13_fu_841_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_83_reg_311 <= ap_phi_reg_pp0_iter0_empty_83_reg_311;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if (((1'd1 == and_ln224_fu_611_p2) & (p_vld5_fu_619_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_empty_reg_155 <= bitcast_ln78_fu_789_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_reg_155 <= ap_phi_reg_pp0_iter0_empty_reg_155;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_i_10_reg_1521 <= grp_fu_581_p2;
        add_i_11_reg_1526 <= grp_fu_587_p2;
        add_i_12_reg_1531 <= grp_fu_593_p2;
        add_i_13_reg_1536 <= grp_fu_599_p2;
        add_i_14_reg_1541 <= grp_fu_605_p2;
        add_i_1_reg_1471 <= grp_fu_521_p2;
        add_i_2_reg_1476 <= grp_fu_527_p2;
        add_i_3_reg_1481 <= grp_fu_533_p2;
        add_i_4_reg_1486 <= grp_fu_539_p2;
        add_i_5_reg_1491 <= grp_fu_545_p2;
        add_i_6_reg_1496 <= grp_fu_551_p2;
        add_i_7_reg_1501 <= grp_fu_557_p2;
        add_i_8_reg_1506 <= grp_fu_563_p2;
        add_i_9_reg_1511 <= grp_fu_569_p2;
        add_i_reg_1466 <= grp_fu_515_p2;
        add_i_s_reg_1516 <= grp_fu_575_p2;
        and_ln224_reg_1294_pp0_iter2_reg <= and_ln224_reg_1294_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln224_reg_1294 <= and_ln224_fu_611_p2;
        and_ln224_reg_1294_pp0_iter1_reg <= and_ln224_reg_1294;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_515_p0 <= ap_phi_reg_pp0_iter1_elem_val_3_reg_131;
        grp_fu_515_p1 <= ap_phi_reg_pp0_iter1_elem_val_6_reg_503;
        grp_fu_521_p0 <= ap_phi_reg_pp0_iter1_elem_val_2_reg_143;
        grp_fu_521_p1 <= ap_phi_reg_pp0_iter1_elem_val_7_reg_491;
        grp_fu_527_p0 <= ap_phi_reg_pp0_iter1_empty_reg_155;
        grp_fu_527_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_6_0_reg_479;
        grp_fu_533_p0 <= ap_phi_reg_pp0_iter1_empty_71_reg_167;
        grp_fu_533_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_8_0_reg_467;
        grp_fu_539_p0 <= ap_phi_reg_pp0_iter1_empty_72_reg_179;
        grp_fu_539_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_10_0_reg_455;
        grp_fu_545_p0 <= ap_phi_reg_pp0_iter1_empty_73_reg_191;
        grp_fu_545_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_12_0_reg_443;
        grp_fu_551_p0 <= ap_phi_reg_pp0_iter1_empty_74_reg_203;
        grp_fu_551_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_14_0_reg_431;
        grp_fu_557_p0 <= ap_phi_reg_pp0_iter1_empty_75_reg_215;
        grp_fu_557_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_16_0_reg_419;
        grp_fu_563_p0 <= ap_phi_reg_pp0_iter1_empty_76_reg_227;
        grp_fu_563_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_18_0_reg_407;
        grp_fu_569_p0 <= ap_phi_reg_pp0_iter1_empty_77_reg_239;
        grp_fu_569_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_20_0_reg_395;
        grp_fu_575_p0 <= ap_phi_reg_pp0_iter1_empty_78_reg_251;
        grp_fu_575_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_22_0_reg_383;
        grp_fu_581_p0 <= ap_phi_reg_pp0_iter1_empty_79_reg_263;
        grp_fu_581_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_24_0_reg_371;
        grp_fu_587_p0 <= ap_phi_reg_pp0_iter1_empty_80_reg_275;
        grp_fu_587_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_26_0_reg_359;
        grp_fu_593_p0 <= ap_phi_reg_pp0_iter1_empty_81_reg_287;
        grp_fu_593_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_28_0_reg_347;
        grp_fu_599_p0 <= ap_phi_reg_pp0_iter1_empty_82_reg_299;
        grp_fu_599_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_30_0_reg_335;
        grp_fu_605_p0 <= ap_phi_reg_pp0_iter1_empty_83_reg_311;
        grp_fu_605_p1 <= ap_phi_reg_pp0_iter1_elem_i_val_sroa_32_0_reg_323;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln224_fu_611_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (fifo_in0_s_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_in0_s_read = 1'b1;
    end else begin
        fifo_in0_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln224_fu_611_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (fifo_in1_s_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_in1_s_read = 1'b1;
    end else begin
        fifo_in1_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln224_reg_1294_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        fifo_out_blk_n = fifo_out_full_n;
    end else begin
        fifo_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln224_reg_1294_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        fifo_out_write = 1'b1;
    end else begin
        fifo_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln224_fu_611_p2 = (tmp_nbreadreq_fu_96_p3 & tmp_1_nbreadreq_fu_104_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter3));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter3));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter3));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((1'd1 == and_ln224_reg_1294_pp0_iter2_reg) & (fifo_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_250 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_10_0_reg_455 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_12_0_reg_443 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_14_0_reg_431 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_16_0_reg_419 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_18_0_reg_407 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_20_0_reg_395 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_22_0_reg_383 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_24_0_reg_371 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_26_0_reg_359 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_28_0_reg_347 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_30_0_reg_335 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_32_0_reg_323 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_6_0_reg_479 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_i_val_sroa_8_0_reg_467 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_val_2_reg_143 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_val_3_reg_131 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_val_6_reg_503 = 'bx;

assign ap_phi_reg_pp0_iter0_elem_val_7_reg_491 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_71_reg_167 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_72_reg_179 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_73_reg_191 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_74_reg_203 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_75_reg_215 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_76_reg_227 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_77_reg_239 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_78_reg_251 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_79_reg_263 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_80_reg_275 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_81_reg_287 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_82_reg_299 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_83_reg_311 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_reg_155 = 'bx;

assign ap_ready = 1'b0;

assign bitcast_ln151_10_fu_1231_p1 = add_i_s_reg_1516;

assign bitcast_ln151_11_fu_1234_p1 = add_i_10_reg_1521;

assign bitcast_ln151_12_fu_1237_p1 = add_i_11_reg_1526;

assign bitcast_ln151_13_fu_1240_p1 = add_i_12_reg_1531;

assign bitcast_ln151_14_fu_1243_p1 = add_i_13_reg_1536;

assign bitcast_ln151_15_fu_1246_p1 = add_i_14_reg_1541;

assign bitcast_ln151_1_fu_1204_p1 = add_i_1_reg_1471;

assign bitcast_ln151_2_fu_1207_p1 = add_i_2_reg_1476;

assign bitcast_ln151_3_fu_1210_p1 = add_i_3_reg_1481;

assign bitcast_ln151_4_fu_1213_p1 = add_i_4_reg_1486;

assign bitcast_ln151_5_fu_1216_p1 = add_i_5_reg_1491;

assign bitcast_ln151_6_fu_1219_p1 = add_i_6_reg_1496;

assign bitcast_ln151_7_fu_1222_p1 = add_i_7_reg_1501;

assign bitcast_ln151_8_fu_1225_p1 = add_i_8_reg_1506;

assign bitcast_ln151_9_fu_1228_p1 = add_i_9_reg_1511;

assign bitcast_ln151_fu_1201_p1 = add_i_reg_1466;

assign bitcast_ln78_10_fu_829_p1 = trunc_ln78_10_fu_741_p4;

assign bitcast_ln78_11_fu_833_p1 = trunc_ln78_11_fu_751_p4;

assign bitcast_ln78_12_fu_837_p1 = trunc_ln78_12_fu_761_p4;

assign bitcast_ln78_13_fu_841_p1 = trunc_ln78_13_fu_771_p4;

assign bitcast_ln78_16_fu_1017_p1 = trunc_ln78_16_fu_869_p4;

assign bitcast_ln78_17_fu_1021_p1 = trunc_ln78_17_fu_879_p4;

assign bitcast_ln78_18_fu_1025_p1 = trunc_ln78_18_fu_889_p4;

assign bitcast_ln78_19_fu_1029_p1 = trunc_ln78_19_fu_899_p4;

assign bitcast_ln78_1_fu_793_p1 = trunc_ln78_3_fu_651_p4;

assign bitcast_ln78_20_fu_1033_p1 = trunc_ln78_20_fu_909_p4;

assign bitcast_ln78_21_fu_1037_p1 = trunc_ln78_21_fu_919_p4;

assign bitcast_ln78_22_fu_1041_p1 = trunc_ln78_22_fu_929_p4;

assign bitcast_ln78_23_fu_1045_p1 = trunc_ln78_23_fu_939_p4;

assign bitcast_ln78_24_fu_1049_p1 = trunc_ln78_24_fu_949_p4;

assign bitcast_ln78_25_fu_1053_p1 = trunc_ln78_25_fu_959_p4;

assign bitcast_ln78_26_fu_1057_p1 = trunc_ln78_26_fu_969_p4;

assign bitcast_ln78_27_fu_1061_p1 = trunc_ln78_27_fu_979_p4;

assign bitcast_ln78_28_fu_1065_p1 = trunc_ln78_28_fu_989_p4;

assign bitcast_ln78_29_fu_1069_p1 = trunc_ln78_29_fu_999_p4;

assign bitcast_ln78_2_fu_797_p1 = trunc_ln78_4_fu_661_p4;

assign bitcast_ln78_3_fu_801_p1 = trunc_ln78_5_fu_671_p4;

assign bitcast_ln78_4_fu_805_p1 = trunc_ln78_6_fu_681_p4;

assign bitcast_ln78_5_fu_809_p1 = trunc_ln78_7_fu_691_p4;

assign bitcast_ln78_6_fu_813_p1 = trunc_ln78_8_fu_701_p4;

assign bitcast_ln78_7_fu_817_p1 = trunc_ln78_9_fu_711_p4;

assign bitcast_ln78_8_fu_821_p1 = trunc_ln78_s_fu_721_p4;

assign bitcast_ln78_9_fu_825_p1 = trunc_ln78_1_fu_731_p4;

assign bitcast_ln78_fu_789_p1 = trunc_ln78_2_fu_641_p4;

assign elem_val_1_fu_785_p1 = trunc_ln_fu_631_p4;

assign elem_val_4_fu_1009_p1 = trunc_ln78_14_fu_855_p1;

assign elem_val_5_fu_1013_p1 = trunc_ln78_15_fu_859_p4;

assign elem_val_fu_781_p1 = trunc_ln78_fu_627_p1;

assign fifo_in0_s_read_nbread_fu_112_p2_0 = fifo_in0_s_empty_n;

assign fifo_in1_s_read_nbread_fu_118_p2_0 = fifo_in1_s_empty_n;

assign fifo_out_din = or_ln151_s_fu_1249_p17;

assign or_ln151_s_fu_1249_p17 = {{{{{{{{{{{{{{{{bitcast_ln151_15_fu_1246_p1}, {bitcast_ln151_14_fu_1243_p1}}, {bitcast_ln151_13_fu_1240_p1}}, {bitcast_ln151_12_fu_1237_p1}}, {bitcast_ln151_11_fu_1234_p1}}, {bitcast_ln151_10_fu_1231_p1}}, {bitcast_ln151_9_fu_1228_p1}}, {bitcast_ln151_8_fu_1225_p1}}, {bitcast_ln151_7_fu_1222_p1}}, {bitcast_ln151_6_fu_1219_p1}}, {bitcast_ln151_5_fu_1216_p1}}, {bitcast_ln151_4_fu_1213_p1}}, {bitcast_ln151_3_fu_1210_p1}}, {bitcast_ln151_2_fu_1207_p1}}, {bitcast_ln151_1_fu_1204_p1}}, {bitcast_ln151_fu_1201_p1}};

assign p_vld5_fu_619_p1 = fifo_in0_s_read_nbread_fu_112_p2_0;

assign p_vld_fu_847_p1 = fifo_in1_s_read_nbread_fu_118_p2_0;

assign tmp_1_nbreadreq_fu_104_p3 = fifo_in1_s_empty_n;

assign tmp_nbreadreq_fu_96_p3 = fifo_in0_s_empty_n;

assign trunc_ln78_10_fu_741_p4 = {{fifo_in0_s_dout[415:384]}};

assign trunc_ln78_11_fu_751_p4 = {{fifo_in0_s_dout[447:416]}};

assign trunc_ln78_12_fu_761_p4 = {{fifo_in0_s_dout[479:448]}};

assign trunc_ln78_13_fu_771_p4 = {{fifo_in0_s_dout[511:480]}};

assign trunc_ln78_14_fu_855_p1 = fifo_in1_s_dout[31:0];

assign trunc_ln78_15_fu_859_p4 = {{fifo_in1_s_dout[63:32]}};

assign trunc_ln78_16_fu_869_p4 = {{fifo_in1_s_dout[95:64]}};

assign trunc_ln78_17_fu_879_p4 = {{fifo_in1_s_dout[127:96]}};

assign trunc_ln78_18_fu_889_p4 = {{fifo_in1_s_dout[159:128]}};

assign trunc_ln78_19_fu_899_p4 = {{fifo_in1_s_dout[191:160]}};

assign trunc_ln78_1_fu_731_p4 = {{fifo_in0_s_dout[383:352]}};

assign trunc_ln78_20_fu_909_p4 = {{fifo_in1_s_dout[223:192]}};

assign trunc_ln78_21_fu_919_p4 = {{fifo_in1_s_dout[255:224]}};

assign trunc_ln78_22_fu_929_p4 = {{fifo_in1_s_dout[287:256]}};

assign trunc_ln78_23_fu_939_p4 = {{fifo_in1_s_dout[319:288]}};

assign trunc_ln78_24_fu_949_p4 = {{fifo_in1_s_dout[351:320]}};

assign trunc_ln78_25_fu_959_p4 = {{fifo_in1_s_dout[383:352]}};

assign trunc_ln78_26_fu_969_p4 = {{fifo_in1_s_dout[415:384]}};

assign trunc_ln78_27_fu_979_p4 = {{fifo_in1_s_dout[447:416]}};

assign trunc_ln78_28_fu_989_p4 = {{fifo_in1_s_dout[479:448]}};

assign trunc_ln78_29_fu_999_p4 = {{fifo_in1_s_dout[511:480]}};

assign trunc_ln78_2_fu_641_p4 = {{fifo_in0_s_dout[95:64]}};

assign trunc_ln78_3_fu_651_p4 = {{fifo_in0_s_dout[127:96]}};

assign trunc_ln78_4_fu_661_p4 = {{fifo_in0_s_dout[159:128]}};

assign trunc_ln78_5_fu_671_p4 = {{fifo_in0_s_dout[191:160]}};

assign trunc_ln78_6_fu_681_p4 = {{fifo_in0_s_dout[223:192]}};

assign trunc_ln78_7_fu_691_p4 = {{fifo_in0_s_dout[255:224]}};

assign trunc_ln78_8_fu_701_p4 = {{fifo_in0_s_dout[287:256]}};

assign trunc_ln78_9_fu_711_p4 = {{fifo_in0_s_dout[319:288]}};

assign trunc_ln78_fu_627_p1 = fifo_in0_s_dout[31:0];

assign trunc_ln78_s_fu_721_p4 = {{fifo_in0_s_dout[351:320]}};

assign trunc_ln_fu_631_p4 = {{fifo_in0_s_dout[63:32]}};

endmodule //FloatvAddFloatv_FloatvAddFloatv_Pipeline_cc
