INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ssewpaul/COEN122/Memory/Memory.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol PC_in, assumed default net type wire [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:26]
WARNING: [VRFC 10-2938] 'PC_in' is already implicitly declared on line 26 [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:28]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 26 [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:29]
INFO: [VRFC 10-2458] undeclared symbol rs_a, assumed default net type wire [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:32]
INFO: [VRFC 10-2458] undeclared symbol rs, assumed default net type wire [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:32]
INFO: [VRFC 10-2458] undeclared symbol rt_a, assumed default net type wire [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:32]
INFO: [VRFC 10-2458] undeclared symbol rt, assumed default net type wire [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:32]
INFO: [VRFC 10-2458] undeclared symbol rd_a, assumed default net type wire [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:32]
INFO: [VRFC 10-2458] undeclared symbol rd, assumed default net type wire [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:32]
INFO: [VRFC 10-2458] undeclared symbol write, assumed default net type wire [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:32]
WARNING: [VRFC 10-3248] data object 'clk' is already declared [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:33]
WARNING: [VRFC 10-3703] second declaration of 'clk' ignored [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:33]
WARNING: [VRFC 10-2938] 'write' is already implicitly declared on line 32 [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:33]
WARNING: [VRFC 10-2938] 'rs_a' is already implicitly declared on line 32 [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:34]
WARNING: [VRFC 10-2938] 'rd' is already implicitly declared on line 32 [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:35]
WARNING: [VRFC 10-2938] 'rs' is already implicitly declared on line 32 [C:/Users/ssewpaul/COEN122/CPU/CPU.srcs/sim_1/new/tb.v:36]
