{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672831600119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672831600136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 11:26:40 2023 " "Processing started: Wed Jan 04 11:26:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672831600136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831600136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Divisor -c Divisor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Divisor -c Divisor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831600136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672831600577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672831600577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab4/semi_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab4/semi_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semi_Adder-arq_semi_Adder " "Found design unit 1: semi_Adder-arq_semi_Adder" {  } { { "../lab4/semi_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/semi_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608646 ""} { "Info" "ISGN_ENTITY_NAME" "1 semi_Adder " "Found entity 1: semi_Adder" {  } { { "../lab4/semi_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/semi_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831608646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab4/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab4/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-arq_Full_Adder " "Found design unit 1: Full_Adder-arq_Full_Adder" {  } { { "../lab4/Full_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Full_Adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608646 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "../lab4/Full_Adder.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831608646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab5/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab5/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-arq_Reg " "Found design unit 1: Reg-arq_Reg" {  } { { "../lab5/Reg.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/Reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608654 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "../lab5/Reg.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831608654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab5/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab5/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-arq_MUX2_1 " "Found design unit 1: MUX2_1-arq_MUX2_1" {  } { { "../lab5/MUX2_1.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/MUX2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608662 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "../lab5/MUX2_1.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/MUX2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831608662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab5/countup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /leonel/isel/lsd/lab5/countup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountUp-arq_CountUp " "Found design unit 1: CountUp-arq_CountUp" {  } { { "../lab5/CountUp.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/CountUp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608662 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountUp " "Found entity 1: CountUp" {  } { { "../lab5/CountUp.vhd" "" { Text "C:/Leonel/isel/lsd/lab5/CountUp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831608662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASM-BEHAVIOR " "Found design unit 1: ASM-BEHAVIOR" {  } { { "ASM.vhd" "" { Text "C:/Leonel/isel/lsd/TLab3/ASM.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608662 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASM " "Found entity 1: ASM" {  } { { "ASM.vhd" "" { Text "C:/Leonel/isel/lsd/TLab3/ASM.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672831608662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831608662 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" Adder_Subtractor.vhd(41) " "VHDL syntax error at Adder_Subtractor.vhd(41) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../lab4/Adder_Subtractor.vhd" "" { Text "C:/Leonel/isel/lsd/lab4/Adder_Subtractor.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831608675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leonel/isel/lsd/lab4/adder_subtractor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /leonel/isel/lsd/lab4/adder_subtractor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831608675 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672831608809 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 04 11:26:48 2023 " "Processing ended: Wed Jan 04 11:26:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672831608809 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672831608809 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672831608809 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831608809 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672831609462 ""}
