$date
	Wed Jul 16 13:13:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! o1 $end
$var wire 1 " o $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 " o $end
$upscope $end
$scope module uut1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! o1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
1"
0!
$end
#10
0"
1#
#20
1"
1$
0#
#30
0"
1!
1#
#40
