INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adv_timer_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_adv_timer/apb_adv_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_adv_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_gpio/apb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_i2c/apb_i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_spi_master/apb_spi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_uart/apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_uart_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_adv_timer/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_clk_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clk_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_clkgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_clkgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_dtcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_dtcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_dtcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_alu_bjp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_bjp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_alu_csrctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_csrctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_alu_dpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_dpath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_alu_lsuagu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_lsuagu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_alu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_alu_rglr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_alu_rglr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_branchslv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_branchslv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_excp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_excp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_longpwbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_longpwbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_nice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_nice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_oitf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_oitf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_exu_wbck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_exu_wbck
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_ifu_ifetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ifetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_ifu_ift2icb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_ift2icb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_ifu_litebpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_litebpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_ifu_minidec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_ifu_minidec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_irq_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_irq_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_itcm_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_itcm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_itcm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_lsu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_lsu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_lsu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_reset_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_reset_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/soc/e203_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/core/e203_srams.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_srams
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_gfcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_gfcm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_hclkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_hclkgen_rstsync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_mems
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_nice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_nice_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_perips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_perips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_plic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_pllclkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_pllclkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/subsys/e203_subsys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e203_subsys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_adv_timer/input_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_uart/io_generic_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_generic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_adv_timer/prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/general/sirv_1cyc_sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_1cyc_sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_AsyncResetReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetReg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_AsyncResetRegVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_AsyncResetRegVec_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_AsyncResetRegVec_129.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_129
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_AsyncResetRegVec_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_AsyncResetRegVec_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_DeglitchShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_DeglitchShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_LevelGateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_LevelGateway
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_ResetCatchAndSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_ResetCatchAndSync_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_ResetCatchAndSync_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_aon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_aon_lclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_lclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_aon_porrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_porrst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_aon_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_aon_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_aon_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_clint_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_clint_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/debug/sirv_debug_csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_csr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/debug/sirv_debug_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/debug/sirv_debug_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/debug/sirv_debug_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_debug_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_expl_axi_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_expl_axi_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_flash_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_flash_qspi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_flash_qspi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/general/sirv_gnrl_bufs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_pipe_stage
INFO: [VRFC 10-311] analyzing module sirv_gnrl_sync
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_rx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_cdc_tx
INFO: [VRFC 10-311] analyzing module sirv_gnrl_bypbuf
INFO: [VRFC 10-311] analyzing module sirv_gnrl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/general/sirv_gnrl_dffs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dfflr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffrs
INFO: [VRFC 10-311] analyzing module sirv_gnrl_dffr
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ltch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/general/sirv_gnrl_icbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_arbt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_buffer
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_n2w
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb_splt
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2axi
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb32towishb8
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2apb
INFO: [VRFC 10-311] analyzing module sirv_gnrl_icb2ahbl
INFO: [VRFC 10-311] analyzing module sirv_gnrl_axi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/general/sirv_gnrl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_gnrl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_hclkgen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_hclkgen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/fab/sirv_icb1to16_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to16_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/fab/sirv_icb1to2_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to2_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/fab/sirv_icb1to8_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_icb1to8_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/debug/sirv_jtag_dtm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtag_dtm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_jtaggpioport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_jtaggpioport
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/mems/sirv_mrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/mems/sirv_mrom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_mrom_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_plic_man.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_man
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_plic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_plic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_pmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_pmu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_pmu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_qspi_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_qspi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_qspi_media.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_media
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_qspi_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_queue_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_queue_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_repeater_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_repeater_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_rtc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_rtc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/general/sirv_sim_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sim_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_spi_flashmap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_qspi_flashmap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/general/sirv_sram_icb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_sram_icb_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_tl_repeater_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tl_repeater_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_tlfragmenter_qspi_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlfragmenter_qspi_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_tlwidthwidget_qspi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_tlwidthwidget_qspi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/sirv_wdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sirv_wdog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_spi_master/spi_master_apb_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_apb_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_spi_master/spi_master_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_spi_master/spi_master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_spi_master/spi_master_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_spi_master/spi_master_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_spi_master/spi_master_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_adv_timer/timer_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_adv_timer/timer_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_uart/uart_interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_uart/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sources_1/imports/e203_hbirdv2/rtl/e203/perips/apb_adv_timer/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2018.3/workplace/e203/e203.srcs/sim_1/imports/tb/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
