{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612392618602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612392618602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 03 15:50:18 2021 " "Processing started: Wed Feb 03 15:50:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612392618602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1612392618602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --archive -revision ECEN3002_Lab2 -output C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab2_NIWR9446/quartus/ECEN3002_Lab2.qar ECEN3002_Lab2 " "Command: quartus_sh --archive -revision ECEN3002_Lab2 -output C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab2_NIWR9446/quartus/ECEN3002_Lab2.qar ECEN3002_Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1612392618602 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-qar -revision ECEN3002_Lab2 -output C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab2_NIWR9446/quartus/ECEN3002_Lab2.qar ECEN3002_Lab2 " "Quartus(args): -qar -revision ECEN3002_Lab2 -output C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab2_NIWR9446/quartus/ECEN3002_Lab2.qar ECEN3002_Lab2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1612392618602 ""}
{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "Shell" 0 0 1612392618848 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "Shell" 0 0 1612392619227 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1612392619408 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1612392619408 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1612392619408 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1612392619740 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1612392619861 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab2_NIWR9446/ " "Using common directory C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab2_NIWR9446/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1612392619907 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1612392620035 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1612392620035 ""}
{ "Info" "0" "" "Generated archive 'C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab2_NIWR9446/quartus/ECEN3002_Lab2.qar'" {  } {  } 0 0 "Generated archive 'C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab2_NIWR9446/quartus/ECEN3002_Lab2.qar'" 0 0 "Shell" 0 0 1612392620035 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1612392620036 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1612392620036 ""}
{ "Info" "0" "" "Generated report 'ECEN3002_Lab2.archive.rpt'" {  } {  } 0 0 "Generated report 'ECEN3002_Lab2.archive.rpt'" 0 0 "Shell" 0 0 1612392620041 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/20.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga/20.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1612392620072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612392620072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 03 15:50:20 2021 " "Processing ended: Wed Feb 03 15:50:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612392620072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612392620072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612392620072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1612392620072 ""}
