// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module real_top_convol_inter_8_RAM_1WNR_AUTO_1R1W (
     
    address0, ce0,
    d0, we0, 
    q0, 
     
    address1, ce1,
    
    q1, 
     
    address2, ce2,
    
    q2, 
     
    address3, ce3,
    
    q3, 
    
    reset, clk);

parameter DataWidth = 8;
parameter AddressWidth = 8;
parameter AddressRange = 256;

input[AddressWidth-1:0] address0;
input ce0;
input[DataWidth-1:0] d0;
input we0; 
output reg[DataWidth-1:0] q0; 

input[AddressWidth-1:0] address1;
input ce1;

output reg[DataWidth-1:0] q1; 

input[AddressWidth-1:0] address2;
input ce2;

output reg[DataWidth-1:0] q2; 

input[AddressWidth-1:0] address3;
input ce3;

output reg[DataWidth-1:0] q3; 

input reset;
input clk;


(* ram_style = "auto"  *)reg [DataWidth-1:0] ram0[0:AddressRange-1];

(* ram_style = "auto"  *)reg [DataWidth-1:0] ram1[0:AddressRange-1];

(* ram_style = "auto"  *)reg [DataWidth-1:0] ram2[0:AddressRange-1];


 


// write to all ram
always @(posedge clk)  
begin 
    if (ce0) begin
        if (we0) 
            ram0[address0] <= d0; 

        q0 <= ram0[address0]; 
    end
end
always @(posedge clk)  
begin 
    if (ce0) begin
        if (we0) 
            ram1[address0] <= d0; 

    end
end
always @(posedge clk)  
begin 
    if (ce0) begin
        if (we0) 
            ram2[address0] <= d0; 

    end
end

always @(posedge clk)  
begin 
    if (ce1) begin
        q1 <= ram0[address1];
    end
end
always @(posedge clk)  
begin 
    if (ce2) begin
        q2 <= ram1[address2];
    end
end
always @(posedge clk)  
begin 
    if (ce3) begin
        q3 <= ram2[address3];
    end
end


endmodule

