[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackEnumVal/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 108
LIB: work
FILE: ${SURELOG_DIR}/tests/PackEnumVal/dut.sv
n<> u<107> t<Top_level_rule> c<1> l<2:1> el<20:1>
  n<> u<1> t<Null_rule> p<107> s<106> l<2:1> el<2:1>
  n<> u<106> t<Source_text> p<107> c<59> l<2:1> el<18:10>
    n<> u<59> t<Description> p<106> c<58> s<105> l<2:1> el<13:11>
      n<> u<58> t<Package_declaration> p<59> c<2> l<2:1> el<13:11>
        n<> u<2> t<PACKAGE> p<58> s<3> l<2:1> el<2:8>
        n<test_package> u<3> t<STRING_CONST> p<58> s<23> l<2:9> el<2:21>
        n<> u<23> t<Package_item> p<58> c<22> s<56> l<4:3> el<7:13>
          n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<4:3> el<7:13>
            n<> u<21> t<Data_declaration> p<22> c<20> l<4:3> el<7:13>
              n<> u<20> t<Type_declaration> p<21> c<18> l<4:3> el<7:13>
                n<> u<18> t<Data_type> p<20> c<5> s<19> l<4:11> el<7:4>
                  n<> u<5> t<Enum_base_type> p<18> c<4> s<11> l<4:16> el<4:21>
                    n<> u<4> t<IntVec_TypeLogic> p<5> l<4:16> el<4:21>
                  n<> u<11> t<Enum_name_declaration> p<18> c<6> s<17> l<5:5> el<5:12>
                    n<On> u<6> t<STRING_CONST> p<11> s<10> l<5:5> el<5:7>
                    n<> u<10> t<Constant_expression> p<11> c<9> l<5:11> el<5:12>
                      n<> u<9> t<Constant_primary> p<10> c<8> l<5:11> el<5:12>
                        n<> u<8> t<Primary_literal> p<9> c<7> l<5:11> el<5:12>
                          n<1> u<7> t<INT_CONST> p<8> l<5:11> el<5:12>
                  n<> u<17> t<Enum_name_declaration> p<18> c<12> l<6:5> el<6:12>
                    n<Off> u<12> t<STRING_CONST> p<17> s<16> l<6:5> el<6:8>
                    n<> u<16> t<Constant_expression> p<17> c<15> l<6:11> el<6:12>
                      n<> u<15> t<Constant_primary> p<16> c<14> l<6:11> el<6:12>
                        n<> u<14> t<Primary_literal> p<15> c<13> l<6:11> el<6:12>
                          n<0> u<13> t<INT_CONST> p<14> l<6:11> el<6:12>
                n<lc_tx_t> u<19> t<STRING_CONST> p<20> l<7:5> el<7:12>
        n<> u<56> t<Package_item> p<58> c<55> s<57> l<9:3> el<11:26>
          n<> u<55> t<Package_or_generate_item_declaration> p<56> c<54> l<9:3> el<11:26>
            n<> u<54> t<Function_declaration> p<55> c<24> l<9:3> el<11:26>
              n<> u<24> t<Lifetime_Automatic> p<54> s<53> l<9:12> el<9:21>
              n<> u<53> t<Function_body_declaration> p<54> c<28> l<9:22> el<11:26>
                n<> u<28> t<Function_data_type_or_implicit> p<53> c<27> s<29> l<9:22> el<9:27>
                  n<> u<27> t<Function_data_type> p<28> c<26> l<9:22> el<9:27>
                    n<> u<26> t<Data_type> p<27> c<25> l<9:22> el<9:27>
                      n<> u<25> t<IntVec_TypeLogic> p<26> l<9:22> el<9:27>
                n<test_true> u<29> t<STRING_CONST> p<53> s<35> l<9:28> el<9:37>
                n<> u<35> t<Tf_port_list> p<53> c<34> s<50> l<9:38> el<9:49>
                  n<> u<34> t<Tf_port_item> p<35> c<32> l<9:38> el<9:49>
                    n<> u<32> t<Data_type_or_implicit> p<34> c<31> s<33> l<9:38> el<9:45>
                      n<lc_tx_t> u<31> t<Data_type> p<32> c<30> l<9:38> el<9:45>
                        n<lc_tx_t> u<30> t<STRING_CONST> p<31> l<9:38> el<9:45>
                    n<val> u<33> t<STRING_CONST> p<34> l<9:46> el<9:49>
                n<> u<50> t<Function_statement_or_null> p<53> c<49> s<52> l<10:5> el<10:22>
                  n<> u<49> t<Statement> p<50> c<48> l<10:5> el<10:22>
                    n<> u<48> t<Statement_item> p<49> c<47> l<10:5> el<10:22>
                      n<> u<47> t<Jump_statement> p<48> c<46> l<10:5> el<10:22>
                        n<> u<46> t<RETURN> p<47> s<45> l<10:5> el<10:11>
                        n<> u<45> t<Expression> p<47> c<39> l<10:12> el<10:21>
                          n<> u<39> t<Expression> p<45> c<38> s<44> l<10:12> el<10:14>
                            n<> u<38> t<Primary> p<39> c<37> l<10:12> el<10:14>
                              n<> u<37> t<Primary_literal> p<38> c<36> l<10:12> el<10:14>
                                n<On> u<36> t<STRING_CONST> p<37> l<10:12> el<10:14>
                          n<> u<44> t<BinOp_Equiv> p<45> s<43> l<10:15> el<10:17>
                          n<> u<43> t<Expression> p<45> c<42> l<10:18> el<10:21>
                            n<> u<42> t<Primary> p<43> c<41> l<10:18> el<10:21>
                              n<> u<41> t<Primary_literal> p<42> c<40> l<10:18> el<10:21>
                                n<val> u<40> t<STRING_CONST> p<41> l<10:18> el<10:21>
                n<> u<52> t<ENDFUNCTION> p<53> s<51> l<11:3> el<11:14>
                n<test_true> u<51> t<STRING_CONST> p<53> l<11:17> el<11:26>
        n<> u<57> t<ENDPACKAGE> p<58> l<13:1> el<13:11>
    n<> u<105> t<Description> p<106> c<104> l<16:1> el<18:10>
      n<> u<104> t<Module_declaration> p<105> c<79> l<16:1> el<18:10>
        n<> u<79> t<Module_ansi_header> p<104> c<60> s<102> l<16:1> el<16:43>
          n<module> u<60> t<Module_keyword> p<79> s<61> l<16:1> el<16:7>
          n<top> u<61> t<STRING_CONST> p<79> s<78> l<16:8> el<16:11>
          n<> u<78> t<List_of_port_declarations> p<79> c<69> l<16:11> el<16:42>
            n<> u<69> t<Ansi_port_declaration> p<78> c<67> s<77> l<16:12> el<16:25>
              n<> u<67> t<Net_port_header> p<69> c<62> s<68> l<16:12> el<16:23>
                n<> u<62> t<PortDir_Inp> p<67> s<66> l<16:12> el<16:17>
                n<> u<66> t<Net_port_type> p<67> c<65> l<16:18> el<16:23>
                  n<> u<65> t<Data_type_or_implicit> p<66> c<64> l<16:18> el<16:23>
                    n<> u<64> t<Data_type> p<65> c<63> l<16:18> el<16:23>
                      n<> u<63> t<IntVec_TypeLogic> p<64> l<16:18> el<16:23>
              n<i> u<68> t<STRING_CONST> p<69> l<16:24> el<16:25>
            n<> u<77> t<Ansi_port_declaration> p<78> c<75> l<16:27> el<16:41>
              n<> u<75> t<Net_port_header> p<77> c<70> s<76> l<16:27> el<16:39>
                n<> u<70> t<PortDir_Out> p<75> s<74> l<16:27> el<16:33>
                n<> u<74> t<Net_port_type> p<75> c<73> l<16:34> el<16:39>
                  n<> u<73> t<Data_type_or_implicit> p<74> c<72> l<16:34> el<16:39>
                    n<> u<72> t<Data_type> p<73> c<71> l<16:34> el<16:39>
                      n<> u<71> t<IntVec_TypeLogic> p<72> l<16:34> el<16:39>
              n<o> u<76> t<STRING_CONST> p<77> l<16:40> el<16:41>
        n<> u<102> t<Non_port_module_item> p<104> c<101> s<103> l<17:3> el<17:41>
          n<> u<101> t<Module_or_generate_item> p<102> c<100> l<17:3> el<17:41>
            n<> u<100> t<Module_common_item> p<101> c<99> l<17:3> el<17:41>
              n<> u<99> t<Continuous_assign> p<100> c<98> l<17:3> el<17:41>
                n<> u<98> t<List_of_net_assignments> p<99> c<97> l<17:10> el<17:40>
                  n<> u<97> t<Net_assignment> p<98> c<84> l<17:10> el<17:40>
                    n<> u<84> t<Net_lvalue> p<97> c<81> s<96> l<17:10> el<17:11>
                      n<> u<81> t<Ps_or_hierarchical_identifier> p<84> c<80> s<83> l<17:10> el<17:11>
                        n<o> u<80> t<STRING_CONST> p<81> l<17:10> el<17:11>
                      n<> u<83> t<Constant_select> p<84> c<82> l<17:12> el<17:12>
                        n<> u<82> t<Constant_bit_select> p<83> l<17:12> el<17:12>
                    n<> u<96> t<Expression> p<97> c<95> l<17:14> el<17:40>
                      n<> u<95> t<Primary> p<96> c<94> l<17:14> el<17:40>
                        n<> u<94> t<Complex_func_call> p<95> c<87> l<17:14> el<17:40>
                          n<> u<87> t<Class_scope> p<94> c<86> s<88> l<17:14> el<17:28>
                            n<> u<86> t<Class_type> p<87> c<85> l<17:14> el<17:26>
                              n<test_package> u<85> t<STRING_CONST> p<86> l<17:14> el<17:26>
                          n<test_true> u<88> t<STRING_CONST> p<94> s<93> l<17:28> el<17:37>
                          n<> u<93> t<List_of_arguments> p<94> c<92> l<17:38> el<17:39>
                            n<> u<92> t<Expression> p<93> c<91> l<17:38> el<17:39>
                              n<> u<91> t<Primary> p<92> c<90> l<17:38> el<17:39>
                                n<> u<90> t<Primary_literal> p<91> c<89> l<17:38> el<17:39>
                                  n<i> u<89> t<STRING_CONST> p<90> l<17:38> el<17:39>
        n<> u<103> t<ENDMODULE> p<104> l<18:1> el<18:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackEnumVal/dut.sv:2:1: No timescale set for "test_package".
[WRN:PA0205] ${SURELOG_DIR}/tests/PackEnumVal/dut.sv:16:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PackEnumVal/dut.sv:16:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
ContAssign                                             1
Design                                                 1
EnumConst                                              2
EnumTypespec                                           1
FuncCall                                               1
Function                                               1
IODecl                                                 1
LogicNet                                               2
LogicTypespec                                          6
LogicVar                                               1
Module                                                 2
Operation                                              1
Package                                                1
Port                                                   2
RefObj                                                 4
RefTypespec                                            7
ReturnStmt                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackEnumVal/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: test_package (test_package), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:2:1, endln:13:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:test_package
  |vpiInternalScope:
  \_Function: (test_package::test_true), line:9:3, endln:11:26
    |vpiParent:
    \_Package: test_package (test_package), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:2:1, endln:13:11
    |vpiName:test_true
    |vpiFullName:test_package::test_true
    |vpiVariables:
    \_LogicVar: (test_package::test_true)
      |vpiParent:
      \_Function: (test_package::test_true), line:9:3, endln:11:26
      |vpiTypespec:
      \_RefTypespec: (test_package::test_true), line:9:22, endln:9:27
        |vpiParent:
        \_LogicVar: (test_package::test_true)
        |vpiFullName:test_package::test_true
        |vpiActual:
        \_LogicTypespec: , line:9:22, endln:9:27
      |vpiFullName:test_package::test_true
    |vpiReg:
    \_LogicVar: (test_package::test_true)
    |vpiTypedef:
    \_LogicTypespec: , line:9:22, endln:9:27
      |vpiParent:
      \_Function: (test_package::test_true), line:9:3, endln:11:26
    |vpiImportTypespec:
    \_LogicTypespec: , line:9:22, endln:9:27
    |vpiImportTypespec:
    \_LogicVar: (test_package::test_true)
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_LogicVar: (test_package::test_true)
    |vpiIODecl:
    \_IODecl: (val), line:9:46, endln:9:49
      |vpiParent:
      \_Function: (test_package::test_true), line:9:3, endln:11:26
      |vpiDirection:1
      |vpiName:val
      |vpiTypedef:
      \_RefTypespec: (test_package::test_true::val::lc_tx_t), line:4:11, endln:7:12
        |vpiParent:
        \_IODecl: (val), line:9:46, endln:9:49
        |vpiName:lc_tx_t
        |vpiFullName:test_package::test_true::val::lc_tx_t
        |vpiActual:
        \_EnumTypespec: (test_package::lc_tx_t), line:4:11, endln:7:12
    |vpiStmt:
    \_ReturnStmt: , line:10:5, endln:10:21
      |vpiParent:
      \_Function: (test_package::test_true), line:9:3, endln:11:26
      |vpiCondition:
      \_Operation: , line:10:12, endln:10:21
        |vpiParent:
        \_ReturnStmt: , line:10:5, endln:10:21
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (test_package::test_true::On), line:10:12, endln:10:14
          |vpiParent:
          \_Operation: , line:10:12, endln:10:21
          |vpiName:On
          |vpiFullName:test_package::test_true::On
          |vpiActual:
          \_EnumConst: (On), line:5:5, endln:5:12
        |vpiOperand:
        \_RefObj: (test_package::test_true::val), line:10:18, endln:10:21
          |vpiParent:
          \_Operation: , line:10:12, endln:10:21
          |vpiName:val
          |vpiFullName:test_package::test_true::val
          |vpiActual:
          \_IODecl: (val), line:9:46, endln:9:49
    |vpiInstance:
    \_Package: test_package (test_package), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:2:1, endln:13:11
  |vpiTypedef:
  \_LogicTypespec: , line:4:16, endln:4:21
    |vpiParent:
    \_Package: test_package (test_package), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:2:1, endln:13:11
  |vpiTypedef:
  \_EnumTypespec: (test_package::lc_tx_t), line:4:11, endln:7:12
    |vpiParent:
    \_Package: test_package (test_package), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:2:1, endln:13:11
    |vpiName:test_package::lc_tx_t
    |vpiBaseTypespec:
    \_RefTypespec: (test_package::lc_tx_t), line:4:16, endln:4:21
      |vpiParent:
      \_EnumTypespec: (test_package::lc_tx_t), line:4:11, endln:7:12
      |vpiFullName:test_package::lc_tx_t
      |vpiActual:
      \_LogicTypespec: , line:4:16, endln:4:21
    |vpiEnumConst:
    \_EnumConst: (On), line:5:5, endln:5:12
      |vpiParent:
      \_EnumTypespec: (test_package::lc_tx_t), line:4:11, endln:7:12
      |vpiName:On
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (Off), line:6:5, endln:6:12
      |vpiParent:
      \_EnumTypespec: (test_package::lc_tx_t), line:4:11, endln:7:12
      |vpiName:Off
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
  |vpiImportTypespec:
  \_Function: (test_package::test_true), line:9:3, endln:11:26
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:16, endln:4:21
  |vpiImportTypespec:
  \_EnumTypespec: (test_package::lc_tx_t), line:4:11, endln:7:12
  |vpiDefName:test_package
  |vpiTaskFunc:
  \_Function: (test_package::test_true), line:9:3, endln:11:26
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:16:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:16:18, endln:16:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:16:1, endln:18:10
  |vpiTypedef:
  \_LogicTypespec: , line:16:34, endln:16:39
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:16:1, endln:18:10
  |vpiTypedef:
  \_LogicTypespec: , line:16:18, endln:16:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:16:1, endln:18:10
  |vpiTypedef:
  \_LogicTypespec: , line:16:34, endln:16:39
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:16:1, endln:18:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:18, endln:16:23
  |vpiImportTypespec:
  \_LogicNet: (work@top.i), line:16:24, endln:16:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:16:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@top.i), line:16:18, endln:16:23
      |vpiParent:
      \_LogicNet: (work@top.i), line:16:24, endln:16:25
      |vpiFullName:work@top.i
      |vpiActual:
      \_LogicTypespec: , line:16:18, endln:16:23
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:34, endln:16:39
  |vpiImportTypespec:
  \_LogicNet: (work@top.o), line:16:40, endln:16:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:16:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:16:34, endln:16:39
      |vpiParent:
      \_LogicNet: (work@top.o), line:16:40, endln:16:41
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:16:34, endln:16:39
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:18, endln:16:23
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:34, endln:16:39
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.i), line:16:24, endln:16:25
  |vpiNet:
  \_LogicNet: (work@top.o), line:16:40, endln:16:41
  |vpiPort:
  \_Port: (i), line:16:24, endln:16:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:16:1, endln:18:10
    |vpiName:i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.i), line:16:18, endln:16:23
      |vpiParent:
      \_Port: (i), line:16:24, endln:16:25
      |vpiFullName:work@top.i
      |vpiActual:
      \_LogicTypespec: , line:16:18, endln:16:23
  |vpiPort:
  \_Port: (o), line:16:40, endln:16:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:16:1, endln:18:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:16:34, endln:16:39
      |vpiParent:
      \_Port: (o), line:16:40, endln:16:41
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:16:34, endln:16:39
  |vpiContAssign:
  \_ContAssign: , line:17:10, endln:17:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackEnumVal/dut.sv, line:16:1, endln:18:10
    |vpiRhs:
    \_FuncCall: (test_package::test_true), line:17:14, endln:17:40
      |vpiParent:
      \_ContAssign: , line:17:10, endln:17:40
      |vpiArgument:
      \_RefObj: (work@top.i), line:17:38, endln:17:39
        |vpiParent:
        \_FuncCall: (test_package::test_true), line:17:14, endln:17:40
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_LogicNet: (work@top.i), line:16:24, endln:16:25
      |vpiName:test_package::test_true
      |vpiFunction:
      \_Function: (test_package::test_true), line:9:3, endln:11:26
    |vpiLhs:
    \_RefObj: (work@top.o), line:17:10, endln:17:11
      |vpiParent:
      \_ContAssign: , line:17:10, endln:17:40
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicNet: (work@top.o), line:16:40, endln:16:41
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
