#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xe50450 .scope module, "MultiPlx_Add2_PC" "MultiPlx_Add2_PC" 2 226;
 .timescale -9 -12;
L_0xe733f0 .functor XNOR 1, C4<z>, C4<1>, C4<0>, C4<0>;
v0xdf0eb0_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0xe71a70_0 .net *"_s2", 0 0, L_0xe733f0; 1 drivers
v0xe71b10_0 .net "new_instr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0xe71bb0_0 .net "new_program_counter", 31 0, L_0xe7a450; 1 drivers
v0xe71c60_0 .net "next_pc", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0xe71d00_0 .net "select_signal", 0 0, C4<z>; 0 drivers
L_0xe7a450 .functor MUXZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_0xe733f0, C4<>;
S_0xe4a6d0 .scope module, "MultiPlx_Ctrl_Reg" "MultiPlx_Ctrl_Reg" 2 215;
 .timescale -9 -12;
L_0xe7a560 .functor XNOR 1, C4<z>, C4<1>, C4<0>, C4<0>;
v0xe71de0_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0xe71ea0_0 .net *"_s2", 0 0, L_0xe7a560; 1 drivers
v0xe71f40_0 .net "input1", 4 0, C4<zzzzz>; 0 drivers
v0xe71fe0_0 .net "input2", 4 0, C4<zzzzz>; 0 drivers
v0xe72060_0 .net "out", 4 0, L_0xe7a670; 1 drivers
v0xe72100_0 .net "select", 0 0, C4<z>; 0 drivers
L_0xe7a670 .functor MUXZ 5, C4<zzzzz>, C4<zzzzz>, L_0xe7a560, C4<>;
S_0xe07f90 .scope module, "Sifter" "Sifter" 2 198;
 .timescale -9 -12;
v0xe721e0_0 .net *"_s2", 29 0, L_0xe7a790; 1 drivers
v0xe722a0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0xe72340_0 .net "extended_instr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0xe723e0_0 .net "shifted_instr", 31 0, L_0xe7a900; 1 drivers
L_0xe7a790 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 30;
L_0xe7a900 .concat [ 2 30 0 0], C4<00>, L_0xe7a790;
S_0xe079f0 .scope module, "cpu_tb" "cpu_tb" 3 11;
 .timescale -9 -12;
v0xe7a2d0_0 .var "clock", 0 0;
v0xe7a350_0 .var/i "i", 31 0;
v0xe7a3d0_0 .var "reset", 0 0;
S_0xe72460 .scope module, "cpu0" "CPU" 3 16, 2 351, S_0xe079f0;
 .timescale -9 -12;
v0xe77b20_0 .var "AluSrc", 0 0;
v0xe77ba0_0 .var "EXMEM_MemRead", 0 0;
v0xe77c50_0 .var "EXMEM_MemToReg", 0 0;
v0xe77cd0_0 .var "EXMEM_MemWrite", 0 0;
v0xe77db0_0 .var "EXMEM_RegWrite", 0 0;
v0xe77e60_0 .var "EXMEMaluout", 31 0;
v0xe77ee0_0 .var "EXMEMrdB", 31 0;
v0xe77f60_0 .var "EXMEMreg", 4 0;
v0xe78060_0 .net "HazMuxSignal", 0 0, v0xe762f0_0; 1 drivers
v0xe78110_0 .var "IDEX_AluSrc", 0 0;
v0xe781c0_0 .var "IDEX_MemRead", 0 0;
v0xe78270_0 .var "IDEX_MemToReg", 0 0;
v0xe782f0_0 .var "IDEX_MemWrite", 0 0;
v0xe78370_0 .var "IDEX_RegDest", 0 0;
v0xe78470_0 .var "IDEX_RegWrite", 0 0;
v0xe784f0_0 .var "IDEXa", 31 0;
v0xe783f0_0 .var "IDEXb", 31 0;
v0xe78660_0 .var "IDEXrd", 4 0;
v0xe78570_0 .var "IDEXrs", 4 0;
v0xe787b0_0 .var "IDEXrt", 4 0;
v0xe786e0_0 .var "IDEXsigex", 31 0;
v0xe788e0_0 .net "IFIDWrite", 0 0, v0xe764e0_0; 1 drivers
v0xe78860_0 .var "IFIDir", 31 0;
v0xe78a20_0 .var "IFIDrd", 4 0;
v0xe78960_0 .var "IFIDrs", 4 0;
v0xe78bc0_0 .var "IFIDrt", 4 0;
v0xe78af0_0 .var "MEMWB_MemToReg", 0 0;
v0xe78d20_0 .var "MEMWB_RegWrite", 0 0;
v0xe78c90_0 .var "MEMWBaluout", 31 0;
v0xe78e90_0 .var "MEMWBmemout", 31 0;
v0xe78da0_0 .var "MEMWBreg", 4 0;
v0xe79010_0 .var "MemRead", 0 0;
v0xe78f10_0 .var "MemReg", 0 0;
v0xe78f90_0 .var "MemWrite", 0 0;
v0xe791b0_0 .net "PCWrite", 0 0, v0xe766c0_0; 1 drivers
v0xe79280_0 .var "RegDest", 0 0;
v0xe79090_0 .var "RegWrite", 0 0;
v0xe79110_0 .var "alu_ctrl", 3 0;
v0xe79440_0 .var "alu_op", 1 0;
v0xe794c0_0 .net "alu_out", 31 0, v0xe75300_0; 1 drivers
v0xe79300_0 .net "clock", 0 0, v0xe7a2d0_0; 1 drivers
v0xe79690_0 .net "extended_instr", 31 0, L_0xe7bdf0; 1 drivers
v0xe79540_0 .net "forwardA", 1 0, v0xe74be0_0; 1 drivers
v0xe79610_0 .net "forwardB", 1 0, v0xe74c60_0; 1 drivers
RS_0x7f148b84e458 .resolv tri, L_0xe7ab10, L_0xe7ad70, C4<zzzzzz>, C4<zzzzzz>;
v0xe79880_0 .net8 "func_code", 5 0, RS_0x7f148b84e458; 2 drivers
v0xe79900_0 .net "instr", 31 0, L_0xe7b580; 1 drivers
v0xe79710_0 .net "mem_out", 31 0, L_0xe7cef0; 1 drivers
RS_0x7f148b84e488 .resolv tri, L_0xe7aa70, L_0xe7ac30, C4<zzzzzz>, C4<zzzzzz>;
v0xe79790_0 .net8 "op", 5 0, RS_0x7f148b84e488; 2 drivers
v0xe79b10_0 .net "out_multi3", 31 0, L_0xe7c6d0; 1 drivers
v0xe79b90_0 .net "out_multifw1", 31 0, v0xe74050_0; 1 drivers
v0xe799d0_0 .net "out_multifw2", 31 0, v0xe73bc0_0; 1 drivers
v0xe79db0_0 .net "pc", 31 0, v0xe777c0_0; 1 drivers
v0xe79c10_0 .net "pc_new", 31 0, L_0xe7ae60; 1 drivers
v0xe79ce0_0 .net "rdA", 31 0, L_0xe7b930; 1 drivers
v0xe79ff0_0 .net "rdB", 31 0, L_0xe7bad0; 1 drivers
v0xe7a070_0 .net "reset", 0 0, v0xe7a3d0_0; 1 drivers
v0xe79e30_0 .net "wd", 31 0, L_0xe7d1c0; 1 drivers
v0xe79f40_0 .net "zero", 0 0, L_0xe7c410; 1 drivers
E_0xe72550 .event edge, v0xe79790_0, v0xe79880_0;
E_0xe725c0 .event edge, v0xe79790_0;
L_0xe7aa70 .part v0xe78860_0, 26, 6;
L_0xe7ab10 .part v0xe786e0_0, 0, 6;
L_0xe7ac30 .part v0xe78860_0, 26, 6;
L_0xe7ad70 .part v0xe786e0_0, 0, 6;
L_0xe7c1a0 .part v0xe78860_0, 0, 16;
S_0xe77660 .scope module, "reloaded_pc" "ProgramCounter" 2 444, 2 48, S_0xe72460;
 .timescale -9 -12;
v0xe777c0_0 .var "PC", 31 0;
v0xe77860_0 .alias "PCWrite", 0 0, v0xe791b0_0;
v0xe778e0_0 .alias "PC_new", 31 0, v0xe79c10_0;
v0xe77990_0 .alias "clock", 0 0, v0xe79300_0;
v0xe77a70_0 .alias "reset", 0 0, v0xe7a070_0;
E_0xe77750/0 .event negedge, v0xe75f50_0;
E_0xe77750/1 .event posedge, v0xe75ab0_0;
E_0xe77750 .event/or E_0xe77750/0, E_0xe77750/1;
S_0xe773b0 .scope module, "additive" "Adder" 2 445, 2 146, S_0xe72460;
 .timescale -9 -12;
v0xe774a0_0 .alias "current", 31 0, v0xe79db0_0;
v0xe77540_0 .alias "next_pc", 31 0, v0xe79c10_0;
v0xe775c0_0 .net "step", 31 0, C4<00000000000000000000000000000100>; 1 drivers
L_0xe7ae60 .arith/sum 32, v0xe777c0_0, C4<00000000000000000000000000000100>;
S_0xe76740 .scope module, "mem_INSTR" "Memory" 2 446, 2 76, S_0xe72460;
 .timescale -9 -12;
L_0xe7b010 .functor XNOR 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xe7b1a0 .functor XNOR 1, C4<1>, C4<1>, C4<0>, C4<0>;
L_0xe7b280 .functor AND 1, L_0xe7b010, L_0xe7b1a0, C4<1>, C4<1>;
v0xe76910_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xe769d0_0 .net *"_s10", 31 0, L_0xe7b380; 1 drivers
v0xe76a70_0 .net *"_s13", 9 0, L_0xe7b420; 1 drivers
v0xe76b10_0 .net *"_s14", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0xe76bc0_0 .net *"_s2", 0 0, L_0xe7b010; 1 drivers
v0xe76c60_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0xe76d40_0 .net *"_s6", 0 0, L_0xe7b1a0; 1 drivers
v0xe76de0_0 .net *"_s8", 0 0, L_0xe7b280; 1 drivers
v0xe76e80_0 .alias "addr", 31 0, v0xe79db0_0;
v0xe76f20_0 .net "clock", 0 0, C4<z>; 0 drivers
v0xe76fc0 .array "data", 0 4095, 31 0;
v0xe77040_0 .net "din", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0xe77150_0 .alias "dout", 31 0, v0xe79900_0;
v0xe771f0_0 .net "ren", 0 0, C4<1>; 1 drivers
v0xe77310_0 .net "wen", 0 0, C4<0>; 1 drivers
E_0xe76830 .event edge, v0xe76e80_0, v0xe771f0_0, v0xe77310_0, v0xe77040_0;
E_0xe76890 .event posedge, v0xe77310_0, v0xe771f0_0;
E_0xe768c0 .event edge, v0xe77310_0, v0xe771f0_0;
L_0xe7b380 .array/port v0xe76fc0, L_0xe7b420;
L_0xe7b420 .part v0xe777c0_0, 0, 10;
L_0xe7b580 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0xe7b380, L_0xe7b280, C4<>;
S_0xe761a0 .scope module, "hazardous" "hazard_unit" 2 447, 2 282, S_0xe72460;
 .timescale -9 -12;
v0xe762f0_0 .var "HazMuxSignal", 0 0;
v0xe76390_0 .net "IDEX_MemRead", 0 0, v0xe781c0_0; 1 drivers
v0xe76430_0 .net "IDEXrt", 4 0, v0xe787b0_0; 1 drivers
v0xe764e0_0 .var "IFIDWrite", 0 0;
v0xe76590_0 .net "IFIDrs", 4 0, v0xe78960_0; 1 drivers
v0xe76640_0 .net "IFIDrt", 4 0, v0xe78bc0_0; 1 drivers
v0xe766c0_0 .var "PCWrite", 0 0;
E_0xe76290 .event edge, v0xe76390_0, v0xe749b0_0, v0xe75d20_0, v0xe75c80_0;
S_0xe757f0 .scope module, "cpu_regs" "RegFile" 2 449, 2 112, S_0xe72460;
 .timescale -9 -12;
L_0xe7b930 .functor BUFZ 32, L_0xe7b890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xe7bad0 .functor BUFZ 32, L_0xe7ba30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xe75950_0 .net *"_s0", 31 0, L_0xe7b890; 1 drivers
v0xe75a10_0 .net *"_s4", 31 0, L_0xe7ba30; 1 drivers
v0xe75ab0_0 .alias "clock", 0 0, v0xe79300_0;
v0xe75b50 .array "data", 0 31, 31 0;
v0xe75c00_0 .var/i "i", 31 0;
v0xe75c80_0 .alias "raA", 4 0, v0xe76590_0;
v0xe75d20_0 .alias "raB", 4 0, v0xe76640_0;
v0xe75dc0_0 .alias "rdA", 31 0, v0xe79ce0_0;
v0xe75eb0_0 .alias "rdB", 31 0, v0xe79ff0_0;
v0xe75f50_0 .alias "reset", 0 0, v0xe7a070_0;
v0xe75ff0_0 .net "wa", 4 0, v0xe78da0_0; 1 drivers
v0xe76070_0 .alias "wd", 31 0, v0xe79e30_0;
v0xe760f0_0 .net "wen", 0 0, v0xe78d20_0; 1 drivers
E_0xe758e0 .event negedge, v0xe75f50_0, v0xe75ab0_0;
L_0xe7b890 .array/port v0xe75b50, v0xe78960_0;
L_0xe7ba30 .array/port v0xe75b50, v0xe78bc0_0;
S_0xe75450 .scope module, "extended" "SignExtend" 2 450, 2 181, S_0xe72460;
 .timescale -9 -12;
v0xe75540_0 .net *"_s1", 0 0, L_0xe7bbd0; 1 drivers
v0xe75600_0 .net *"_s2", 15 0, L_0xe7bc70; 1 drivers
v0xe756a0_0 .alias "extended_instr", 31 0, v0xe79690_0;
v0xe75740_0 .net "instr", 15 0, L_0xe7c1a0; 1 drivers
L_0xe7bbd0 .part L_0xe7c1a0, 15, 1;
LS_0xe7bc70_0_0 .concat [ 1 1 1 1], L_0xe7bbd0, L_0xe7bbd0, L_0xe7bbd0, L_0xe7bbd0;
LS_0xe7bc70_0_4 .concat [ 1 1 1 1], L_0xe7bbd0, L_0xe7bbd0, L_0xe7bbd0, L_0xe7bbd0;
LS_0xe7bc70_0_8 .concat [ 1 1 1 1], L_0xe7bbd0, L_0xe7bbd0, L_0xe7bbd0, L_0xe7bbd0;
LS_0xe7bc70_0_12 .concat [ 1 1 1 1], L_0xe7bbd0, L_0xe7bbd0, L_0xe7bbd0, L_0xe7bbd0;
L_0xe7bc70 .concat [ 4 4 4 4], LS_0xe7bc70_0_0, LS_0xe7bc70_0_4, LS_0xe7bc70_0_8, LS_0xe7bc70_0_12;
L_0xe7bdf0 .concat [ 16 16 0 0], L_0xe7c1a0, L_0xe7bc70;
S_0xe74d60 .scope module, "my_alu" "ALU" 2 455, 2 17, S_0xe72460;
 .timescale -9 -12;
v0xe74e80_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0xe74f40_0 .net *"_s2", 0 0, L_0xe7c2a0; 1 drivers
v0xe74fe0_0 .net/s *"_s4", 0 0, C4<0>; 1 drivers
v0xe75080_0 .net/s *"_s6", 0 0, C4<1>; 1 drivers
v0xe75130_0 .net "alu_ctrl", 3 0, v0xe79110_0; 1 drivers
v0xe751d0_0 .alias "inA", 31 0, v0xe79b90_0;
v0xe75250_0 .alias "inB", 31 0, v0xe79b10_0;
v0xe75300_0 .var "out", 31 0;
v0xe753d0_0 .alias "zero", 0 0, v0xe79f40_0;
E_0xe74e50 .event edge, v0xe744e0_0, v0xe74050_0, v0xe75130_0;
L_0xe7c2a0 .cmp/ne 32, v0xe75300_0, C4<00000000000000000000000000000000>;
L_0xe7c410 .functor MUXZ 1, C4<1>, C4<0>, L_0xe7c2a0, C4<>;
S_0xe74600 .scope module, "fu" "forward_unit" 2 456, 2 313, S_0xe72460;
 .timescale -9 -12;
v0xe747b0_0 .net "EXMEM_RegWrite", 0 0, v0xe77db0_0; 1 drivers
v0xe74870_0 .net "EXMEMrd", 4 0, v0xe77f60_0; 1 drivers
v0xe74910_0 .net "IDEXrs", 4 0, v0xe78570_0; 1 drivers
v0xe749b0_0 .alias "IDEXrt", 4 0, v0xe76430_0;
v0xe74a60_0 .alias "MEMWB_RegWrite", 0 0, v0xe760f0_0;
v0xe74b00_0 .alias "MEMWBrd", 4 0, v0xe75ff0_0;
v0xe74be0_0 .var "forwardA", 1 0;
v0xe74c60_0 .var "forwardB", 1 0;
E_0xe746f0/0 .event edge, v0xe747b0_0, v0xe74870_0, v0xe749b0_0, v0xe74b00_0;
E_0xe746f0/1 .event edge, v0xe74a60_0;
E_0xe746f0 .event/or E_0xe746f0/0, E_0xe746f0/1;
E_0xe74750/0 .event edge, v0xe74b00_0, v0xe74a60_0, v0xe74910_0, v0xe74870_0;
E_0xe74750/1 .event edge, v0xe747b0_0;
E_0xe74750 .event/or E_0xe74750/0, E_0xe74750/1;
S_0xe74170 .scope module, "multi2" "MultiPlx_Reg_ALU" 2 457, 2 237, S_0xe72460;
 .timescale -9 -12;
L_0xe7c240 .functor XNOR 1, v0xe78110_0, C4<1>, C4<0>, C4<0>;
v0xe74260_0 .net "AluSrc", 0 0, v0xe78110_0; 1 drivers
v0xe74320_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0xe743c0_0 .net *"_s2", 0 0, L_0xe7c240; 1 drivers
v0xe74460_0 .net "extended_instr", 31 0, v0xe786e0_0; 1 drivers
v0xe744e0_0 .alias "inB", 31 0, v0xe79b10_0;
v0xe74580_0 .alias "rdB", 31 0, v0xe799d0_0;
L_0xe7c6d0 .functor MUXZ 32, v0xe73bc0_0, v0xe786e0_0, L_0xe7c240, C4<>;
S_0xe73cf0 .scope module, "multifw1" "MultiPlx3_1" 2 458, 2 258, S_0xe72460;
 .timescale -9 -12;
v0xe73e40_0 .net "input1", 31 0, v0xe784f0_0; 1 drivers
v0xe73f00_0 .alias "input2", 31 0, v0xe79e30_0;
v0xe73f80_0 .net "input3", 31 0, v0xe77e60_0; 1 drivers
v0xe74050_0 .var "out", 31 0;
v0xe740d0_0 .alias "signal", 1 0, v0xe79540_0;
E_0xe73de0 .event edge, v0xe740d0_0, v0xe73e40_0, v0xe72a50_0, v0xe732d0_0;
S_0xe73860 .scope module, "multifw2" "MultiPlx3_1" 2 459, 2 258, S_0xe72460;
 .timescale -9 -12;
v0xe739a0_0 .net "input1", 31 0, v0xe783f0_0; 1 drivers
v0xe73a60_0 .alias "input2", 31 0, v0xe73f80_0;
v0xe73b10_0 .alias "input3", 31 0, v0xe79e30_0;
v0xe73bc0_0 .var "out", 31 0;
v0xe73c70_0 .alias "signal", 1 0, v0xe79610_0;
E_0xe72f90 .event edge, v0xe73c70_0, v0xe739a0_0, v0xe732d0_0, v0xe72a50_0;
S_0xe72b30 .scope module, "mem_DATA" "Memory" 2 463, 2 76, S_0xe72460;
 .timescale -9 -12;
L_0xe7c910 .functor XNOR 1, v0xe77cd0_0, C4<0>, C4<0>, C4<0>;
L_0xe7ca00 .functor XNOR 1, v0xe77ba0_0, C4<1>, C4<0>, C4<0>;
L_0xe7cb00 .functor AND 1, L_0xe7c910, L_0xe7ca00, C4<1>, C4<1>;
v0xe72d10_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xe72dd0_0 .net *"_s10", 31 0, L_0xe7cc00; 1 drivers
v0xe72e70_0 .net *"_s13", 9 0, L_0xe7cca0; 1 drivers
v0xe72f10_0 .net *"_s14", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0xe72fc0_0 .net *"_s2", 0 0, L_0xe7c910; 1 drivers
v0xe73060_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0xe73140_0 .net *"_s6", 0 0, L_0xe7ca00; 1 drivers
v0xe731e0_0 .net *"_s8", 0 0, L_0xe7cb00; 1 drivers
v0xe732d0_0 .alias "addr", 31 0, v0xe73f80_0;
v0xe73370_0 .net "clock", 0 0, C4<z>; 0 drivers
v0xe73470 .array "data", 0 4095, 31 0;
v0xe734f0_0 .net "din", 31 0, v0xe77ee0_0; 1 drivers
v0xe73600_0 .alias "dout", 31 0, v0xe79710_0;
v0xe736a0_0 .net "ren", 0 0, v0xe77ba0_0; 1 drivers
v0xe737c0_0 .net "wen", 0 0, v0xe77cd0_0; 1 drivers
E_0xe72980 .event edge, v0xe732d0_0, v0xe736a0_0, v0xe737c0_0, v0xe734f0_0;
E_0xe72c70 .event posedge, v0xe737c0_0, v0xe736a0_0;
E_0xe72cc0 .event edge, v0xe737c0_0, v0xe736a0_0;
L_0xe7cc00 .array/port v0xe73470, L_0xe7cca0;
L_0xe7cca0 .part v0xe77e60_0, 0, 10;
L_0xe7cef0 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0xe7cc00, L_0xe7cb00, C4<>;
S_0xe72610 .scope module, "multi3" "MultiPlx_Mem_Reg" 2 465, 2 248, S_0xe72460;
 .timescale -9 -12;
L_0xe7d0c0 .functor XNOR 1, v0xe78af0_0, C4<1>, C4<0>, C4<0>;
v0xe72700_0 .net "MemReg", 0 0, v0xe78af0_0; 1 drivers
v0xe727c0_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0xe72860_0 .net *"_s2", 0 0, L_0xe7d0c0; 1 drivers
v0xe72900_0 .net "dout", 31 0, v0xe78c90_0; 1 drivers
v0xe729b0_0 .net "out", 31 0, v0xe78e90_0; 1 drivers
v0xe72a50_0 .alias "wd", 31 0, v0xe79e30_0;
L_0xe7d1c0 .functor MUXZ 32, v0xe78c90_0, v0xe78e90_0, L_0xe7d0c0, C4<>;
    .scope S_0xe77660;
T_0 ;
    %wait E_0xe77750;
    %load/v 8, v0xe77a70_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %movi 8, 4294967292, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe777c0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0xe77860_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0xe778e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe777c0_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xe76740;
T_1 ;
    %wait E_0xe768c0;
    %load/v 8, v0xe771f0_0, 1;
    %load/v 9, v0xe77310_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 86 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xe76740;
T_2 ;
    %wait E_0xe76890;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.0, 4;
    %load/x1p 31, v0xe76e80_0, 22;
    %jmp T_2.1;
T_2.0 ;
    %mov 31, 2, 22;
T_2.1 ;
    %mov 8, 31, 22; Move signal select into place
    %mov 30, 0, 1;
    %cmpi/u 8, 0, 23;
    %inv 4, 1;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 90 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xe76740;
T_3 ;
    %wait E_0xe76830;
    %load/v 8, v0xe77310_0, 1;
    %load/v 9, v0xe771f0_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0xe77040_0, 32;
    %load/v 40, v0xe76e80_0, 10; Only need 10 of 32 bits
; Save base=40 wid=10 in lookaside.
    %ix/get 3, 40, 10;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe76fc0, 8, 32;
t_0 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xe761a0;
T_4 ;
    %wait E_0xe76290;
    %load/v 8, v0xe76390_0, 1;
    %load/v 9, v0xe76430_0, 5;
    %load/v 14, v0xe76590_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0xe76430_0, 5;
    %load/v 15, v0xe76640_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0xe766c0_0, 0, 1;
    %set/v v0xe764e0_0, 0, 1;
    %set/v v0xe762f0_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %set/v v0xe766c0_0, 1, 1;
    %set/v v0xe764e0_0, 1, 1;
    %set/v v0xe762f0_0, 1, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xe757f0;
T_5 ;
    %wait E_0xe758e0;
    %load/v 8, v0xe75f50_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %set/v v0xe75c00_0, 0, 32;
T_5.2 ;
    %load/v 8, v0xe75c00_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_5.3, 5;
    %load/v 8, v0xe75c00_0, 32;
    %ix/getv/s 3, v0xe75c00_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xe75b50, 0, 8;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xe75c00_0, 32;
    %set/v v0xe75c00_0, 8, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0xe760f0_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0xe76070_0, 32;
    %ix/getv 3, v0xe75ff0_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xe75b50, 0, 8;
t_2 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe74d60;
T_6 ;
    %wait E_0xe74e50;
    %load/v 8, v0xe75130_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_6.5, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe75300_0, 0, 2;
    %jmp T_6.7;
T_6.0 ;
    %load/v 8, v0xe751d0_0, 32;
    %load/v 40, v0xe75250_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe75300_0, 0, 8;
    %jmp T_6.7;
T_6.1 ;
    %load/v 8, v0xe751d0_0, 32;
    %load/v 40, v0xe75250_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe75300_0, 0, 8;
    %jmp T_6.7;
T_6.2 ;
    %load/v 8, v0xe751d0_0, 32;
    %load/v 40, v0xe75250_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe75300_0, 0, 8;
    %jmp T_6.7;
T_6.3 ;
    %load/v 8, v0xe751d0_0, 32;
    %load/v 40, v0xe75250_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe75300_0, 0, 8;
    %jmp T_6.7;
T_6.4 ;
    %load/v 8, v0xe751d0_0, 32;
    %load/v 40, v0xe75250_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_6.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_6.10, 8;
T_6.8 ; End of true expr.
    %jmp/0  T_6.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_6.10;
T_6.9 ;
    %mov 9, 0, 32; Return false value
T_6.10 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe75300_0, 0, 9;
    %jmp T_6.7;
T_6.5 ;
    %load/v 8, v0xe751d0_0, 32;
    %load/v 40, v0xe75250_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe75300_0, 0, 8;
    %jmp T_6.7;
T_6.7 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xe74600;
T_7 ;
    %wait E_0xe74750;
    %load/v 8, v0xe747b0_0, 1;
    %load/v 9, v0xe74870_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xe74870_0, 5;
    %load/v 14, v0xe74910_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %movi 8, 2, 2;
    %set/v v0xe74be0_0, 8, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0xe74a60_0, 1;
    %load/v 9, v0xe74b00_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xe74b00_0, 5;
    %load/v 14, v0xe74910_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xe74870_0, 5;
    %load/v 14, v0xe74910_0, 5;
    %cmp/u 9, 14, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %movi 8, 1, 2;
    %set/v v0xe74be0_0, 8, 2;
    %jmp T_7.3;
T_7.2 ;
    %set/v v0xe74be0_0, 0, 2;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xe74600;
T_8 ;
    %wait E_0xe746f0;
    %load/v 8, v0xe74a60_0, 1;
    %load/v 9, v0xe74b00_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xe74b00_0, 5;
    %load/v 14, v0xe749b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xe74870_0, 5;
    %load/v 14, v0xe749b0_0, 5;
    %cmp/u 9, 14, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %movi 8, 1, 2;
    %set/v v0xe74c60_0, 8, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0xe747b0_0, 1;
    %load/v 9, v0xe74870_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0xe74870_0, 5;
    %load/v 14, v0xe749b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %movi 8, 2, 2;
    %set/v v0xe74c60_0, 8, 2;
    %jmp T_8.3;
T_8.2 ;
    %set/v v0xe74c60_0, 0, 2;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xe73cf0;
T_9 ;
    %wait E_0xe73de0;
    %load/v 8, v0xe740d0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/v 8, v0xe73e40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe74050_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0xe740d0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_9.2, 4;
    %load/v 8, v0xe73f00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe74050_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0xe740d0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_9.4, 4;
    %load/v 8, v0xe73f80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe74050_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xe73860;
T_10 ;
    %wait E_0xe72f90;
    %load/v 8, v0xe73c70_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/v 8, v0xe739a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe73bc0_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0xe73c70_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_10.2, 4;
    %load/v 8, v0xe73a60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe73bc0_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0xe73c70_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_10.4, 4;
    %load/v 8, v0xe73b10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe73bc0_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xe72b30;
T_11 ;
    %wait E_0xe72cc0;
    %load/v 8, v0xe736a0_0, 1;
    %load/v 9, v0xe737c0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 86 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xe72b30;
T_12 ;
    %wait E_0xe72c70;
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.0, 4;
    %load/x1p 31, v0xe732d0_0, 22;
    %jmp T_12.1;
T_12.0 ;
    %mov 31, 2, 22;
T_12.1 ;
    %mov 8, 31, 22; Move signal select into place
    %mov 30, 0, 1;
    %cmpi/u 8, 0, 23;
    %inv 4, 1;
    %jmp/0xz  T_12.2, 4;
    %vpi_call 2 90 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xe72b30;
T_13 ;
    %wait E_0xe72980;
    %load/v 8, v0xe737c0_0, 1;
    %load/v 9, v0xe736a0_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %load/v 8, v0xe734f0_0, 32;
    %load/v 40, v0xe732d0_0, 10; Only need 10 of 32 bits
; Save base=40 wid=10 in lookaside.
    %ix/get 3, 40, 10;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe73470, 8, 32;
t_3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xe72460;
T_14 ;
    %wait E_0xe758e0;
    %load/v 8, v0xe7a070_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_14.0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0xe788e0_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0xe79900_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe78860_0, 0, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.4, 4;
    %load/x1p 8, v0xe79900_0, 5;
    %jmp T_14.5;
T_14.4 ;
    %mov 8, 2, 5;
T_14.5 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0xe78960_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.6, 4;
    %load/x1p 8, v0xe79900_0, 5;
    %jmp T_14.7;
T_14.6 ;
    %mov 8, 2, 5;
T_14.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0xe78bc0_0, 0, 8;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.8, 4;
    %load/x1p 8, v0xe79900_0, 5;
    %jmp T_14.9;
T_14.8 ;
    %mov 8, 2, 5;
T_14.9 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0xe78a20_0, 0, 8;
T_14.2 ;
    %load/v 8, v0xe79690_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe786e0_0, 0, 8;
    %load/v 8, v0xe79ce0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe784f0_0, 0, 8;
    %load/v 8, v0xe79ff0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe783f0_0, 0, 8;
    %load/v 8, v0xe78960_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xe78570_0, 0, 8;
    %load/v 8, v0xe78bc0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xe787b0_0, 0, 8;
    %load/v 8, v0xe78a20_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xe78660_0, 0, 8;
    %load/v 8, v0xe78060_0, 1;
    %jmp/0xz  T_14.10, 8;
    %load/v 8, v0xe77b20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78110_0, 0, 8;
    %load/v 8, v0xe79280_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78370_0, 0, 8;
    %load/v 8, v0xe79090_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78470_0, 0, 8;
    %load/v 8, v0xe78f90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe782f0_0, 0, 8;
    %load/v 8, v0xe79010_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe781c0_0, 0, 8;
    %load/v 8, v0xe78f10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78270_0, 0, 8;
    %jmp T_14.11;
T_14.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78110_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78370_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78470_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe782f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe781c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78270_0, 0, 0;
T_14.11 ;
    %load/v 8, v0xe794c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe77e60_0, 0, 8;
    %load/v 8, v0xe78370_0, 1;
    %jmp/0  T_14.12, 8;
    %load/v 9, v0xe78660_0, 5;
    %jmp/1  T_14.14, 8;
T_14.12 ; End of true expr.
    %load/v 14, v0xe787b0_0, 5;
    %jmp/0  T_14.13, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_14.14;
T_14.13 ;
    %mov 9, 14, 5; Return false value
T_14.14 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0xe77f60_0, 0, 9;
    %load/v 8, v0xe783f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe77ee0_0, 0, 8;
    %load/v 8, v0xe782f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe77cd0_0, 0, 8;
    %load/v 8, v0xe781c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe77ba0_0, 0, 8;
    %load/v 8, v0xe78470_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe77db0_0, 0, 8;
    %load/v 8, v0xe78270_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe77c50_0, 0, 8;
    %load/v 8, v0xe79710_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe78e90_0, 0, 8;
    %load/v 8, v0xe77e60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe78c90_0, 0, 8;
    %load/v 8, v0xe77f60_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xe78da0_0, 0, 8;
    %load/v 8, v0xe77c50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78af0_0, 0, 8;
    %load/v 8, v0xe77db0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78d20_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xe72460;
T_15 ;
    %wait E_0xe725c0;
    %load/v 8, v0xe79790_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_15.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_15.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_15.2, 6;
    %ix/load 0, 2, 0;
    %assign/v0 v0xe79440_0, 0, 1;
    %jmp T_15.4;
T_15.0 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xe79440_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe79090_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe79280_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe77b20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78f90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78f10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe79010_0, 0, 0;
    %jmp T_15.4;
T_15.1 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xe79440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe79090_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe79280_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe77b20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78f90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78f10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe79010_0, 0, 1;
    %jmp T_15.4;
T_15.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0xe79440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe79090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe79280_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe77b20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78f90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe78f10_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe79010_0, 0, 0;
    %jmp T_15.4;
T_15.4 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xe72460;
T_16 ;
    %wait E_0xe72550;
    %load/v 8, v0xe79440_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_16.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_16.2, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe79110_0, 0, 1;
    %jmp T_16.4;
T_16.0 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe79110_0, 0, 8;
    %jmp T_16.4;
T_16.1 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe79110_0, 0, 8;
    %jmp T_16.4;
T_16.2 ;
    %load/v 8, v0xe79880_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_16.5, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_16.6, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_16.7, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_16.8, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_16.9, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_16.10, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe79110_0, 0, 1;
    %jmp T_16.12;
T_16.5 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe79110_0, 0, 0;
    %jmp T_16.12;
T_16.6 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe79110_0, 0, 8;
    %jmp T_16.12;
T_16.7 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe79110_0, 0, 8;
    %jmp T_16.12;
T_16.8 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe79110_0, 0, 8;
    %jmp T_16.12;
T_16.9 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe79110_0, 0, 8;
    %jmp T_16.12;
T_16.10 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe79110_0, 0, 8;
    %jmp T_16.12;
T_16.12 ;
    %jmp T_16.4;
T_16.4 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xe079f0;
T_17 ;
    %delay 10000, 0;
    %load/v 8, v0xe7a2d0_0, 1;
    %inv 8, 1;
    %set/v v0xe7a2d0_0, 8, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0xe079f0;
T_18 ;
    %vpi_call 3 31 "$dumpfile", "lab.vcd";
    %vpi_call 3 32 "$dumpvars", 1'sb0, S_0xe079f0;
    %set/v v0xe7a350_0, 0, 32;
T_18.0 ;
    %load/v 8, v0xe7a350_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_18.1, 5;
    %vpi_call 3 34 "$dumpvars", 2'sb01, &A<v0xe75b50, v0xe7a350_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xe7a350_0, 32;
    %set/v v0xe7a350_0, 8, 32;
    %jmp T_18.0;
T_18.1 ;
    %set/v v0xe7a350_0, 0, 32;
T_18.2 ;
    %load/v 8, v0xe7a350_0, 32;
   %cmpi/s 8, 40, 32;
    %jmp/0xz T_18.3, 5;
    %vpi_call 3 35 "$dumpvars", 2'sb01, &A<v0xe73470, v0xe7a350_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xe7a350_0, 32;
    %set/v v0xe7a350_0, 8, 32;
    %jmp T_18.2;
T_18.3 ;
    %set/v v0xe7a350_0, 0, 32;
T_18.4 ;
    %load/v 8, v0xe7a350_0, 32;
   %cmpi/s 8, 4095, 32;
    %jmp/0xz T_18.5, 5;
    %ix/getv/s 3, v0xe7a350_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe73470, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xe7a350_0, 32;
    %set/v v0xe7a350_0, 8, 32;
    %jmp T_18.4;
T_18.5 ;
    %vpi_call 3 43 "$readmemb", "program.mbin", v0xe76fc0;
    %set/v v0xe7a2d0_0, 0, 1;
    %set/v v0xe7a3d0_0, 0, 1;
    %delay 85000, 0;
    %set/v v0xe7a3d0_0, 1, 1;
    %delay 300000, 0;
    %vpi_call 3 86 "$finish";
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "library_input.v";
    "testbench_input.v";
