{
    "header" : {
        "name" : "AD9913",
        "version" : "1.0",
        "register_size" : 8,
        "isMSB" : true
    },
    "registers" : [
        {
            "name" : "CFR1",
			"size" : 40,
			
			"variant_lists" : [
                {
                    "name" : "Internal Profile Control",
					"position" : 20,
                    "size"   : 3,
					"description" : "Ineffective unless Bit 27 = 1. Default is 0002. Refer to the Linear Sweep Mode section for\ndetails on how to program these registers during linear sweep, and refer to the Direct\nSwitch Mode section for details on how to program these registers in direct switch mode.",
					"default_value" : 0,
					"variants" : [
						{
							"name" : "Profile 0",
							"value" : 0
						},
						{
							"name" : "Profile 1",
							"value" : 1
						},
						{
							"name" : "Profile 2",
							"value" : 2
						},
						{
							"name" : "Profile 3",
							"value" : 3
						},
						{
							"name" : "Profile 4",
							"value" : 4
						},
						{
							"name" : "Profile 5",
							"value" : 5
						},
						{
							"name" : "Profile 6",
							"value" : 6
						},
						{
							"name" : "Profile 7",
							"value" : 7
						}
					]
                },
				{
                    "name" : "Destination",
					"position" : 12,
                    "size"   : 2,
					"description" : "00 = In direct switch mode, use this setting for FSK.\nIn linear sweep mode, the auxiliary accumulator is used for frequency sweeping.\nIn programmable modulus mode, these bits must be 00.\n01 = In direct switch mode, use this setting for PSK.\nIn linear sweep mode, the auxiliary accumulator is used for phase sweeping.",
					"default_value" : 0,
					"variants" : [
						{
							"name" : "Frequency Word",
							"value" : 0
						},
						{
							"name" : "Phase Word",
							"value" : 1
						}
					]
                }
            ],
			
            "bits" : [
				{
                    "name" : "Modulus Enable",
                    "position" : 28,
					"description" : "This bit is ignored if linear sweep is disabled.\n0 = the auxiliary accumulator is used for linear sweep generation.\n1 = the auxiliary accumulator is used for programmable modulus."
				},
				{
                    "name" : "Use Internal Profile",
                    "position" : 27,
					"description" : "0 = profiles are controlled by profile pins; only valid in serial mode.\n1 = profiles are controlled by CFR1 [22:20]."
				},
				{
                    "name" : "Match Pipe Delays Active ",
                    "position" : 26,
					"description" : "0 = the latency across the auxiliary accumulator,\nthe phase offset word, and phase accumulator are matched.\n1 = the latency across the auxiliary accumulator, the phase offset word, and phase\naccumulator are not matched."
				},
				{
                    "name" : "Sync Clock Disable",
                    "position" : 19,
					"description" : "0 = the SYNC_CLK pin is active.\n1 = the SYNC_CLK pin assumes a static Logic 0 state (disabled). In this state, the pin drive\nlogic is shut down, minimizing the noise generated by the digital circuitry."
				},
				{
                    "name" : "Direct Switch Mode Active",
                    "position" : 16,
					"description" : "0 = direct switch mode is disabled.\n1 = direct switch mode is enabled."
				},
				{
                    "name" : "Clear Auxiliary Accum",
                    "position" : 15,
					"description" : "0 = normal operation of the auxiliary accumulator (default).\n1 = asynchronous, static reset of the auxiliary accumulator. The ramp accumulator remains\nreset as long as this bit remains set. This bit is synchronized with either an I/O update or a\nprofile change and the next rising edge of SYNC_CLK."
				},
				{
                    "name" : "Clear Phase Accum",
                    "position" : 14,
					"description" : "0 = normal operation of the DDS phase accumulator (default).\n1 = asynchronous, static reset of the DDS phase accumulator."
				},
				{
                    "name" : "Auxiliary Accumulator Enable",
                    "position" : 11,
					"description" : "0 = auxiliary accumulator is inactive.\n1 = auxiliary accumulator is active."
				},
				{
                    "name" : "Clear phase accumulator",
                    "position" : 10,
					"description" : "This bit is ignored if linear sweep is disabled (see CFR1 [11]).\n0 = normal operating state.\n1 = the output of the DAC is driven to full-scale and the DDS output is disabled."
				},
				{
                    "name" : "Linear Sweep State Trigger Active",
                    "position" : 9,
					"description" : "0 = edge triggered mode active.\n1 = state triggered mode active."
				},
				{
                    "name" : "Linear Sweep No-Dwell Active",
                    "position" : 8,
					"description" : "This bit is ignored if linear sweep is disabled (see CFR1[11]).\n0 = when a sweep is completed, the device holds at the final state.\n1 = when a sweep is completed, the device reverts to the initial state."
				},
				{
                    "name" : "External Power-Down Mode",
                    "position" : 7,
					"description" : "0 = the external power-down mode selected is the fast recovery power-down mode. In this\nmode, when the PWR_DWN_CTL input pin is high, the digital logic and the DAC digital\nlogic are powered down. The DAC bias circuitry, PLL, oscillator, and clock input circuitry are\nnot powered down.\n1 = the external power-down mode selected is the full power-down mode. In this mode,\nwhen the PWR_DWN_CTL pin is high, all functions are powered down. This includes the\nDAC and PLL, which take a significant amount of time to power up."
				},
				{
                    "name" : "Digital power-down",
                    "position" : 6,
					"description" : "0 = the digital core is enabled for operation.\n1 = the digital core is disabled and is in a low power dissipation state."
				},
				{
                    "name" : "DAC power-down",
                    "position" : 5,
					"description" : "0 = the DAC is enabled for operation.\n1 = the DAC is disabled and is in its lowest power dissipation state."
				},
				{
                    "name" : "Clock Input Power-Down",
                    "position" : 4,
					"description" : "0 = normal operation.\n 1 = shut down all clock generation including the system clock\nsignal going into the digital section. "
				},
				{
                    "name" : "Load SRR @IO_UPDATE",
                    "position" : 3,
					"description" : "0 = every time the linear sweep rate register is updated, the ramp rate timer keeps its\noperation until it times out and then loads the update value into the timer.\n1 = the timer is interrupted immediately upon the assertion of IO_UPDATE and the value is\nloaded. "
				},
			    {
                    "name" : "Autoclear Auxiliary Accum",
                    "position" : 2,
					"description" : "0 = normal operation.\n1 = the auxiliary accumulator is synchronously cleared (zero is loaded) for one cycle upon\nreceipt of the IO_UPDATE sequence indicator."
				},
				
			    {
                    "name" : "Autoclear Phase Accum",
                    "position" : 1,
					"description" : "0 = normal operation.\n1 = the phase accumulator is synchronously cleared for one cycle upon\nreceipt of the IO_UPDATE sequence indicator."
                },
				
                {
                    "name" : "Enable Sine Output ",
                    "position" : 0,
					"description" : "0 = the angle-to-amplitude conversion logic employs a cosine function.\n1 = the angle-to-amplitude conversion logic employs a sine function."
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 32,
					"size" : 8,
					"value" : 0,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				},
				{
					"name" : "LSB First ",
                    "position" : 23,
					"size" : 1,
					"value" : 0,
					"description"  : "Do not set LSB!"
				}
			]
        },
		
		{
            "name" : "CFR2",
			"size" : 24,	
	
			
            "bits" : [
				{
                    "name" : "PLL Output Div by 2",
                    "position" : 15,
					"description" : ""
				},
				{
                    "name" : "CMOS Clock Mode",
                    "position" : 7,
					"description" : ""
				},
				{
                    "name" : "Crystal Clock Mode",
                    "position" : 6,
					"description" : ""
				},
				{
                    "name" : "PLL Power-Down",
                    "position" : 5,
					"default_value": true,
					"description" : "0 = PLL is active\n1 = PLL is inactive and in its lowest power state"
				},
				{
                    "name" : "PLL LO Range",
                    "position" : 4,
					"default_value": true,
					"description" : "0 = use this setting for PLL if the PLL reference frequency is >5 MHz.\n1 = use this setting for PLL if the PLL reference frequency is <5 MHz."
				},
				{
                    "name" : "PLL Input Div by 2 ",
                    "position" : 3,
					"description" : "0 = the PLL reference frequency = the REF_CLK input frequency.\n1 = the PLL reference frequency = ½ the REF_CLK input frequency"
				},
			    {
                    "name" : "VCO2 Sel",
                    "position" : 2,
					"description" : "0 = use this setting for VCO frequencies below 100 MHz and/or to optimize for power\nrather than performance.\n1 = use this setting to optimize for performance; this setting results in slightly higher power\nconsumption. Note: When setting this bit, an IO_UPDATE must occur within 40 μs of the\nPLL power-down bit (CFR2 [5]) going low."
				},
				
			    {
                    "name" : "PLL Reset",
                    "position" : 1,
					"default_value": true,
					"description" : "0 = the PLL logic is reset and non-operational until this bit is set.\n1 = the PLL logic operates normally."
                }
            ],
			
			"integers" : [
                {
                    "name" : "PLL Multiplication Factor",
                    "position" : 8,
                    "size"   : 6,
					"default_value": 10,
					"description"  : ""
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 16,
					"size" : 8,
					"value" : 1,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "DAC Control Register",
			"size" : 40,	
				
			"integers" : [
                {
                    "name" : "FSC",
                    "position" : 0,
                    "size"   : 10,
					"default_value": 31,
					"description"  : "This 10-bit number controls the full-scale output current of the DAC."
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 32,
					"size" : 8,
					"value" : 2,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				},
				{
					"name" : "Reserved 1",
                    "position" : 12,
					"size" : 4,
					"value" : 1,
					"description"  : ""
				},
				{
				"name" : "Reserved 2",
                    "position" : 16,
					"size" : 8,
					"value" : 127,
					"description"  : ""
				}
			]
        },
		
		{
            "name" : "Frequency tuning word",
			"size" : 40,	
				
			"integers" : [
                {
                    "name" : "FTW",
                    "position" : 0,
                    "size"   : 32,
					"default_value": 0,
					"description"  : "Frequency tuning word"
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 32,
					"size" : 8,
					"value" : 3,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Phase Offset Word",
			"size" : 24,	
				
			"integers" : [
                {
                    "name" : "POW",
                    "position" : 0,
                    "size"   : 14,
					"default_value": 0,
					"description"  : "Phase Offset Word"
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 16,
					"size" : 8,
					"value" : 4,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Linear Sweep Parameter Register",
			"size" : 72,	
				
			"integers" : [
			    {
                    "name" : "Sweep Parameter Word 0",
                    "position" : 0,
                    "size"   : 32,
					"default_value": 0,
					"description"  : "32-bit linear sweep upper limit value. In programmable modulus mode, these bits are used\nto set the X value found in the AN-953 Application Note."
                },
                {
                    "name" : "Sweep Parameter Word 1",
                    "position" : 32,
                    "size"   : 32,
					"default_value": 0,
					"description"  : "32-bit linear sweep lower limit value. In programmable modulus mode, these bits are used\nto set the B value found in the AN-953 Application Note."
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 64,
					"size" : 8,
					"value" : 6,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Linear Sweep Delta Parameter Register",
			"size" : 72,	
				
			"integers" : [
			    {
                    "name" : "Rising Delta Word ",
                    "position" : 0,
                    "size"   : 16,
					"default_value": 0,
					"description"  : "32-bit linear sweep increment step size value. In programmable modulus mode, these bits\nare used to set the A value found in the AN-953 Application Note."
                },
				{
                    "name" : "Falling Delta Word",
                    "position" : 16,
                    "size"   : 16,
					"default_value": 0,
					"description"  : "32-bit linear sweep decrement step size value. "
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 64,
					"size" : 8,
					"value" : 7,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Linear Sweep Ramp Rate Register",
			"size" : 40,	
				
			"integers" : [
			    {
                    "name" : "Rising Delta Word",
                    "position" : 0,
                    "size"   : 16,
					"default_value": 0,
					"description"  : "16-bit linear sweep positive slope value that defines\nthe time interval between increment values"
                },
                {
                    "name" : "Falling Delta Word",
                    "position" : 16,
                    "size"   : 16,
					"default_value": 0,
					"description"  : "16-bit linear sweep negative slope value that defines\nthe time interval between decrement values. "
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 32,
					"size" : 8,
					"value" : 8,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Profile 0",
			"size" : 56,	
				
			"integers" : [
			    {
                    "name" : "FTW",
                    "position" : 0,
                    "size"   : 32,
					"default_value": 0,
					"description"  : "This 32-bit number controls the DDS frequency."
                },
                {
                    "name" : "POW",
                    "position" : 32,
                    "size"   : 14,
					"default_value": 0,
					"description"  : "This 14-bit number controls the DDS phase offset."
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 48,
					"size" : 8,
					"value" : 9,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Profile 1",
			"size" : 56,	
				
			"integers" : [
			    {
                    "name" : "FTW",
                    "position" : 0,
                    "size"   : 32,
					"default_value": 0,
					"description"  : "This 32-bit number controls the DDS frequency."
                },
                {
                    "name" : "POW",
                    "position" : 32,
                    "size"   : 14,
					"default_value": 0,
					"description"  : "This 14-bit number controls the DDS phase offset."
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 48,
					"size" : 8,
					"value" : 10,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Profile 2",
			"size" : 56,	
				
			"integers" : [
			    {
                    "name" : "FTW",
                    "position" : 0,
                    "size"   : 32,
					"default_value": 0,
					"description"  : "This 32-bit number controls the DDS frequency."
                },
                {
                    "name" : "POW",
                    "position" : 32,
                    "size"   : 14,
					"default_value": 0,
					"description"  : "This 14-bit number controls the DDS phase offset."
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 48,
					"size" : 8,
					"value" : 11,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Profile 3",
			"size" : 56,	
				
			"integers" : [
			    {
                    "name" : "FTW",
                    "position" : 0,
                    "size"   : 32,
					"default_value": 0,
					"description"  : "This 32-bit number controls the DDS frequency."
                },
                {
                    "name" : "POW",
                    "position" : 32,
                    "size"   : 14,
					"default_value": 0,
					"description"  : "This 14-bit number controls the DDS phase offset."
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 48,
					"size" : 8,
					"value" : 12,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Profile 4",
			"size" : 56,	
				
			"integers" : [
			    {
                    "name" : "FTW",
                    "position" : 0,
                    "size"   : 32,
					"default_value": 0,
					"description"  : "This 32-bit number controls the DDS frequency."
                },
                {
                    "name" : "POW",
                    "position" : 32,
                    "size"   : 14,
					"default_value": 0,
					"description"  : "This 14-bit number controls the DDS phase offset."
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 48,
					"size" : 8,
					"value" : 13,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Profile 5",
			"size" : 56,	
				
			"integers" : [
			    {
                    "name" : "FTW",
                    "position" : 0,
                    "size"   : 32,
					"default_value": 0,
					"description"  : "This 32-bit number controls the DDS frequency."
                },
                {
                    "name" : "POW",
                    "position" : 32,
                    "size"   : 14,
					"default_value": 0,
					"description"  : "This 14-bit number controls the DDS phase offset."
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 48,
					"size" : 8,
					"value" : 14,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Profile 6",
			"size" : 56,	
				
			"integers" : [
			    {
                    "name" : "FTW",
                    "position" : 0,
                    "size"   : 32,
					"default_value": 0,
					"description"  : "This 32-bit number controls the DDS frequency."
                },
                {
                    "name" : "POW",
                    "position" : 32,
                    "size"   : 14,
					"default_value": 0,
					"description"  : "This 14-bit number controls the DDS phase offset."
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 48,
					"size" : 8,
					"value" : 15,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        },
		
		{
            "name" : "Profile 7",
			"size" : 56,	
				
			"integers" : [
			    {
                    "name" : "FTW",
                    "position" : 0,
                    "size"   : 32,
					"default_value": 0,
					"description"  : "This 32-bit number controls the DDS frequency."
                },
                {
                    "name" : "POW",
                    "position" : 32,
                    "size"   : 14,
					"default_value": 0,
					"description"  : "This 14-bit number controls the DDS phase offset."
                }
            ],
			
			"fixed" :[
				{
					"name" : "Intsruction word",
                    "position" : 48,
					"size" : 8,
					"value" : 16,
					"description"  : "D4-D0 - address, D7 - R/nW (0 - is write)"
				}
			]
        }
	]
}
