
---------- Begin Simulation Statistics ----------
final_tick                               883385965000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96984                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739508                       # Number of bytes of host memory used
host_op_rate                                    97297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10501.81                       # Real time elapsed on the host
host_tick_rate                               84117462                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018508498                       # Number of instructions simulated
sim_ops                                    1021790102                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.883386                       # Number of seconds simulated
sim_ticks                                883385965000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.627221                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116842092                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134879187                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8370025                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185784288                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15857942                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15976401                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          118459                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236102016                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663481                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819877                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5643729                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014233                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36875661                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57392640                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892402629                       # Number of instructions committed
system.cpu0.commit.committedOps             893224727                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1565491446                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.570571                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.447727                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1166954663     74.54%     74.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    239369457     15.29%     89.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     47435973      3.03%     92.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     52186336      3.33%     96.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12955880      0.83%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4939558      0.32%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2519708      0.16%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2254210      0.14%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36875661      2.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1565491446                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341062                       # Number of function calls committed.
system.cpu0.commit.int_insts                863513072                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412071                       # Number of loads committed
system.cpu0.commit.membars                    1641852                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641858      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491116240     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281231940     31.49%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109760914     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893224727                       # Class of committed instruction
system.cpu0.commit.refs                     390992878                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892402629                       # Number of Instructions Simulated
system.cpu0.committedOps                    893224727                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.949930                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.949930                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            222716215                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2729181                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115763939                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             965625507                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               672339208                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                672895005                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5653075                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4196843                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2979908                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236102016                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171103605                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    887411111                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4109988                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     981694250                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           27                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16758748                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135681                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         680792684                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132700034                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.564152                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1576583411                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.624743                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.897310                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               873325434     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               524083621     33.24%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108662887      6.89%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                56427087      3.58%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5228992      0.33%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4759935      0.30%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  783422      0.05%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643868      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668165      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1576583411                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      163539672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5685500                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               227060026                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.533939                       # Inst execution rate
system.cpu0.iew.exec_refs                   411006267                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113039103                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              155678301                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302977030                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2032168                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1535657                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117304359                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          950596810                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            297967164                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4406717                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            929120160                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                728777                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             34920852                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5653075                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             36352850                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        73429                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19880671                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        16621                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10017                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3766531                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22564959                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6723552                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10017                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       752218                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4933282                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                378581464                       # num instructions consuming a value
system.cpu0.iew.wb_count                    921020698                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885760                       # average fanout of values written-back
system.cpu0.iew.wb_producers                335332142                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.529285                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     921066120                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1132435203                       # number of integer regfile reads
system.cpu0.int_regfile_writes              588570571                       # number of integer regfile writes
system.cpu0.ipc                              0.512839                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.512839                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643351      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            508381365     54.46%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839291      0.84%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639155      0.18%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           300413485     32.18%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113610185     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             933526878                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1420562                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001522                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 176318     12.41%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1145581     80.64%     93.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                98659      6.95%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             933304041                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3445117926                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    921020652                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1007977747                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 944517931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                933526878                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6078879                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       57372079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60292                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3612688                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31025319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1576583411                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592120                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.817960                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          899195033     57.03%     57.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          474960205     30.13%     87.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          165435226     10.49%     97.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26924427      1.71%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6549037      0.42%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             999361      0.06%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1987628      0.13%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             455733      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76761      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1576583411                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536472                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17939799                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3137956                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302977030                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117304359                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1522                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1740123083                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26649468                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              196676474                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569158889                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3898345                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               678670712                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9929096                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7232                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1169379213                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             958800902                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          614453416                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                668626992                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12426552                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5653075                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             26819418                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45294519                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1169379173                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136740                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4640                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11448579                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4629                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2479213912                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1912331426                       # The number of ROB writes
system.cpu0.timesIdled                       25189871                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1489                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.718635                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9083523                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10850061                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1868192                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13943320                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            224360                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         297611                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           73251                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16104452                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24303                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819669                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1484958                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299895                       # Number of branches committed
system.cpu1.commit.bw_lim_events               707483                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14410995                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41847570                       # Number of instructions committed
system.cpu1.commit.committedOps              42667428                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232026345                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183890                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.778675                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212412401     91.55%     91.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9607813      4.14%     95.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4177999      1.80%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3119423      1.34%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1101304      0.47%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       195243      0.08%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       628700      0.27%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        75979      0.03%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       707483      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232026345                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317358                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40182893                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11553076                       # Number of loads committed
system.cpu1.commit.membars                    1639388                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639388      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24989363     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372745     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665791      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42667428                       # Class of committed instruction
system.cpu1.commit.refs                      16038548                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41847570                       # Number of Instructions Simulated
system.cpu1.committedOps                     42667428                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.614112                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.614112                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            189605557                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               387010                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8454823                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              62862941                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11072361                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30549706                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1485959                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               437024                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1928831                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16104452                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8695469                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    222834936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               254867                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      66920774                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3738386                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068548                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9938284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9307883                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.284846                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         234642414                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.290714                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.743083                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               192246559     81.93%     81.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                25970437     11.07%     93.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10582125      4.51%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3611467      1.54%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1339527      0.57%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  527277      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  333195      0.14%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3638      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28189      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           234642414                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         294548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1524782                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11851511                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.211339                       # Inst execution rate
system.cpu1.iew.exec_refs                    18205525                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5264363                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              167706419                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15032533                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1106095                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1310898                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6401482                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           57070441                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12941162                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1534102                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49651330                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                637376                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               650043                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1485959                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2187204                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40552                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          211811                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12622                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2059                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2139                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3479457                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1916010                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2059                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       593504                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        931278                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24389700                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48747088                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.800104                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19514301                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.207490                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48773833                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63384146                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31028075                       # number of integer regfile writes
system.cpu1.ipc                              0.178123                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178123                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639599      3.20%      3.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30824966     60.22%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14116891     27.58%     91.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4603823      8.99%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51185432                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     924688                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018065                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 144841     15.66%     15.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     22      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                679630     73.50%     89.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               100193     10.84%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50470507                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         337999150                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48747076                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         71474479                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  53761495                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51185432                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3308946                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14403012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            61210                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        849283                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8896649                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    234642414                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.218142                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653676                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202432430     86.27%     86.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           20165211      8.59%     94.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7837054      3.34%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2443030      1.04%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1194330      0.51%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             301276      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             176820      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              65701      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26562      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      234642414                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.217869                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7924707                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1425580                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15032533                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6401482                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu1.numCycles                       234936962                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1531828806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              174458572                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27217017                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4556855                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12796342                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                704965                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8244                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             77987060                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              60748519                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           38528313                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30214359                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10181934                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1485959                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15666355                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11311296                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        77987048                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20827                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               795                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10007588                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           785                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   288396336                       # The number of ROB reads
system.cpu1.rob.rob_writes                  116777285                       # The number of ROB writes
system.cpu1.timesIdled                          15773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.749336                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11700195                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13644648                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3492171                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17992981                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            224218                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         322970                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           98752                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20364598                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24737                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819632                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2386553                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230777                       # Number of branches committed
system.cpu2.commit.bw_lim_events               719679                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459585                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30310412                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41656583                       # Number of instructions committed
system.cpu2.commit.committedOps              42476411                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    230200030                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.184520                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777832                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    210551995     91.46%     91.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9668046      4.20%     95.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4216432      1.83%     97.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3120983      1.36%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1076558      0.47%     99.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       208848      0.09%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       557775      0.24%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        79714      0.03%     99.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       719679      0.31%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    230200030                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318104                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40000043                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490890                       # Number of loads committed
system.cpu2.commit.membars                    1639350                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639350      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24873296     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310522     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653102      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42476411                       # Class of committed instruction
system.cpu2.commit.refs                      15963636                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41656583                       # Number of Instructions Simulated
system.cpu2.committedOps                     42476411                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.660868                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.660868                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            171984734                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1109844                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10603062                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              82663080                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                18445651                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 40499257                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2387550                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               950531                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2211021                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20364598                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14076102                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    215751498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               673958                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      93775233                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6986336                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.086359                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16283546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11924413                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.397669                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         235528213                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.411956                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.903219                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               178242868     75.68%     75.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33826520     14.36%     90.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                14545862      6.18%     96.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4706888      2.00%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1941873      0.82%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1422836      0.60%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  810429      0.34%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3506      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27431      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           235528213                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         284208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2427788                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                13382860                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.222176                       # Inst execution rate
system.cpu2.iew.exec_refs                    18141766                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5239222                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              149979492                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19934017                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2038050                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1402426                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8189324                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           72778066                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12902544                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1783242                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             52391978                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                702706                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               646506                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2387550                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2041934                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38314                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          208722                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        11715                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2082                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2061                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8443127                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3716578                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2082                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       620022                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1807766                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25324967                       # num instructions consuming a value
system.cpu2.iew.wb_count                     51485963                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.779484                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19740416                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.218334                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      51511641                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                67452832                       # number of integer regfile reads
system.cpu2.int_regfile_writes               32259623                       # number of integer regfile writes
system.cpu2.ipc                              0.176651                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176651                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639548      3.03%      3.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33883634     62.54%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  48      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14074359     25.98%     91.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4577533      8.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              54175220                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     915695                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016902                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 141206     15.42%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                677133     73.95%     89.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                97354     10.63%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              53451353                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         344854205                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     51485951                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        103080736                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  66676526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 54175220                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6101540                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30301654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            59883                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3641955                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21384495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    235528213                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.230016                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.661105                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          200654279     85.19%     85.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22664416      9.62%     94.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7848727      3.33%     98.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2587145      1.10%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1202827      0.51%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             303065      0.13%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             175269      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66212      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26273      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      235528213                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.229739                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12825636                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2291772                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19934017                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8189324                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    198                       # number of misc regfile reads
system.cpu2.numCycles                       235812421                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1530951956                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              156709241                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27108338                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3868420                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                21217684                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                725521                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8158                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             98798477                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              77900771                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49784780                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38988691                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11037120                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2387550                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16197562                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                22676442                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        98798465                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27485                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               839                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  9070536                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           827                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   302266160                       # The number of ROB reads
system.cpu2.rob.rob_writes                  150906318                       # The number of ROB writes
system.cpu2.timesIdled                          15788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            87.523995                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                9594488                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10962123                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1968528                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14563510                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            209645                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         303329                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           93684                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16825240                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22172                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819631                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1579769                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10571246                       # Number of branches committed
system.cpu3.commit.bw_lim_events               663871                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459612                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       15267172                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42601716                       # Number of instructions committed
system.cpu3.commit.committedOps              43421536                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    233362938                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.186069                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.775854                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    213199621     91.36%     91.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9897606      4.24%     95.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4355182      1.87%     97.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3205316      1.37%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1110066      0.48%     99.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       223862      0.10%     99.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       624822      0.27%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        82592      0.04%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       663871      0.28%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    233362938                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292254                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40887581                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11836904                       # Number of loads committed
system.cpu3.commit.membars                    1639327                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639327      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25385576     58.46%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12656535     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3739957      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43421536                       # Class of committed instruction
system.cpu3.commit.refs                      16396504                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42601716                       # Number of Instructions Simulated
system.cpu3.committedOps                     43421536                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.548839                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.548839                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            189401695                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               391755                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             8901522                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              64900699                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                11288789                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31900208                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1580777                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               410895                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1965218                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16825240                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8789592                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    224168239                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               276230                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      69523698                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3939072                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.071176                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           9998893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9804133                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.294106                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         236136687                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.300078                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.750467                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               191995127     81.31%     81.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                26915898     11.40%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11391249      4.82%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3512568      1.49%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1395661      0.59%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  573861      0.24%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  321964      0.14%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3264      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27095      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           236136687                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         253368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1621069                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12243386                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.215884                       # Inst execution rate
system.cpu3.iew.exec_refs                    18793583                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5383364                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              166578571                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             15563234                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1105350                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1435979                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6518697                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           58668401                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13410219                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1619713                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51032862                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                723812                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               819288                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1580777                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2455393                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        44419                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          226693                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15509                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1975                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1812                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3726330                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1959097                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1975                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       641153                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        979916                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24564405                       # num instructions consuming a value
system.cpu3.iew.wb_count                     50025800                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.801607                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19691001                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.211624                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      50056634                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                65142730                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31783234                       # number of integer regfile writes
system.cpu3.ipc                              0.180218                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.180218                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639556      3.11%      3.11% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31662894     60.14%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14619675     27.77%     91.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4730305      8.98%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              52652575                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     920530                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017483                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 139297     15.13%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                684737     74.39%     89.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                96494     10.48%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              51933535                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         342426118                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     50025788                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73916229                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55357280                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 52652575                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3311121                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       15246864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            63777                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        851509                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9240039                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    236136687                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.222975                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.659085                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          202988664     85.96%     85.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20714257      8.77%     94.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8118470      3.44%     98.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2522787      1.07%     99.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1219074      0.52%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             305089      0.13%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             174475      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              66542      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27329      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      236136687                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.222736                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          8032944                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1477989                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            15563234                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6518697                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu3.numCycles                       236390055                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1530375003                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              173662238                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27613794                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4425501                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                13111579                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                643098                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7019                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             80396645                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              62601926                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39627116                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31617835                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10840315                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1580777                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16137845                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12013322                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        80396633                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26413                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               844                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9668339                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           831                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   291386319                       # The number of ROB reads
system.cpu3.rob.rob_writes                  120155140                       # The number of ROB writes
system.cpu3.timesIdled                          12431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5754706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11485089                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       346663                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        25496                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55389763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5822643                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111045449                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5848139                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2816312                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3052409                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2677857                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1066                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            626                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2936698                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2936649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2816312                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17238050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17238050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    563543680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               563543680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5754823                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5754823    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5754823                       # Request fanout histogram
system.membus.respLayer1.occupancy        30804636250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25793774516                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6375934804.166667                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   35017263773.768051                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          116     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 271388258500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118273788500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 765112176500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14046134                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14046134                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14046134                       # number of overall hits
system.cpu2.icache.overall_hits::total       14046134                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        29968                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         29968                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        29968                       # number of overall misses
system.cpu2.icache.overall_misses::total        29968                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    510817500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    510817500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    510817500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    510817500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14076102                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14076102                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14076102                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14076102                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002129                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002129                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002129                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002129                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 17045.431794                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17045.431794                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 17045.431794                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17045.431794                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24424                       # number of writebacks
system.cpu2.icache.writebacks::total            24424                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         5512                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5512                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         5512                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5512                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24456                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24456                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24456                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24456                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    435712000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    435712000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    435712000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    435712000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001737                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001737                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001737                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001737                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 17816.159634                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17816.159634                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 17816.159634                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17816.159634                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24424                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14046134                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14046134                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        29968                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        29968                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    510817500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    510817500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14076102                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14076102                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002129                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002129                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 17045.431794                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17045.431794                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         5512                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5512                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24456                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24456                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    435712000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    435712000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001737                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001737                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 17816.159634                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17816.159634                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986608                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14019676                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24424                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           574.012283                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        367712500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986608                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999582                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999582                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28176660                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28176660                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13633048                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13633048                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13633048                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13633048                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2525046                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2525046                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2525046                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2525046                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 339254660954                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 339254660954                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 339254660954                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 339254660954                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16158094                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16158094                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16158094                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16158094                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.156271                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.156271                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.156271                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.156271                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 134355.833895                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134355.833895                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 134355.833895                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134355.833895                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2353582                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       402131                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            36756                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4926                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    64.032593                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.634389                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986689                       # number of writebacks
system.cpu2.dcache.writebacks::total           986689                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1945980                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1945980                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1945980                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1945980                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579066                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579066                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579066                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579066                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69638177068                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69638177068                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69638177068                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69638177068                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035838                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035838                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035838                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035838                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120259.481765                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120259.481765                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120259.481765                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120259.481765                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986689                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11032774                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11032774                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1472611                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1472611                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 156874651500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 156874651500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12505385                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12505385                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117758                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117758                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106528.235563                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106528.235563                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1192518                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1192518                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280093                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280093                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30495905500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30495905500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022398                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022398                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108877.785236                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108877.785236                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2600274                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2600274                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1052435                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1052435                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 182380009454                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 182380009454                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652709                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652709                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.288125                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.288125                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 173293.371518                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 173293.371518                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       753462                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       753462                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       298973                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       298973                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39142271568                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39142271568                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081850                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081850                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130922.429678                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130922.429678                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          324                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          184                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          184                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4601500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4601500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.362205                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.362205                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25008.152174                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25008.152174                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          122                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       593500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       593500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.122047                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.122047                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9572.580645                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9572.580645                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          152                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1024000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1024000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.415301                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.415301                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6736.842105                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6736.842105                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          151                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       891000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       891000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.412568                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.412568                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5900.662252                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5900.662252                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       437000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       437000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       419000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       419000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400231                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400231                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419401                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419401                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44114431500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44114431500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819632                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819632                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511694                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511694                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 105184.373666                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 105184.373666                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419400                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419400                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  43695030500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  43695030500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511693                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511693                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 104184.622079                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 104184.622079                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.046890                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15031360                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998261                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.057545                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        367724000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.046890                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.907715                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.907715                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34955489                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34955489                       # Number of data accesses
system.cpu3.numPwrStateTransitions                233                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6536900230.769231                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   35457616418.714638                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     96.58%     96.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.29% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 271388292500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118568638000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 764817327000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8765963                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8765963                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8765963                       # number of overall hits
system.cpu3.icache.overall_hits::total        8765963                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        23629                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         23629                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        23629                       # number of overall misses
system.cpu3.icache.overall_misses::total        23629                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    437996499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    437996499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    437996499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    437996499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8789592                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8789592                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8789592                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8789592                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002688                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002688                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002688                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002688                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 18536.395912                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18536.395912                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 18536.395912                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18536.395912                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          820                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    68.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        19272                       # number of writebacks
system.cpu3.icache.writebacks::total            19272                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4325                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4325                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4325                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4325                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        19304                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19304                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        19304                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19304                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    369447499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    369447499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    369447499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    369447499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002196                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002196                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002196                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002196                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 19138.390955                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19138.390955                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 19138.390955                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19138.390955                       # average overall mshr miss latency
system.cpu3.icache.replacements                 19272                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8765963                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8765963                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        23629                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        23629                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    437996499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    437996499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8789592                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8789592                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002688                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002688                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 18536.395912                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18536.395912                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4325                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4325                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        19304                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19304                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    369447499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    369447499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002196                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002196                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 19138.390955                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19138.390955                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986399                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8747824                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19272                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           453.913657                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        373743500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986399                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999575                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999575                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         17598488                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        17598488                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14116070                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14116070                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14116070                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14116070                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2584469                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2584469                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2584469                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2584469                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 336394715264                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 336394715264                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 336394715264                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 336394715264                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16700539                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16700539                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16700539                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16700539                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.154754                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.154754                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.154754                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.154754                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 130160.089080                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130160.089080                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 130160.089080                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130160.089080                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2531385                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       573923                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            40710                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6863                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    62.180914                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.625674                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       997627                       # number of writebacks
system.cpu3.dcache.writebacks::total           997627                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1997734                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1997734                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1997734                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1997734                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       586735                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       586735                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       586735                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       586735                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69539863647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69539863647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69539863647                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69539863647                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035133                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035133                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035133                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035133                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118520.053597                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118520.053597                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118520.053597                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118520.053597                       # average overall mshr miss latency
system.cpu3.dcache.replacements                997627                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11439595                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11439595                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1521400                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1521400                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 156058250000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 156058250000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12960995                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12960995                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.117383                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.117383                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102575.423952                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102575.423952                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1238037                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1238037                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       283363                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       283363                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30162956000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30162956000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021863                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021863                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106446.346206                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106446.346206                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2676475                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2676475                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1063069                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1063069                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 180336465264                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 180336465264                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3739544                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3739544                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.284278                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.284278                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 169637.591976                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 169637.591976                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       759697                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       759697                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303372                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303372                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39376907647                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39376907647                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081125                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081125                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 129797.435647                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 129797.435647                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          362                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          362                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          191                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          191                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3914500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3914500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.345389                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.345389                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20494.764398                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20494.764398                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          125                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       679500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       679500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.119349                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.119349                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 10295.454545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10295.454545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1286500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1286500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.435013                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.435013                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7844.512195                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7844.512195                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1136500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1136500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.429708                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.429708                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7015.432099                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7015.432099                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       231000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       231000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       219000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       219000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396711                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396711                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422920                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422920                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  43826869000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  43826869000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819631                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819631                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515988                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515988                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 103629.218292                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 103629.218292                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422919                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422919                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  43403949000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  43403949000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515987                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515987                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 102629.460961                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 102629.460961                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.020810                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15522825                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1009410                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.378117                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        373755000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.020810                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.906900                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.906900                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36051638                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36051638                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1332473900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3428784654.502629                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       183000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11046984000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   870061226000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13324739000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    142542004                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       142542004                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    142542004                       # number of overall hits
system.cpu0.icache.overall_hits::total      142542004                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28561600                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28561600                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28561600                       # number of overall misses
system.cpu0.icache.overall_misses::total     28561600                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 379381357495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 379381357495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 379381357495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 379381357495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171103604                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171103604                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171103604                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171103604                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166926                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166926                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166926                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166926                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13282.916836                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13282.916836                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13282.916836                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13282.916836                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2749                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.907407                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26968121                       # number of writebacks
system.cpu0.icache.writebacks::total         26968121                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1593445                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1593445                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1593445                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1593445                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26968155                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26968155                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26968155                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26968155                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 337910841997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 337910841997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 337910841997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 337910841997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157613                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157613                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157613                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157613                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12529.994803                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12529.994803                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12529.994803                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12529.994803                       # average overall mshr miss latency
system.cpu0.icache.replacements              26968121                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    142542004                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      142542004                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28561600                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28561600                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 379381357495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 379381357495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171103604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171103604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166926                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166926                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13282.916836                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13282.916836                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1593445                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1593445                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26968155                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26968155                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 337910841997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 337910841997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157613                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157613                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12529.994803                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12529.994803                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999939                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          169509910                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26968122                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.285566                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999939                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        369175362                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       369175362                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    341592568                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       341592568                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    341592568                       # number of overall hits
system.cpu0.dcache.overall_hits::total      341592568                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42184343                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42184343                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42184343                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42184343                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1185388869832                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1185388869832                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1185388869832                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1185388869832                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    383776911                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    383776911                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    383776911                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    383776911                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109919                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109919                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109919                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109919                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28100.209356                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28100.209356                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28100.209356                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28100.209356                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4120136                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       225131                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            76941                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2628                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.549291                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.666286                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25490492                       # number of writebacks
system.cpu0.dcache.writebacks::total         25490492                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17101930                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17101930                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17101930                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17101930                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     25082413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     25082413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     25082413                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25082413                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 521168409017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 521168409017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 521168409017                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 521168409017                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065357                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065357                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065357                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065357                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20778.240475                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20778.240475                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20778.240475                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20778.240475                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25490492                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    244935476                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      244935476                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     29083472                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     29083472                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 799756798000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 799756798000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    274018948                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    274018948                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.106137                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.106137                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27498.669966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27498.669966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7684138                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7684138                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21399334                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21399334                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 427005987500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 427005987500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078094                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078094                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19954.171821                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19954.171821                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     96657092                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      96657092                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13100871                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13100871                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 385632071832                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 385632071832                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109757963                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109757963                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.119361                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.119361                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29435.605605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29435.605605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9417792                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9417792                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3683079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3683079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  94162421517                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  94162421517                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033556                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033556                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25566.223672                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25566.223672                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1316                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1316                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10331500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10331500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.429084                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.429084                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7850.683891                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7850.683891                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1285                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1285                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1279500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1279500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010108                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010108                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41274.193548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41274.193548                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          272                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          272                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2531000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2531000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2963                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2963                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091799                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091799                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9305.147059                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9305.147059                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          268                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          268                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2263000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2263000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090449                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090449                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8444.029851                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8444.029851                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401904                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401904                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417973                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417973                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44790720000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44790720000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819877                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819877                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509800                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509800                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 107161.754467                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 107161.754467                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417973                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417973                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44372747000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44372747000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509800                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509800                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 106161.754467                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 106161.754467                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.951492                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          367498933                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25500079                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.411678                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.951492                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998484                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998484                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        794705747                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       794705747                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26802818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            22651818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               21866                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               74695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               23000                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               74402                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               17809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               79354                       # number of demand (read+write) hits
system.l2.demand_hits::total                 49745762                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26802818                       # number of overall hits
system.l2.overall_hits::.cpu0.data           22651818                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              21866                       # number of overall hits
system.l2.overall_hits::.cpu1.data              74695                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              23000                       # number of overall hits
system.l2.overall_hits::.cpu2.data              74402                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              17809                       # number of overall hits
system.l2.overall_hits::.cpu3.data              79354                       # number of overall hits
system.l2.overall_hits::total                49745762                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            165336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2838519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1566                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            915261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1456                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            912031                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            918256                       # number of demand (read+write) misses
system.l2.demand_misses::total                5753920                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           165336                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2838519                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1566                       # number of overall misses
system.l2.overall_misses::.cpu1.data           915261                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1456                       # number of overall misses
system.l2.overall_misses::.cpu2.data           912031                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1495                       # number of overall misses
system.l2.overall_misses::.cpu3.data           918256                       # number of overall misses
system.l2.overall_misses::total               5753920                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12882272000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 256957380500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    146068000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 109862331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    135857500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 110587583500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    138693000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 110156367500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     600866553500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12882272000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 256957380500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    146068000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 109862331500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    135857500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 110587583500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    138693000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 110156367500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    600866553500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26968154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25490337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23432                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          989956                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986433                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           19304                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          997610                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55499682                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26968154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25490337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23432                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         989956                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986433                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          19304                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         997610                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55499682                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.006131                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.111357                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.066832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.924547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.059535                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.924575                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.077445                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.920456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103675                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.006131                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.111357                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.066832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.924547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.059535                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.924575                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.077445                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.920456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103675                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77915.711037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90525.157838                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93274.584930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120033.882685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93308.722527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121254.193662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92771.237458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119962.589409                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104427.338840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77915.711037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90525.157838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93274.584930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120033.882685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93308.722527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121254.193662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92771.237458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119962.589409                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104427.338840                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3052409                       # number of writebacks
system.l2.writebacks::total                   3052409                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 956                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                956                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       165316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2838496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       915199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       911966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       918198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5752964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       165316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2838496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       915199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       911966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       918198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5752964                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11228076001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 228571174502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    114904500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 100705465500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    105606002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101462549501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    110019501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 100970278500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 543268074007                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11228076001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 228571174502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    114904500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 100705465500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    105606002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101462549501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    110019501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 100970278500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 543268074007                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.006130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.111356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.056120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.924485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.049190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.924509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.065841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.920398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.103658                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.006130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.111356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.056120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.924485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.049190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.924509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.065841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.920398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.103658                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67918.870533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80525.452388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87379.847909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110036.686557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87785.537822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111256.943242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86561.369788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109965.692040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94432.726158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67918.870533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80525.452388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87379.847909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110036.686557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87785.537822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111256.943242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86561.369788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109965.692040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94432.726158                       # average overall mshr miss latency
system.l2.replacements                       11577051                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7213477                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7213477                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7213477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7213477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48096901                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48096901                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48096901                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48096901                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   86                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                107                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       576000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        52000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       628000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              193                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.770270                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.552632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.342105                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.372093                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.554404                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10105.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2476.190476                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5869.158879                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1143000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       443000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       264000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       324000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2174000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.770270                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.526316                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.342105                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.372093                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.549223                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20052.631579                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        22150                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20307.692308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20509.433962                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               83                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.630769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.612903                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.628788                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3687.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   355.421687                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           83                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       837500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       302000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       378000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1679500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.630769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.612903                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.628788                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20426.829268                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20133.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19894.736842                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20234.939759                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3188337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            29453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            30525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            36739                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3285054                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         903470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         678602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         676381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         678198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2936651                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  97202033000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  80804651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81161032000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81045169500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  340212885500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4091807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       706906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6221705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.220800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.958403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.956819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.948612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.472001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107587.449500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119075.173666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119993.068995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119500.749781                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115850.635809                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       903470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       678602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       676381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       678198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2936651                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  88167333000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74018631000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74397222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74263189500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 310846375500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.220800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.958403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.956819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.948612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.472001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97587.449500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109075.173666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109993.068995                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109500.749781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105850.635809                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26802818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         21866                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         23000                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         17809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26865493                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       165336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1566                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           169853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12882272000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    146068000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    135857500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    138693000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13302890500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26968154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        19304                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27035346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.006131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.066832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.059535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.077445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006283                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77915.711037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93274.584930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93308.722527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92771.237458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78320.020842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          251                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          253                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          224                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           748                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       165316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1271                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       169105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11228076001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    114904500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    105606002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    110019501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11558606004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.006130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.056120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.049190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.065841                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67918.870533                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87379.847909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87785.537822                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86561.369788                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68351.651365                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     19463481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        45242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        43877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        42615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19595215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1935049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       236659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       235650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       240058                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2647416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 159755347500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29057680500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29426551500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29111198000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 247350777500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21398530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       281901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       282673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22242631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.090429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.839511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.843031                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.849243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.119024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82558.812464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122782.909165                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124873.971992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121267.352057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93431.020097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           23                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           62                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           65                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           58                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          208                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1935026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       236597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       235585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       240000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2647208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 140403841502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26686834500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27065327501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26707089000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 220863092503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.090428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.839291                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.842799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.849038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72559.149852                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112794.475416                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114885.614538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111279.537500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83432.466396                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             121                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           123                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.983740                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       733500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       477500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       411000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       745000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2367000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.950000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.983740                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19302.631579                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19895.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19571.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19605.263158                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19561.983471                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999899                       # Cycle average of tags in use
system.l2.tags.total_refs                   110795718                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11577053                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.570287                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.229800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.751157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.609487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.116645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.357908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.066345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.388667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.088086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.391806                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.706716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.228273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 898061181                       # Number of tag accesses
system.l2.tags.data_accesses                898061181                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10580160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     181663616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         84160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58572736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         76992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58365824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         81344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      58764672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          368189504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10580160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        84160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        76992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        81344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10822656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195354176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195354176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         165315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2838494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         915199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         911966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         918198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5752961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3052409                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3052409                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11976826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        205644671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            95270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         66304807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            87156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66070581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            92082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         66522080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             416793473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11976826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        95270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        87156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        92082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12251333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      221142495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            221142495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      221142495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11976826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       205644671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           95270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        66304807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           87156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66070581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           92082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        66522080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            637935967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2959817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    165315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2737322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    910392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    906687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    911542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003480956250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183331                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12287558                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2785721                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5752961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3052409                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5752961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3052409                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 117914                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 92592                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            261673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            379171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1671725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            280688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            273810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            278194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            293714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            242645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           241345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           260565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           259495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           211300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           318196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            175675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            185819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            185501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            186227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            215833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            222671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            188556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            188833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           207494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           190279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           170896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167490                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 200242223250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28175235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            305899354500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35535.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54285.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2814759                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1579737                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5752961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3052409                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2765298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1114493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  825398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  442887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   50396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 126308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 189806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 207581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 203784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 203381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 209250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 201818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 200528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 192711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 185236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 181823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 182293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4200328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.957864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.181355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.958676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3081522     73.36%     73.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       751035     17.88%     91.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       106798      2.54%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        46761      1.11%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23356      0.56%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15095      0.36%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13066      0.31%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21384      0.51%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141311      3.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4200328                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.736717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.481139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       183330    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.144525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.135357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.569467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171242     93.41%     93.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              745      0.41%     93.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8986      4.90%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1806      0.99%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              441      0.24%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               85      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              360643008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7546496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               189426688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               368189504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195354176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       408.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    416.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    221.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  883385856000                       # Total gap between requests
system.mem_ctrls.avgGap                     100323.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10580160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    175188608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        84160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58265088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        76992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58027968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        81344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     58338688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    189426688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11976826.007191544399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 198314909.836721271276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 95269.795236106118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 65956547.090942293406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 87155.561725502397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 65688125.348470985889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 92082.060642654658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 66039862.881452955306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 214432530.632292747498                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       165315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2838494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       915199                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       911966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       918198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3052409                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4423924500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 112391111500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     59645750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62614687000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     55017750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63510139250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     56661000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  62788167750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21399614971250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26760.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39595.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45357.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68416.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45733.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69640.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44579.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68381.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7010729.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14345288160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7624671120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14640684240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7602543720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     69733366560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     195953173290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     174207012000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       484106739090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.012713                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 450554079250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29498040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 403333845750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          15645160860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8315573640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25593551340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7847570520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69733366560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     356202260790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39260412000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       522597895710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        591.585011                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  98428878750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29498040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 755459046250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5547513043.478261                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32705717668.849552                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          134     97.10%     97.10% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 271388355000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117829165000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 765556800000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8667846                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8667846                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8667846                       # number of overall hits
system.cpu1.icache.overall_hits::total        8667846                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27623                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27623                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27623                       # number of overall misses
system.cpu1.icache.overall_misses::total        27623                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    497774000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    497774000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    497774000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    497774000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8695469                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8695469                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8695469                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8695469                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003177                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003177                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003177                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003177                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18020.272961                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18020.272961                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18020.272961                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18020.272961                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          778                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    86.444444                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23400                       # number of writebacks
system.cpu1.icache.writebacks::total            23400                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4191                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4191                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4191                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4191                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23432                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23432                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23432                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23432                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    430942500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    430942500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    430942500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    430942500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002695                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002695                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002695                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002695                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18391.195801                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18391.195801                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18391.195801                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18391.195801                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23400                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8667846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8667846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27623                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27623                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    497774000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    497774000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8695469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8695469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003177                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003177                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18020.272961                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18020.272961                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4191                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4191                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23432                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23432                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    430942500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    430942500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002695                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002695                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18391.195801                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18391.195801                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986818                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8591604                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23400                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           367.162564                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360826500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986818                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999588                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999588                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17414370                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17414370                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13661557                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13661557                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13661557                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13661557                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2537829                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2537829                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2537829                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2537829                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 326614017692                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 326614017692                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 326614017692                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 326614017692                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16199386                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16199386                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16199386                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16199386                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.156662                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.156662                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.156662                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.156662                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 128698.197433                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128698.197433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 128698.197433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128698.197433                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2482806                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       279730                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40778                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3309                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.885919                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.536114                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       989791                       # number of writebacks
system.cpu1.dcache.writebacks::total           989791                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1955103                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1955103                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1955103                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1955103                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       582726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       582726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       582726                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       582726                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68609639989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68609639989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68609639989                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68609639989                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035972                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035972                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035972                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035972                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117739.108928                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117739.108928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117739.108928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117739.108928                       # average overall mshr miss latency
system.cpu1.dcache.replacements                989791                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11054166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11054166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1479812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1479812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 154704003500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 154704003500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12533978                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12533978                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.118064                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.118064                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104543.011883                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104543.011883                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1197259                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1197259                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       282553                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       282553                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30150960000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30150960000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106709.042197                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106709.042197                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2607391                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2607391                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1058017                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1058017                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 171910014192                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 171910014192                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.288649                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.288649                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 162483.224931                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 162483.224931                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       757844                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       757844                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300173                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300173                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38458679989                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38458679989                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 128121.716440                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 128121.716440                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          181                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          181                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5016000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5016000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.350775                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.350775                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27712.707182                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27712.707182                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           74                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       858500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       858500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.143411                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.143411                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11601.351351                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11601.351351                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       821000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       821000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          347                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          347                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.400576                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.400576                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5906.474820                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5906.474820                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          137                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       697000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       697000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.394813                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.394813                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5087.591241                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5087.591241                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       328000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       328000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       315000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       315000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401574                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401574                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418095                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418095                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44433667000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44433667000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819669                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819669                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510078                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510078                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106276.485009                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106276.485009                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418095                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418095                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44015572000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44015572000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510078                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510078                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105276.485009                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105276.485009                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.396252                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15064039                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1000617                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.054750                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360838000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.396252                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.918633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.918633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35040483                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35040483                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 883385965000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          49280769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10265886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48286314                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8524642                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1150                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           675                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1825                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           43                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6262896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6262896                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27035347                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22245423                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          123                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          123                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80904429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76481688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        70264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2980858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        73336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2971885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        57880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3005237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             166545577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3451921536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3262772736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2997248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126703424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3128320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126279296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2468864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127694784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7103966208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11622578                       # Total snoops (count)
system.tol2bus.snoopTraffic                 198171904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         67122709                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.095835                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.321219                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61038073     90.94%     90.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5905068      8.80%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  48150      0.07%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  95402      0.14%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  34931      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1085      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           67122709                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111022536458                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1498173374                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          36817169                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1514870942                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          29075208                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38251729864                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40488652511                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1501737792                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          35279662                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1407737701000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131649                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740532                       # Number of bytes of host memory used
host_op_rate                                   131936                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11427.79                       # Real time elapsed on the host
host_tick_rate                               45883897                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504456238                       # Number of instructions simulated
sim_ops                                    1507742367                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.524352                       # Number of seconds simulated
sim_ticks                                524351736000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.925981                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               72365913                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            72419517                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3480209                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        106589150                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7534                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12732                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5198                       # Number of indirect misses.
system.cpu0.branchPred.lookups              107260734                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2034                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1029                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3477737                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46227940                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7941603                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4399                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      157943282                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191917370                       # Number of instructions committed
system.cpu0.commit.committedOps             191918151                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1017221047                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.188669                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.036807                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    967266721     95.09%     95.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13467717      1.32%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13676637      1.34%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2324728      0.23%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1655230      0.16%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       779688      0.08%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       690269      0.07%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      9418454      0.93%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7941603      0.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1017221047                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               14017                       # Number of function calls committed.
system.cpu0.commit.int_insts                191307746                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57179752                       # Number of loads committed
system.cpu0.commit.membars                       1227                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1278      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133997902     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57180725     29.79%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        736508      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191918151                       # Class of committed instruction
system.cpu0.commit.refs                      57917327                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191917370                       # Number of Instructions Simulated
system.cpu0.committedOps                    191918151                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.426216                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.426216                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            859733527                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2557                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62535727                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             369307109                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                39232028                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                119154905                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3478680                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 7867                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17861220                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  107260734                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 70172806                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    963787775                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               692651                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     429984332                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6962304                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.102998                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          72191382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          72373447                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.412897                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1039460360                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.413663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.795782                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               754849822     72.62%     72.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               177054635     17.03%     89.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                86531228      8.32%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6274378      0.60%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13729083      1.32%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4240      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1013197      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     604      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3173      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1039460360                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1924752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3565686                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59553448                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.404824                       # Inst execution rate
system.cpu0.iew.exec_refs                   234515879                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    753000                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              241363368                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             99871327                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3421                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1342103                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1147089                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          348686781                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            233762879                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2395752                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            421577697                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2306454                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            414812533                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3478680                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            419120028                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16481835                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          102779                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          726                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           58                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42691575                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       409514                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           225                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1617400                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1948286                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                238686384                       # num instructions consuming a value
system.cpu0.iew.wb_count                    260119899                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.705521                       # average fanout of values written-back
system.cpu0.iew.wb_producers                168398221                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.249783                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     261041943                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               513453306                       # number of integer regfile reads
system.cpu0.int_regfile_writes              200745102                       # number of integer regfile writes
system.cpu0.ipc                              0.184290                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.184290                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2014      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188192750     44.39%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1408      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  325      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           234946654     55.42%     99.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             829978      0.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             423973448                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   29826671                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.070350                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1172526      3.93%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              28652140     96.06%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2005      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             453797786                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1921943787                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    260119582                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        505455304                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 348682018                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                423973448                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4763                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      156768633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          4710497                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           364                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    126775492                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1039460360                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.407878                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.110806                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          859751407     82.71%     82.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           80647272      7.76%     90.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           34426085      3.31%     93.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15563976      1.50%     95.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           27524423      2.65%     97.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15076122      1.45%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3805910      0.37%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1853004      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             812161      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1039460360                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.407125                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2238623                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          429715                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            99871327                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1147089                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1059                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1041385112                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7318360                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              695341550                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144961084                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25772895                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47348757                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             151578436                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               918172                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            494586168                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             358960681                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          268875901                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                125213614                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                849690                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3478680                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            167962306                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               123914825                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       494585856                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        115453                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2405                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                104875506                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2385                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1359131686                       # The number of ROB reads
system.cpu0.rob.rob_writes                  721983178                       # The number of ROB writes
system.cpu0.timesIdled                          20085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  736                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.946356                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56322942                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            56353172                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2880291                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         80647173                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4270                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7170                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2900                       # Number of indirect misses.
system.cpu1.branchPred.lookups               81386512                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          450                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           861                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2879238                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34036553                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6298736                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      120691160                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141408624                       # Number of instructions committed
system.cpu1.commit.committedOps             141409882                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    775932486                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182245                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.022158                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    739293259     95.28%     95.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9814806      1.26%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10040741      1.29%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1643593      0.21%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1389894      0.18%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       535561      0.07%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       455726      0.06%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6460170      0.83%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6298736      0.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    775932486                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5960                       # Number of function calls committed.
system.cpu1.commit.int_insts                140800209                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41905089                       # Number of loads committed
system.cpu1.commit.membars                       1802                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1802      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98871050     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41905950     29.63%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        630744      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141409882                       # Class of committed instruction
system.cpu1.commit.refs                      42536694                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141408624                       # Number of Instructions Simulated
system.cpu1.committedOps                    141409882                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.611800                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.611800                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            654214645                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1107                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48033109                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             278492600                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30378856                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 92788558                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2879955                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3003                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12970152                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   81386512                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 53681727                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    735361027                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               634919                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     326904047                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5762016                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.102559                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          54990131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          56327212                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.411948                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         793232166                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.412121                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.792437                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               576283974     72.65%     72.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               135088643     17.03%     89.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                65527408      8.26%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6656514      0.84%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8628270      1.09%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    3894      0.00%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1042738      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      75      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     650      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           793232166                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         324684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2957379                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44650167                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.389925                       # Inst execution rate
system.cpu1.iew.exec_refs                   168969127                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    652026                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              182144481                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             74826683                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2826                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1305628                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1027519                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          260985075                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            168317101                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2078180                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            309427487                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1686406                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            318297524                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2879955                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            321357630                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     11839796                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           61949                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          534                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32921594                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       395914                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           221                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1219027                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1738352                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                179545512                       # num instructions consuming a value
system.cpu1.iew.wb_count                    194705923                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.703071                       # average fanout of values written-back
system.cpu1.iew.wb_producers                126233233                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.245359                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     195481487                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               378423415                       # number of integer regfile reads
system.cpu1.int_regfile_writes              150183638                       # number of integer regfile writes
system.cpu1.ipc                              0.178196                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178196                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2306      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            141376957     45.39%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 387      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           169422514     54.39%     99.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             703279      0.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             311505667                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21102702                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.067744                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 930804      4.41%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20171853     95.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   45      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             332606063                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1441080912                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    194705923                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        380560479                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 260980269                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                311505667                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4806                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      119575193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3734710                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           668                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     94685402                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    793232166                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.392704                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.093612                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          660916896     83.32%     83.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59613521      7.52%     90.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25402386      3.20%     94.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           11657210      1.47%     95.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           19983426      2.52%     98.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10541406      1.33%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3030690      0.38%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1402178      0.18%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             684453      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      793232166                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.392544                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1767890                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          440453                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            74826683                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1027519                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    504                       # number of misc regfile reads
system.cpu1.numCycles                       793556850                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   255028215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              528652841                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106744787                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              18976470                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36632513                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             116396016                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               699840                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            371624705                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             269631678                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          201963807                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 96693527                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                808207                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2879955                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            128306350                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                95219020                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       371624705                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         66980                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2090                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 75207352                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2042                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1031732296                       # The number of ROB reads
system.cpu1.rob.rob_writes                  541518971                       # The number of ROB writes
system.cpu1.timesIdled                           4382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.957875                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               39207675                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            39224198                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2345752                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         56240327                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              3994                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7556                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3562                       # Number of indirect misses.
system.cpu2.branchPred.lookups               57006439                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          494                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           809                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2344562                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22654484                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4612360                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4036                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       86614541                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94514234                       # Number of instructions committed
system.cpu2.commit.committedOps              94515491                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    528271763                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.178915                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.014126                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    503506511     95.31%     95.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7023367      1.33%     96.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6570082      1.24%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1171835      0.22%     98.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       923120      0.17%     98.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       361382      0.07%     98.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       283557      0.05%     98.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3819549      0.72%     99.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4612360      0.87%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    528271763                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5841                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93905837                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27491761                       # Number of loads committed
system.cpu2.commit.membars                       1805                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1805      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66417830     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27492570     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        602950      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94515491                       # Class of committed instruction
system.cpu2.commit.refs                      28095520                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94514234                       # Number of Instructions Simulated
system.cpu2.committedOps                     94515491                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.728083                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.728083                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            439316661                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1242                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            32709055                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             194449431                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22551318                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 68453441                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2345318                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3551                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8388425                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   57006439                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 37906290                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    499782228                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               584756                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     231811052                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                4693016                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.105297                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          38926427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          39211669                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.428181                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         541055163                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.428449                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.812272                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               388064130     71.72%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                95211625     17.60%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                45804731      8.47%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5108978      0.94%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5761334      1.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6013      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1097699      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      43      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     610      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           541055163                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         330235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2417040                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30179806                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.371963                       # Inst execution rate
system.cpu2.iew.exec_refs                   105599591                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    628531                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              131203505                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51318557                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2633                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1243506                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              976375                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          180213521                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            104971060                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1796366                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            201375250                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1177376                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            205764191                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2345318                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            207837096                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7380269                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           43970                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          554                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     23826796                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       372616                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           299                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       954928                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1462112                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                122022976                       # num instructions consuming a value
system.cpu2.iew.wb_count                    131883865                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.696035                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 84932239                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.243604                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     132475348                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               247865915                       # number of integer regfile reads
system.cpu2.int_regfile_writes              101671298                       # number of integer regfile writes
system.cpu2.ipc                              0.174578                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174578                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2275      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             96501986     47.50%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 492      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           105993585     52.17%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             673054      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             203171616                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12544458                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.061743                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 607800      4.85%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              11936606     95.15%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   52      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             215713799                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         962605949                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    131883865                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        265911829                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 180208917                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                203171616                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4604                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       85698030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2663096                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           568                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     68487224                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    541055163                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.375510                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.063428                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          452911780     83.71%     83.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40808893      7.54%     91.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16973659      3.14%     94.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7949743      1.47%     95.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           12705790      2.35%     98.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6320764      1.17%     99.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2021725      0.37%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             893626      0.17%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             469183      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      541055163                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.375281                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1449112                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          433370                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51318557                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             976375                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    470                       # number of misc regfile reads
system.cpu2.numCycles                       541385398                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   507200162                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              358091559                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71260146                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12553013                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                26988809                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              74844460                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               605546                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            257724886                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             187358060                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          140692151                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 70344703                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                794525                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2345318                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             83223615                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                69432005                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       257724886                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         61159                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1994                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 47343926                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1949                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   704786939                       # The number of ROB reads
system.cpu2.rob.rob_writes                  375059651                       # The number of ROB writes
system.cpu2.timesIdled                           4119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.908276                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               24954184                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            24977094                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1854067                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         35735663                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4183                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10028                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            5845                       # Number of indirect misses.
system.cpu3.branchPred.lookups               36511897                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          477                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           800                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1852807                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13912791                       # Number of branches committed
system.cpu3.commit.bw_lim_events              3085578                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4036                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57786839                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58107512                       # Number of instructions committed
system.cpu3.commit.committedOps              58108741                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    316660732                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.183505                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.022880                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    300957127     95.04%     95.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4861692      1.54%     96.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4006703      1.27%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       828632      0.26%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       594598      0.19%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       225222      0.07%     98.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       149639      0.05%     98.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1951541      0.62%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      3085578      0.97%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    316660732                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5937                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57499318                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16279768                       # Number of loads committed
system.cpu3.commit.membars                       1755                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1755      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41246080     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16280568     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        580002      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58108741                       # Class of committed instruction
system.cpu3.commit.refs                      16860570                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58107512                       # Number of Instructions Simulated
system.cpu3.committedOps                     58108741                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.608238                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.608238                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            255114797                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1310                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20535347                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             125812639                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16113255                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47587445                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1853589                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3591                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4878099                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   36511897                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 24638362                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    298280302                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               523477                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     150859067                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                3709698                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.112041                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25412034                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          24958367                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.462927                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         325547185                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.463412                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.852020                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               227616934     69.92%     69.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                60198686     18.49%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                28955797      8.89%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4438890      1.36%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3288844      1.01%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    9461      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1037807      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     100      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     666      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           325547185                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         333575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1964389                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19071643                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.367811                       # Inst execution rate
system.cpu3.iew.exec_refs                    58633672                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    606792                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               82877707                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32218257                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2641                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1244191                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              947034                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          115291551                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             58026880                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1583555                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            119862540                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                694886                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            111450313                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1853589                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            112646514                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3841994                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           30755                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          438                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     15938489                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       366232                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           295                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       820085                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1144304                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74660663                       # num instructions consuming a value
system.cpu3.iew.wb_count                     83125691                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.705698                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52687868                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.255080                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83594939                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               148758679                       # number of integer regfile reads
system.cpu3.int_regfile_writes               63920953                       # number of integer regfile writes
system.cpu3.ipc                              0.178309                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178309                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2249      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             61848107     50.93%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 639      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            58946604     48.54%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             648272      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             121446095                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6501994                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.053538                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 345303      5.31%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      5.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6156639     94.69%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   52      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             127945840                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         576524382                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     83125691                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        172474639                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 115287015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                121446095                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4536                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57182810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1583013                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           500                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     45001808                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    325547185                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.373052                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.039775                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          270528157     83.10%     83.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26568999      8.16%     91.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11233441      3.45%     94.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4795486      1.47%     96.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7113498      2.19%     98.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3356122      1.03%     99.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1164822      0.36%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             493058      0.15%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             293602      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      325547185                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.372670                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1619220                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          428609                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32218257                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             947034                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    494                       # number of misc regfile reads
system.cpu3.numCycles                       325880760                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   722704319                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              209398811                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43618186                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7117896                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18989987                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              41429527                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               513595                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            165623982                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             120933177                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           90998754                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 48263003                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                826584                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1853589                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             46967950                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                47380568                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       165623982                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         73845                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              2033                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26035935                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1988                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   429467848                       # The number of ROB reads
system.cpu3.rob.rob_writes                  240694815                       # The number of ROB writes
system.cpu3.timesIdled                           4060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     44125884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      86593585                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3975744                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1616643                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     48003438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     42407887                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     97501723                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       44024530                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           44035646                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       798060                       # Transaction distribution
system.membus.trans_dist::WritebackClean          178                       # Transaction distribution
system.membus.trans_dist::CleanEvict         41677447                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22621                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1738                       # Transaction distribution
system.membus.trans_dist::ReadExReq             57895                       # Transaction distribution
system.membus.trans_dist::ReadExResp            57715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      44035646                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    130686946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              130686946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2873062336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2873062336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             8165                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          44117900                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                44117900    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            44117900                       # Request fanout histogram
system.membus.respLayer1.occupancy       230742758007                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        105331625051                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                594                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          298                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    851205320.469799                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1962951141.244524                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          298    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6619080000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            298                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   270692550500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 253659185500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     37901680                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        37901680                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     37901680                       # number of overall hits
system.cpu2.icache.overall_hits::total       37901680                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4610                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4610                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4610                       # number of overall misses
system.cpu2.icache.overall_misses::total         4610                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    298334000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    298334000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    298334000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    298334000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     37906290                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     37906290                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     37906290                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     37906290                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000122                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000122                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64714.533623                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64714.533623                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64714.533623                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64714.533623                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4106                       # number of writebacks
system.cpu2.icache.writebacks::total             4106                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          504                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          504                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          504                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          504                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4106                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4106                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4106                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4106                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    269555000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    269555000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    269555000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    269555000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000108                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000108                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000108                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000108                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65649.050170                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65649.050170                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65649.050170                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65649.050170                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4106                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     37901680                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       37901680                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4610                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4610                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    298334000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    298334000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     37906290                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     37906290                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64714.533623                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64714.533623                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          504                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          504                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4106                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4106                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    269555000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    269555000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65649.050170                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65649.050170                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           37956700                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4138                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9172.716288                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         75816686                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        75816686                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26308735                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26308735                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26308735                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26308735                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13641598                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13641598                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13641598                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13641598                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1200825975134                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1200825975134                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1200825975134                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1200825975134                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     39950333                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39950333                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     39950333                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39950333                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.341464                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.341464                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.341464                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.341464                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 88026.782136                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88026.782136                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 88026.782136                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88026.782136                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    394358431                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         4358                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7522340                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            100                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.424968                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    43.580000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9226196                       # number of writebacks
system.cpu2.dcache.writebacks::total          9226196                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4402656                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4402656                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4402656                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4402656                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9238942                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9238942                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9238942                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9238942                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 935889540647                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 935889540647                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 935889540647                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 935889540647                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.231261                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.231261                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.231261                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.231261                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 101298.345703                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101298.345703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 101298.345703                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101298.345703                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9226163                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     25909977                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       25909977                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13438358                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13438358                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1181515758000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1181515758000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39348335                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39348335                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.341523                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.341523                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87921.140217                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87921.140217                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4219381                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4219381                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9218977                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9218977                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 933999661000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 933999661000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.234291                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.234291                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101312.722767                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101312.722767                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       398758                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        398758                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       203240                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       203240                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19310217134                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19310217134                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       601998                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       601998                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.337609                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.337609                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 95011.893003                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 95011.893003                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       183275                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183275                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19965                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19965                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1889879647                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1889879647                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.033165                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033165                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 94659.636714                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 94659.636714                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          936                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          936                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          354                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          354                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     14559500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     14559500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.274419                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.274419                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 41128.531073                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 41128.531073                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          168                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          186                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          186                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2433500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2433500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.144186                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.144186                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13083.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13083.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          498                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          498                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          429                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          429                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      3462000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      3462000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          927                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          927                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.462783                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.462783                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8069.930070                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8069.930070                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          427                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          427                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      3086000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      3086000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.460626                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.460626                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7227.166276                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7227.166276                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1634000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1634000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1583000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1583000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          262                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            262                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          547                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          547                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      3310500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      3310500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          809                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          809                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.676143                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.676143                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  6052.102377                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  6052.102377                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          546                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          546                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2763500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2763500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.674907                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.674907                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  5061.355311                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  5061.355311                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.391653                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35554302                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9233839                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.850436                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.391653                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.918489                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918489                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89140529                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89140529                       # Number of data accesses
system.cpu3.numPwrStateTransitions                580                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          291                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1241963922.680412                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2844060329.886833                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          291    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   9478647000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            291                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   162940234500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 361411501500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     24633597                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24633597                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     24633597                       # number of overall hits
system.cpu3.icache.overall_hits::total       24633597                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4765                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4765                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4765                       # number of overall misses
system.cpu3.icache.overall_misses::total         4765                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    315176500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    315176500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    315176500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    315176500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     24638362                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24638362                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     24638362                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24638362                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000193                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000193                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66144.071354                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66144.071354                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66144.071354                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66144.071354                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4197                       # number of writebacks
system.cpu3.icache.writebacks::total             4197                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          568                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          568                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          568                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          568                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4197                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4197                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4197                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4197                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    279055000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    279055000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    279055000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    279055000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000170                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000170                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000170                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000170                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 66489.158923                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66489.158923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 66489.158923                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66489.158923                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4197                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     24633597                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24633597                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4765                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4765                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    315176500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    315176500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     24638362                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24638362                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000193                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000193                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66144.071354                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66144.071354                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          568                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          568                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4197                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4197                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    279055000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    279055000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 66489.158923                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66489.158923                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24675237                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4229                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5834.768740                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49280921                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49280921                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16538449                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16538449                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16538449                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16538449                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      8024406                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8024406                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      8024406                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8024406                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 722246250765                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 722246250765                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 722246250765                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 722246250765                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24562855                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24562855                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24562855                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24562855                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.326689                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.326689                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.326689                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.326689                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90006.194946                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90006.194946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90006.194946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90006.194946                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    217156798                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        34475                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3926200                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            498                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    55.309663                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.226908                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5105894                       # number of writebacks
system.cpu3.dcache.writebacks::total          5105894                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2906863                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2906863                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2906863                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2906863                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5117543                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5117543                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5117543                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5117543                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 535164107767                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 535164107767                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 535164107767                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 535164107767                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.208345                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.208345                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.208345                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.208345                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 104574.423267                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104574.423267                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 104574.423267                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104574.423267                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5105841                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16163063                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16163063                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7820777                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7820777                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 702350290000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 702350290000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23983840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23983840                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.326085                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.326085                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 89805.691941                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 89805.691941                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2722742                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2722742                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5098035                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5098035                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 533226605000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 533226605000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.212561                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.212561                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104594.535934                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104594.535934                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       375386                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        375386                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       203629                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       203629                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19895960765                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19895960765                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       579015                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       579015                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.351682                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.351682                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 97706.911908                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97706.911908                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184121                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184121                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19508                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19508                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1937502767                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1937502767                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.033692                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.033692                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 99318.370258                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 99318.370258                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          938                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          938                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          376                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          376                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     18692000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     18692000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.286149                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.286149                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 49712.765957                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 49712.765957                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          206                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          206                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          170                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2981500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2981500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.129376                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.129376                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17538.235294                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17538.235294                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          589                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          589                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          381                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          381                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      3009000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3009000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          970                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          970                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.392784                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.392784                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7897.637795                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7897.637795                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          380                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          380                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2675000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2675000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.391753                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.391753                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7039.473684                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7039.473684                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1662500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1662500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1616500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1616500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          322                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            322                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          478                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          478                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2439000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2439000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          800                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          800                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.597500                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.597500                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5102.510460                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5102.510460                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          478                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          478                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1961000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1961000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.597500                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.597500                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4102.510460                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4102.510460                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.958219                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21661510                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5112799                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.236722                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.958219                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.873694                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873694                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         54244649                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        54244649                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 58                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           29                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    126179120.689655                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   115533891.693215                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           29    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    233815000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             29                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   520692541500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3659194500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70152862                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70152862                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70152862                       # number of overall hits
system.cpu0.icache.overall_hits::total       70152862                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        19944                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         19944                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        19944                       # number of overall misses
system.cpu0.icache.overall_misses::total        19944                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1501265999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1501265999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1501265999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1501265999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     70172806                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     70172806                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     70172806                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     70172806                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000284                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000284                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000284                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000284                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75274.067339                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75274.067339                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75274.067339                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75274.067339                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1696                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.837838                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18213                       # number of writebacks
system.cpu0.icache.writebacks::total            18213                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1731                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1731                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1731                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1731                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18213                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18213                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18213                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18213                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1379328999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1379328999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1379328999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1379328999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75733.212486                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75733.212486                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75733.212486                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75733.212486                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18213                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70152862                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70152862                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        19944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        19944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1501265999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1501265999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     70172806                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     70172806                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000284                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000284                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75274.067339                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75274.067339                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1731                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1731                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18213                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18213                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1379328999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1379328999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75733.212486                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75733.212486                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           70171323                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18245                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3846.057714                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        140363825                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       140363825                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     51665253                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51665253                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     51665253                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51665253                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28331494                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28331494                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28331494                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28331494                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2303525746318                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2303525746318                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2303525746318                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2303525746318                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     79996747                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79996747                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     79996747                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79996747                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.354158                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.354158                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.354158                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.354158                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81306.186900                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81306.186900                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81306.186900                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81306.186900                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    788594119                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4449                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         16782208                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             94                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.989891                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    47.329787                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19951828                       # number of writebacks
system.cpu0.dcache.writebacks::total         19951828                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8366591                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8366591                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8366591                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8366591                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19964903                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19964903                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19964903                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19964903                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1847363137697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1847363137697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1847363137697                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1847363137697                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.249571                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.249571                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.249571                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.249571                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92530.534093                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92530.534093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92530.534093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92530.534093                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19951773                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     51154153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       51154153                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28107404                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28107404                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2282783508500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2282783508500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     79261557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79261557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.354616                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.354616                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81216.447755                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81216.447755                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8171355                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8171355                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19936049                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19936049                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1844937992500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1844937992500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.251522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.251522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92542.809887                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92542.809887                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       511100                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        511100                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       224090                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       224090                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20742237818                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20742237818                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       735190                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       735190                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.304806                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.304806                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 92562.085849                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92562.085849                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       195236                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       195236                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        28854                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        28854                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2425145197                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2425145197                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039247                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039247                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84048.838878                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84048.838878                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1042                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1042                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          569                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          569                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14373500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14373500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.353197                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.353197                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25260.984183                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25260.984183                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          548                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          548                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       245500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       245500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013035                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013035                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11690.476190                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11690.476190                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          681                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          681                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7981000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7981000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1349                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1349                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.504818                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.504818                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11719.530103                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11719.530103                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          678                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          678                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7305000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7305000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.502595                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.502595                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10774.336283                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10774.336283                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        13000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        13000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        11000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          844                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            844                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          185                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          185                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       838500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       838500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1029                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1029                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.179786                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.179786                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4532.432432                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4532.432432                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          185                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          185                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       653500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       653500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.179786                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.179786                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3532.432432                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3532.432432                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981816                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           71638027                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19956712                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.589671                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981816                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999432                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999432                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        179958152                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       179958152                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2139                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1726922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1586                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1274899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1290                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              906719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1397                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              531116                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4446068                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2139                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1726922                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1586                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1274899                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1290                       # number of overall hits
system.l2.overall_hits::.cpu2.data             906719                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1397                       # number of overall hits
system.l2.overall_hits::.cpu3.data             531116                       # number of overall hits
system.l2.overall_hits::total                 4446068                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             16074                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18211726                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2857                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13119323                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8304995                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4562377                       # number of demand (read+write) misses
system.l2.demand_misses::total               44222968                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            16074                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18211726                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2857                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13119323                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2816                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8304995                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2800                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4562377                       # number of overall misses
system.l2.overall_misses::total              44222968                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1326022000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1787420340495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    240518500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1357789242490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    247551500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 906708374488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    255536000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 518684097990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4572671683463                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1326022000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1787420340495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    240518500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1357789242490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    247551500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 906708374488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    255536000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 518684097990                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4572671683463                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19938648                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14394222                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4106                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9211714                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4197                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5093493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48669036                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19938648                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14394222                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4106                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9211714                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4197                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5093493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48669036                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.882556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.913388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.643034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.911430                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.685826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.901569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.667143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.895727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908647                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.882556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.913388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.643034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.911430                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.685826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.901569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.667143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.895727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908647                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82494.836382                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98146.674318                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84185.684284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103495.374151                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87908.913352                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109176.269762                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91262.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113687.250745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103400.379718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82494.836382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98146.674318                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84185.684284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103495.374151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87908.913352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109176.269762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91262.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113687.250745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103400.379718                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              798027                       # number of writebacks
system.l2.writebacks::total                    798027                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          34976                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            453                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          38874                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            566                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          33411                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            277                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          20955                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              129559                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         34976                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           453                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         38874                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           566                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         33411                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           277                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         20955                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             129559                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        16027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18176750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13080449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8271584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4541422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          44093409                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        16027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18176750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13080449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8271584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4541422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         44093409                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1163415001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1603619099654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    189478000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1224709698659                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    187595000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 821990962643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    212264500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 471952903141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4124025416598                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1163415001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1603619099654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    189478000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1224709698659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    187595000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 821990962643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    212264500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 471952903141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4124025416598                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.879976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.911634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.541076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.908729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.547979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.897942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.601144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.891612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.905985                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.879976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.911634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.541076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.908729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.547979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.897942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.601144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.891612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.905985                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72590.940351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88223.642821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78817.803661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93629.025935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83375.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99375.278380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84131.787554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 103921.833985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93529.294063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72590.940351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88223.642821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78817.803661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93629.025935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83375.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99375.278380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84131.787554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 103921.833985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93529.294063                       # average overall mshr miss latency
system.l2.replacements                       86476587                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       998546                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           998546                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           33                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             33                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       998579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       998579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000033                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000033                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           33                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           33                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000033                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000033                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     44579723                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44579723                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          178                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            178                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     44579901                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44579901                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          178                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          178                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data            1674                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             712                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             557                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             454                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3397                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5081                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3920                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3661                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3428                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              16090                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     41250500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     26802000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     24917000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     21727500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    114697000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         6755                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4632                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4218                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3882                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            19487                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.752184                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.846287                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.867947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.883050                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.825679                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8118.579020                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6837.244898                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  6806.063917                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  6338.243874                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7128.464885                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          132                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          122                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          117                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          107                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             478                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4949                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3798                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3544                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3321                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         15612                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    105123499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     81752500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     76611000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     72412500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    335899499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.732642                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.819948                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.840209                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.855487                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.801149                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21241.361689                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21525.144813                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21617.099323                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21804.426378                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21515.468806                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          180                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              351                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        70500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       136000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          189                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            369                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.969697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.951220                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1284.313725                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1101.562500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   387.464387                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          180                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           56                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          349                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3608000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1006500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1273500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1128500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7016500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.952381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.925926                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.954545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.945799                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20044.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20130                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20151.785714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20104.584527                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             2437                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5948                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          17949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13224                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               57649                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2147640500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1739131500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1710296500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1769066500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7366135000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             63597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.880457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.906102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.924613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.925791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.906474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 119652.376177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131453.628118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129117.960139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133776.958560                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127775.590210                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               10                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        17945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13222                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          57639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1968150500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1606831500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1577836500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1636811000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6789629500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.880261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.906102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.924333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.925651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.906316                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109676.818055                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121453.628118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119153.942003                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 123794.509151                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117795.754611                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1290                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1397                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        16074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2816                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1326022000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    240518500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    247551500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    255536000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2069628000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4197                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.882556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.643034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.685826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.667143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.792887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82494.836382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84185.684284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87908.913352                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91262.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84312.869190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          453                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          566                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          277                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1343                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        16027                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        23204                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1163415001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    189478000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    187595000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    212264500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1752752501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.879976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.541076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.547979                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.601144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.749507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72590.940351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78817.803661                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83375.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84131.787554                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75536.653206                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1724485                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1273528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       905639                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       530056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4433708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18193777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13106093                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8291749                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4549153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        44140772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1785272699995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1356050110990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 904998077988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 516915031490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4563235920463                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19918262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14379621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9197388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5079209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48574480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.913422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.911435                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.901533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.895642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.908724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98125.457952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103467.151575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109144.413077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 113628.851676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103379.159759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        34972                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38874                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        33407                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        20953                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       128206                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18158805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13067219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8258342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4528200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     44012566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1601650949154                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1223102867159                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 820413126143                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 470316092141                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4115483034597                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.911666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.908732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.897901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.891517                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.906084                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88202.442240                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93600.854716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99343.563895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 103863.807283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93507.000582                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    94137154                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  86476651                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.088585                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.499050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.010602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.338288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.454919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.034581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.613964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.044736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.978944                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.851548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.067786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.038358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.025218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.015296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 840615947                       # Number of tag accesses
system.l2.tags.data_accesses                840615947                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1025728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1163311296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        153856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     837147840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        144000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     529380672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        161472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     290650240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2821975104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1025728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       153856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       144000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       161472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1485056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     51075840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        51075840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          16027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18176739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13080435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8271573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4541410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            44093361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       798060                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             798060                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1956183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2218570506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           293421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1596538702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           274625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1009590768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           307946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        554303953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5381836104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1956183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       293421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       274625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       307946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2832175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       97407592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97407592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       97407592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1956183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2218570506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          293421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1596538702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          274625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1009590768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          307946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       554303953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5479243696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    793235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     16027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18112682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13041209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8246565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4524009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018581918250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49521                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49521                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            68325890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             747687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    44093361                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     798238                       # Number of write requests accepted
system.mem_ctrls.readBursts                  44093361                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   798238                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 145692                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5003                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2078146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2192910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2521427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2740259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3162749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3169854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4623337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4648473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2269165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2472637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2148305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3219728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2425738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1909610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2021547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2343784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34954                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1470880947232                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               219738345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2294899740982                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33468.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52218.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 30955857                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  688329                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              44093361                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               798238                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2882619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4193268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5115427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5606545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4548251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5002090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5213426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4030077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2896890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1945244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1240283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 761988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 310944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 141049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  44070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  15498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  52702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  54365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  54380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  54087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13096731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.636143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.450713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.355360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5982180     45.68%     45.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3590010     27.41%     73.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1307488      9.98%     83.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       627111      4.79%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       365248      2.79%     90.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       237950      1.82%     92.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       171269      1.31%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       129776      0.99%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       685699      5.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13096731                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     887.456251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    127.144340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15532.330632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        49266     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535          235      0.47%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967           16      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49521                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.018356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.017137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.208576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            49061     99.07%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              144      0.29%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              214      0.43%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      0.17%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49521                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2812650816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9324288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50767680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2821975104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             51087232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5364.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        96.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5381.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  524351732500                       # Total gap between requests
system.mem_ctrls.avgGap                      11680.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1025728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1159211648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       153856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    834637376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       144000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    527780160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       161472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    289536576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50767680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1956183.091572714970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2210751997.968020439148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 293421.360962176754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1591750953.981775522232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 274624.817872253596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1006538404.976311683655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 307945.962440753705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 552180065.634416103363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96819894.956922590733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        16027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18176739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13080435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8271573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4541410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       798238                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    499782250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 850095243246                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     88230750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 681996741493                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     92837750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 478617919496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    106377000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 283402608997                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12868767910500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31183.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46768.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36701.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52138.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41261.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     57862.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42162.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62404.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16121467.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          41258789880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          21929574480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        134307069960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1946872080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41391701520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     237287224890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1530245760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       479651478570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        914.751389                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2070998250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17509180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 504771557750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          52251848040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          27772519665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        179479286700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2193866820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41391701520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     237514074060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1339214880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       541942511685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1033.547664                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1590339750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17509180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 505252216250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                640                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          321                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    397425143.302181                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   946030794.460937                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          321    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3380101500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            321                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   396778265000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 127573471000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     53676744                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53676744                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     53676744                       # number of overall hits
system.cpu1.icache.overall_hits::total       53676744                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4983                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4983                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4983                       # number of overall misses
system.cpu1.icache.overall_misses::total         4983                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    297330500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    297330500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    297330500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    297330500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     53681727                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53681727                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     53681727                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53681727                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000093                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000093                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59668.974513                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59668.974513                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59668.974513                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59668.974513                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4443                       # number of writebacks
system.cpu1.icache.writebacks::total             4443                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          540                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          540                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          540                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          540                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4443                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4443                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4443                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4443                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    266489500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    266489500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    266489500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    266489500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59979.630880                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59979.630880                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59979.630880                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59979.630880                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4443                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     53676744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53676744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4983                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4983                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    297330500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    297330500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     53681727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53681727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000093                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000093                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59668.974513                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59668.974513                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          540                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          540                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4443                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4443                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    266489500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    266489500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59979.630880                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59979.630880                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53780861                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4475                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12018.069497                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        107367897                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       107367897                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38859376                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38859376                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38859376                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38859376                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20768706                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20768706                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20768706                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20768706                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1766892489514                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1766892489514                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1766892489514                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1766892489514                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59628082                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59628082                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59628082                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59628082                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.348304                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.348304                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.348304                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.348304                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85074.750902                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85074.750902                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85074.750902                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85074.750902                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    598270808                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4756                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12050617                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             99                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.646488                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    48.040404                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14408676                       # number of writebacks
system.cpu1.dcache.writebacks::total         14408676                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6347398                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6347398                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6347398                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6347398                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14421308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14421308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14421308                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14421308                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1401566279523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1401566279523                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1401566279523                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1401566279523                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.241854                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.241854                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.241854                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.241854                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97187.181601                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97187.181601                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97187.181601                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97187.181601                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14408645                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38435406                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38435406                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20562903                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20562903                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1747238796000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1747238796000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58998309                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58998309                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.348534                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.348534                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84970.434184                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84970.434184                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6162141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6162141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14400762                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14400762                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1399630818000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1399630818000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.244088                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.244088                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97191.441536                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97191.441536                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       423970                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        423970                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       205803                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       205803                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19653693514                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19653693514                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       629773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       629773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.326789                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.326789                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 95497.604573                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95497.604573                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185257                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185257                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        20546                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        20546                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1935461523                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1935461523                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.032624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94201.378516                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94201.378516                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          996                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          996                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          306                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          306                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      9920000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9920000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.235023                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.235023                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32418.300654                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32418.300654                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          153                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          153                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1722000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1722000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.117512                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.117512                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11254.901961                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11254.901961                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          530                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          426                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          426                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3050500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3050500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          956                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          956                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.445607                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.445607                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7160.798122                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7160.798122                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          424                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          424                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2678500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2678500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.443515                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.443515                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6317.216981                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6317.216981                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1825000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1825000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1773000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1773000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          244                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            244                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          617                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          617                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      3268000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      3268000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          861                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          861                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.716609                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.716609                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5296.596434                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5296.596434                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          616                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          616                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2651000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2651000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.715447                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.715447                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4303.571429                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4303.571429                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.948760                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53286851                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14415932                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.696386                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.948760                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998399                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998399                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133678304                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133678304                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 524351736000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48685340                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1796606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47724950                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        85678606                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           26083                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1758                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          27841                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          151                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          151                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64804                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64804                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30959                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48654381                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        54639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59863235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43230150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27682347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15321948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146190557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2331264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2552989952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       568704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1843385088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       525568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1180025920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       537216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    652760448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6233124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        86565877                       # Total snoops (count)
system.tol2bus.snoopTraffic                  56274304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        135254812                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.369613                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.528296                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               87990486     65.06%     65.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1               44897084     33.19%     98.25% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2036456      1.51%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 301325      0.22%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  29393      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     68      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          135254812                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        97474506767                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13883561340                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6447859                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7690400711                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6438650                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29972994961                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27357906                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21663044425                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6895928                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
