$date
  Thu Apr  7 21:44:48 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module sub_tb $end
$var reg 16 ! x[15:0] $end
$var reg 16 " y[15:0] $end
$var reg 16 # output[15:0] $end
$scope module uut $end
$var reg 16 $ x[15:0] $end
$var reg 16 % y[15:0] $end
$var reg 16 & output[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000010000001 !
b0000000000010001 "
b0000000001110000 #
b0000000010000001 $
b0000000000010001 %
b0000000001110000 &
#25000000
b0000000000000001 !
b0000000000000010 "
b1111111111111111 #
b0000000000000001 $
b0000000000000010 %
b1111111111111111 &
#75000000
