

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2f3dc4f8fe5613cc1569d26e552d27db  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_4hqgi9"
Parsing file _cuobjdump_complete_output_4hqgi9
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401600, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_g0VgQh"
Running: cat _ptx_g0VgQh | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_earloq
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_earloq --output-file  /dev/null 2> _ptx_g0VgQhinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_g0VgQh _ptx2_earloq _ptx_g0VgQhinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401610, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404190, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_printf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_printf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_vprintf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_vprintf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2_vprintf" from 0xc to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:88) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:130) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:130) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:126) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:130) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:167) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:209) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:171) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:209) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:205) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:209) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:246) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:287) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:250) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:287) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:283) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:287) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:323) @%p1 bra $Lt_3_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:353) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc70 (_3.ptx:327) @%p2 bra $Lt_3_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:353) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd08 (_3.ptx:349) @%p3 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:353) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: allocating global region for "__constant849" from 0x100 to 0x110 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_41_160" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x10 to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd58 (_3.ptx:382) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe68 (_3.ptx:422) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe60 (_3.ptx:419) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe68 (_3.ptx:422) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_O7UBhz"
Running: cat _ptx_O7UBhz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_JhmrcI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_JhmrcI --output-file  /dev/null 2> _ptx_O7UBhzinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=25, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=10, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_O7UBhz _ptx2_JhmrcI _ptx_O7UBhzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__constant849' ...  wrote 16 bytes
GPGPU-Sim PTX: finished loading globals (16 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404180, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402da0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402e90, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402f80, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404960, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xeb0 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1150 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf60 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1058 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e0 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1078 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e0 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1088 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e0 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1098 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e0 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x10d0 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e0 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1100 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1108 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1130 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1148 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1150 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1198 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1438 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1248 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1420 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1340 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c8 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1360 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c8 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1370 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c8 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1380 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c8 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x13b8 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c8 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x13e8 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f0 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1418 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1420 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1430 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1438 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_jaxvqR"
Running: cat _ptx_jaxvqR | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_xnpCE0
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_xnpCE0 --output-file  /dev/null 2> _ptx_jaxvqRinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_jaxvqR _ptx2_xnpCE0 _ptx_jaxvqRinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404970, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405910, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1480 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1788 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1528 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1558 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1548 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1558 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1570 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a8 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1598 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a8 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x15d0 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1760 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1690 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1738 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x16f8 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1730 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1738 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1748 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1750 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1760 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1780 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1788 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x17d0 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x18a8 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1978 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a08 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x19d0 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e8 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a00 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a08 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a18 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a20 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1a20 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a68 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_CoBega"
Running: cat _ptx_CoBega | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_T8wTRj
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_T8wTRj --output-file  /dev/null 2> _ptx_CoBegainfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_CoBega _ptx2_T8wTRj _ptx_CoBegainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405900, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x4062b0, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b80 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b18 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b38 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b78 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b80 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1bc8 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c68 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c60 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c68 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1cb0 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c0 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d40 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2070 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e70 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f08 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e90 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f08 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ea8 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ec0 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f88 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2070 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x20b8 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c0 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_8IPFSt"
Running: cat _ptx_8IPFSt | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_UtNUTD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_UtNUTD --output-file  /dev/null 2> _ptx_8IPFStinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_8IPFSt _ptx2_UtNUTD _ptx_8IPFStinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406230, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x4061a0, fat_cubin_handle = 6
dy
0.200000 0.200000 0.100000 0.200000 0.300000 0.200000 0.200000 0.100000 0.100000 0.200000 
weights
0.000600 0.000400 0.000600 0.000400 0.000600 0.000400 0.000200 0.000200 0.000400 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000400 0.000600 0.000200 0.000200 0.000200 0.000600 0.000200 0.000400 0.000400 0.000400 0.000400 0.000200 0.000200 0.000200 0.000600 0.000600 0.000400 0.000600 0.000600 0.000600 0.000200 0.000600 0.000400 0.000400 0.000600 0.000600 0.000200 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000200 0.000600 0.000600 0.000400 0.000200 0.000400 0.000600 0.000200 0.000200 0.000200 0.000200 0.000600 0.000200 0.000600 0.000600 0.000200 0.000600 0.000400 0.000200 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000200 0.000200 0.000600 0.000200 0.000400 0.000400 0.000400 0.000200 0.000200 0.000600 0.000200 0.000400 0.000600 0.000400 0.000600 0.000200 0.000600 0.000600 0.000200 0.000200 0.000400 0.000600 0.000400 0.000600 0.000600 0.000400 0.000200 0.000600 0.000400 0.000600 0.000400 0.000200 0.000200 0.000400 0.000200 0.000600 0.000200 0.000600 0.000200 0.000400 0.000200 0.000400 0.000600 0.000200 0.000200 0.000600 0.000400 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000600 0.000200 0.000200 0.000400 0.000600 0.000400 0.000200 0.000200 0.000600 0.000600 0.000400 0.000600 0.000200 0.000400 0.000600 0.000600 0.000400 0.000600 0.000600 0.000400 0.000600 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000400 0.000400 0.000600 0.000600 0.000400 0.000600 0.000600 0.000200 0.000400 0.000600 0.000400 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000200 0.000200 0.000200 0.000200 0.000600 0.000400 0.000400 0.000400 0.000600 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000200 0.000200 0.000200 0.000600 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000400 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000200 0.000600 0.000400 0.000200 0.000200 0.000400 0.000600 0.000600 0.000600 0.000200 0.000600 0.000200 0.000400 0.000600 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000200 0.000600 0.000400 0.000200 0.000200 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000200 0.000400 0.000600 0.000600 0.000200 0.000600 0.000200 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000400 0.000200 0.000200 0.000400 0.000200 0.000600 0.000400 0.000600 0.000600 0.000600 0.000200 0.000400 0.000600 0.000200 0.000200 0.000200 0.000400 0.000200 0.000200 0.000400 0.000200 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000600 0.000200 0.000600 0.000200 0.000200 0.000400 0.000200 0.000400 0.000400 0.000600 0.000400 0.000200 0.000600 0.000400 0.000400 0.000600 0.000600 0.000600 0.000200 0.000600 0.000600 0.000200 0.000400 0.000200 0.000400 0.000400 0.000600 0.000600 0.000400 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000400 0.000200 0.000600 0.000400 0.000400 0.000600 0.000600 0.000600 0.000600 0.000600 0.000200 0.000600 0.000600 0.000200 0.000200 0.000400 0.000200 0.000400 0.000600 0.000400 0.000600 0.000600 0.000200 0.000600 0.000200 0.000400 0.000400 0.000400 0.000600 0.000400 0.000400 0.000400 0.000600 0.000400 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000400 0.000400 0.000400 0.000600 0.000600 0.000400 0.000200 0.000200 0.000200 0.000400 0.000400 0.000200 0.000200 0.000200 0.000200 0.000200 0.000400 0.000600 0.000200 0.000400 0.000400 0.000600 0.000200 0.000200 0.000400 0.000200 0.000600 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000600 0.000600 0.000400 0.000200 0.000200 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000400 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000600 0.000600 0.000400 0.000600 0.000600 0.000200 0.000400 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000400 0.000600 0.000600 0.000600 0.000400 0.000600 0.000200 0.000200 0.000200 0.000600 0.000400 0.000200 0.000600 0.000400 0.000600 0.000400 0.000200 0.000400 0.000400 0.000600 0.000600 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000400 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000200 0.000200 0.000200 0.000600 0.000200 0.000200 0.000200 0.000200 0.000600 0.000200 0.000600 0.000200 0.000200 0.000400 0.000400 0.000600 0.000600 0.000600 0.000200 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000200 0.000400 0.000600 0.000200 0.000400 0.000200 0.000400 0.000600 0.000400 0.000200 0.000200 0.000600 0.000400 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000600 0.000200 0.000200 0.000400 0.000400 0.000400 0.000400 0.000400 0.000600 0.000200 0.000200 0.000400 0.000400 0.000600 0.000200 0.000400 0.000600 0.000200 0.000600 0.000200 0.000400 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000200 0.000400 0.000200 0.000200 0.000200 0.000400 0.000600 0.000400 0.000600 0.000200 0.000200 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000400 0.000400 0.000400 0.000400 0.000200 0.000400 0.000200 0.000600 0.000600 0.000400 0.000600 0.000200 0.000600 0.000600 0.000400 0.000600 0.000400 0.000400 0.000200 0.000400 0.000600 0.000600 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000400 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000400 0.000200 0.000200 0.000200 0.000200 0.000400 0.000200 0.000200 0.000400 0.000600 0.000200 0.000200 0.000200 0.000600 0.000400 0.000200 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000400 0.000200 0.000600 0.000200 0.000200 0.000600 0.000200 0.000600 0.000600 0.000400 0.000200 0.000600 0.000200 0.000400 0.000400 0.000200 0.000600 0.000200 0.000400 0.000600 0.000400 0.000600 0.000600 0.000200 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000200 0.000600 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000600 0.000400 0.000200 0.000400 0.000600 0.000400 0.000600 0.000200 0.000400 0.000600 0.000200 0.000400 0.000200 0.000600 0.000600 0.000400 0.000600 0.000200 0.000200 0.000600 0.000200 0.000200 0.000200 0.000400 0.000200 0.000200 0.000400 0.000600 0.000400 0.000200 0.000600 0.000200 0.000600 0.000200 0.000600 0.000400 0.000600 0.000400 0.000600 0.000400 0.000200 0.000200 0.000200 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000200 0.000200 0.000600 0.000400 0.000400 0.000200 0.000600 0.000600 0.000400 0.000600 0.000200 0.000400 0.000200 0.000600 0.000400 0.000400 0.000600 0.000600 0.000200 0.000200 0.000400 0.000600 0.000400 0.000200 0.000200 0.000600 0.000200 0.000200 0.000200 0.000400 0.000400 0.000200 0.000600 0.000200 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000600 0.000400 0.000400 0.000600 0.000400 0.000200 0.000200 0.000200 0.000200 0.000600 0.000200 0.000200 0.000400 0.000600 0.000200 0.000400 0.000600 0.000400 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000200 0.000200 0.000200 0.000400 0.000200 0.000200 0.000200 0.000600 0.000200 0.000600 0.000200 0.000600 0.000600 0.000200 0.000400 0.000400 0.000400 0.000200 0.000200 0.000400 0.000600 0.000200 0.000600 0.000400 0.000200 0.000600 0.000200 0.000400 0.000600 0.000400 0.000400 0.000600 0.000600 0.000600 0.000400 0.000200 0.000200 0.000400 0.000600 0.000400 0.000200 0.000200 0.000200 0.000200 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000600 0.000200 0.000600 0.000400 0.000200 0.000400 0.000400 0.000400 0.000200 0.000200 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000600 0.000200 0.000400 0.000200 0.000400 0.000200 0.000400 0.000400 0.000600 0.000400 0.000200 0.000200 0.000600 0.000200 0.000200 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000600 0.000400 0.000200 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000200 0.000200 0.000400 0.000600 0.000200 0.000600 0.000200 0.000600 0.000600 0.000600 0.000400 0.000200 0.000200 0.000200 0.000400 0.000400 0.000600 0.000600 0.000400 0.000200 0.000600 0.000200 0.000600 0.000200 0.000400 0.000200 0.000200 0.000200 0.000200 0.000600 0.000400 0.000200 0.000200 0.000600 0.000200 0.000200 0.000600 0.000200 0.000400 0.000600 0.000200 0.000200 0.000200 0.000400 0.000400 0.000400 0.000600 0.000200 0.000600 0.000200 0.000400 0.000400 0.000400 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000400 0.000600 0.000400 0.000600 0.000600 0.000400 0.000200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000600 0.000600 0.000200 0.000200 0.000600 0.000200 0.000200 0.000200 0.000200 0.000600 0.000400 0.000400 0.000600 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000200 0.000600 0.000400 0.000600 0.000200 0.000200 0.000400 0.000400 0.000600 0.000400 0.000600 0.000600 0.000400 0.000600 0.000600 0.000600 0.000200 0.000200 0.000200 0.000200 0.000400 0.000600 0.000600 0.000200 0.000200 0.000400 0.000600 0.000600 0.000600 0.000400 0.000600 0.000600 0.000400 0.000200 0.000600 0.000400 0.000600 0.000200 0.000200 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000200 0.000600 0.000600 0.000400 0.000400 0.000600 0.000200 0.000400 0.000200 0.000600 0.000600 0.000600 0.000600 0.000200 0.000600 0.000600 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000200 0.000200 0.000600 0.000600 0.000400 0.000400 0.000600 0.000600 0.000200 0.000400 0.000400 0.000600 0.000400 0.000200 0.000600 0.000400 0.000200 0.000600 0.000400 0.000200 0.000400 0.000600 0.000200 0.000600 0.000200 0.000400 0.000400 0.000200 0.000200 0.000600 0.000600 0.000400 0.000600 0.000600 0.000200 0.000600 0.000400 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000600 0.000400 0.000200 0.000600 0.000200 0.000200 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000200 0.000400 0.000200 0.000400 0.000600 0.000200 0.000600 0.000400 0.000400 0.000600 0.000400 0.000400 0.000200 0.000600 0.000200 0.000400 0.000400 0.000600 0.000600 0.000400 0.000400 0.000600 0.000400 0.000600 0.000400 0.000600 0.000200 0.000200 0.000600 0.000600 0.000200 0.000600 0.000400 0.000200 0.000400 0.000200 0.000200 0.000200 0.000600 0.000200 0.000200 0.000200 0.000400 0.000400 0.000200 0.000200 0.000200 0.000600 0.000200 0.000600 0.000400 0.000600 0.000200 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000400 0.000600 0.000400 0.000200 0.000200 0.000200 0.000600 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000600 0.000400 0.000200 0.000400 0.000400 0.000600 0.000200 0.000400 0.000600 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000400 0.000400 0.000200 0.000400 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000600 0.000400 0.000400 0.000200 0.000600 0.000600 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000200 0.000200 0.000400 0.000600 0.000400 0.000600 0.000600 0.000200 0.000600 0.000200 0.000400 0.000600 0.000400 0.000600 0.000400 0.000600 0.000200 0.000200 0.000200 0.000200 0.000600 0.000600 0.000600 0.000600 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000600 0.000400 0.000600 0.000600 0.000600 0.000600 0.000600 0.000400 0.000400 0.000600 0.000600 0.000400 0.000200 0.000200 0.000400 0.000200 0.000200 0.000200 0.000400 0.000600 0.000200 0.000400 0.000200 0.000200 0.000400 0.000600 0.000400 0.000400 0.000600 0.000400 0.000600 0.000600 0.000200 0.000400 0.000600 0.000600 0.000400 0.000600 0.000400 0.000200 0.000600 0.000400 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000400 0.000200 0.000400 0.000600 0.000200 0.000400 0.000400 0.000600 0.000200 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000400 0.000600 0.000600 0.000400 0.000600 0.000400 0.000400 0.000400 0.000200 0.000400 0.000400 0.000600 0.000200 0.000400 0.000600 0.000400 0.000200 0.000600 0.000600 0.000400 0.000600 0.000400 0.000600 0.000200 0.000400 0.000600 0.000200 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000400 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000400 0.000200 0.000400 0.000600 0.000200 0.000600 0.000400 0.000400 0.000400 0.000600 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000600 0.000400 0.000600 0.000200 0.000400 0.000400 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000200 0.000400 0.000600 0.000200 0.000400 0.000600 0.000400 0.000200 0.000600 0.000400 0.000200 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000400 0.000200 0.000200 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000600 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000600 0.000400 0.000400 0.000600 0.000400 0.000600 0.000400 0.000200 0.000200 0.000200 0.000600 0.000200 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000200 0.000600 0.000600 0.000400 0.000600 0.000600 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000200 0.000600 0.000600 0.000600 0.000400 0.000200 0.000200 0.000400 0.000400 0.000200 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000200 0.000200 0.000200 0.000600 0.000400 0.000200 0.000400 0.000200 0.000200 0.000400 0.000400 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000600 0.000600 0.000400 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000200 0.000400 0.000200 0.000400 0.000400 0.000400 0.000600 0.000600 0.000600 0.000400 0.000200 0.000200 0.000400 0.000200 0.000600 0.000200 0.000200 0.000200 0.000200 0.000400 0.000600 0.000600 0.000400 0.000600 0.000400 0.000200 0.000400 0.000200 0.000200 0.000400 0.000400 0.000200 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000200 0.000600 0.000400 0.000200 0.000400 0.000400 0.000400 0.000400 0.000400 0.000200 0.000400 0.000200 0.000600 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000600 0.000200 0.000600 0.000400 0.000600 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000600 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000200 0.000400 0.000600 0.000600 0.000200 0.000600 0.000600 0.000400 0.000600 0.000200 0.000200 0.000600 0.000200 0.000600 0.000400 0.000200 0.000600 0.000400 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000200 0.000200 0.000400 0.000600 0.000600 0.000600 0.000400 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000600 0.000200 0.000200 0.000200 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000200 0.000400 0.000600 0.000400 0.000600 0.000200 0.000600 0.000600 0.000600 0.000600 0.000200 0.000600 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000400 0.000400 0.000400 0.000400 0.000600 0.000200 0.000400 0.000200 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000200 0.000200 0.000600 0.000400 0.000200 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000600 0.000200 0.000600 0.000600 0.000400 0.000600 0.000400 0.000200 0.000200 0.000200 0.000200 0.000400 0.000400 0.000600 0.000600 0.000200 0.000400 0.000600 0.000600 0.000600 0.000600 0.000600 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000200 0.000600 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000600 0.000200 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000400 0.000600 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000200 0.000200 0.000600 0.000200 0.000400 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000200 0.000400 0.000600 0.000400 0.000200 0.000200 0.000600 0.000200 0.000200 0.000400 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000600 0.000200 0.000400 0.000200 0.000200 0.000400 0.000400 0.000600 0.000200 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000600 0.000600 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000200 0.000400 0.000400 0.000600 0.000400 0.000400 0.000600 0.000400 0.000200 0.000600 0.000200 0.000400 0.000400 0.000600 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000200 0.000200 0.000200 0.000600 0.000200 0.000200 0.000400 0.000400 0.000200 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000200 0.000200 0.000600 0.000400 0.000400 0.000200 0.000400 0.000600 0.000200 0.000200 0.000200 0.000600 0.000600 0.000400 0.000200 0.000200 0.000600 0.000400 0.000400 0.000400 0.000600 0.000400 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000600 0.000200 0.000400 0.000600 0.000400 0.000400 0.000400 0.000200 0.000200 0.000200 0.000200 0.000200 0.000400 0.000400 0.000600 0.000200 0.000600 0.000200 0.000200 0.000400 0.000600 0.000400 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000600 0.000400 0.000600 0.000600 0.000600 0.000400 0.000600 0.000400 0.000600 0.000400 0.000600 0.000200 0.000600 0.000600 0.000200 0.000400 0.000200 0.000200 0.000400 0.000200 0.000400 0.000600 0.000400 0.000200 0.000400 0.000200 0.000600 0.000600 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000200 0.000200 0.000600 0.000600 0.000600 0.000600 0.000400 0.000400 0.000200 0.000400 0.000200 0.000400 0.000600 0.000400 0.000600 0.000200 0.000400 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000600 0.000400 0.000400 0.000400 0.000200 0.000600 0.000200 0.000400 0.000200 0.000400 0.000400 0.000600 0.000200 0.000400 0.000600 0.000400 0.000400 0.000400 0.000600 0.000200 0.000400 0.000200 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000400 0.000600 0.000600 0.000400 0.000600 0.000200 0.000600 0.000200 0.000200 0.000400 0.000200 0.000600 0.000200 0.000400 0.000400 0.000400 0.000600 0.000400 0.000600 0.000200 0.000400 0.000600 0.000200 0.000600 0.000600 0.000200 0.000200 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000200 0.000600 0.000400 0.000400 0.000600 0.000600 0.000600 0.000200 0.000600 0.000200 0.000200 0.000400 0.000400 0.000600 0.000400 0.000400 0.000400 0.000600 0.000600 0.000400 0.000600 0.000400 0.000600 0.000600 0.000200 0.000600 0.000200 0.000600 0.000600 0.000400 0.000200 0.000200 0.000400 0.000400 0.000600 0.000200 0.000400 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000600 0.000400 0.000200 0.000400 0.000200 0.000600 0.000200 0.000200 0.000200 0.000200 0.000400 0.000600 0.000200 0.000200 0.000600 0.000400 0.000600 0.000600 0.000200 0.000200 0.000200 0.000400 0.000400 0.000200 0.000200 0.000400 0.000200 0.000200 0.000600 0.000600 0.000200 0.000600 0.000200 0.000400 0.000200 0.000400 0.000400 0.000400 0.000400 0.000600 0.000600 0.000600 0.000400 0.000600 0.000200 0.000400 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000200 0.000600 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000200 0.000400 0.000600 0.000200 0.000600 0.000200 0.000600 0.000400 0.000600 0.000600 0.000200 0.000400 0.000200 0.000200 0.000200 0.000200 0.000200 0.000600 0.000200 0.000200 0.000600 0.000200 0.000200 0.000400 0.000400 0.000400 0.000400 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000400 0.000400 0.000400 0.000600 0.000400 0.000400 0.000200 0.000400 0.000400 0.000400 0.000600 0.000600 0.000600 0.000200 0.000200 0.000400 0.000400 0.000200 0.000200 0.000600 0.000400 0.000200 0.000200 0.000400 0.000400 0.000600 0.000400 0.000600 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000600 0.000600 0.000200 0.000400 0.000600 0.000600 0.000400 0.000400 0.000600 0.000200 0.000600 0.000600 0.000600 0.000200 0.000200 0.000200 0.000600 0.000400 0.000200 0.000400 0.000400 0.000200 0.000400 0.000200 0.000200 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000400 0.000200 0.000600 0.000200 0.000200 0.000400 0.000400 0.000400 0.000600 0.000400 0.000400 0.000600 0.000400 0.000600 0.000400 0.000200 0.000600 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000200 0.000400 0.000400 0.000600 0.000600 0.000600 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000200 0.000600 0.000400 0.000600 0.000400 0.000400 0.000400 0.000400 0.000200 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000200 0.000600 0.000600 0.000200 0.000200 0.000400 0.000600 0.000600 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000200 0.000200 0.000200 0.000400 0.000600 0.000600 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000600 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000400 0.000400 0.000600 0.000600 0.000200 0.000200 0.000200 0.000400 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000600 0.000600 0.000400 0.000200 0.000200 0.000200 0.000200 0.000600 0.000400 0.000600 0.000400 0.000200 0.000200 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000600 0.000400 0.000400 0.000200 0.000400 0.000400 0.000200 0.000600 0.000600 0.000600 0.000400 0.000200 0.000400 0.000200 0.000400 0.000600 0.000200 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000400 0.000400 0.000600 0.000600 0.000400 0.000200 0.000200 0.000200 0.000200 0.000600 0.000400 0.000400 0.000400 0.000600 0.000200 0.000200 0.000600 0.000400 0.000400 0.000200 0.000600 0.000200 0.000200 0.000200 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000400 0.000200 0.000600 0.000200 0.000600 0.000200 0.000400 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000400 0.000400 0.000600 0.000600 0.000200 0.000600 0.000400 0.000400 0.000400 0.000400 0.000600 0.000600 0.000400 0.000200 0.000200 0.000200 0.000600 0.000200 0.000400 0.000200 0.000600 0.000600 0.000600 0.000200 0.000400 0.000200 0.000400 0.000200 0.000400 0.000600 0.000400 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000400 0.000200 0.000200 0.000200 0.000200 0.000600 0.000400 0.000400 0.000200 0.000600 0.000400 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000400 0.000200 0.000200 0.000200 0.000200 0.000400 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000400 0.000200 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000400 0.000600 0.000400 0.000200 0.000200 0.000600 0.000200 0.000600 0.000400 0.000400 0.000400 0.000600 0.000400 0.000400 0.000200 0.000600 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000400 0.000600 0.000200 0.000400 0.000200 0.000200 0.000200 0.000400 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000400 0.000200 0.000400 0.000600 0.000200 0.000600 0.000400 0.000400 0.000200 0.000200 0.000200 0.000600 0.000600 0.000400 0.000600 0.000400 0.000600 0.000600 0.000600 0.000200 0.000200 0.000200 0.000400 0.000200 0.000400 0.000600 0.000200 0.000600 0.000200 0.000600 0.000200 0.000600 0.000600 0.000400 0.000600 0.000400 0.000600 0.000200 0.000600 0.000200 0.000600 0.000600 0.000600 0.000600 0.000400 0.000600 0.000200 0.000400 0.000400 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000600 0.000200 0.000600 0.000600 0.000200 0.000200 0.000200 0.000200 0.000200 0.000600 0.000200 0.000400 0.000400 0.000200 0.000200 0.000400 0.000200 0.000400 0.000400 0.000600 0.000600 0.000200 0.000200 0.000200 0.000600 0.000200 0.000400 0.000600 0.000400 0.000600 0.000400 0.000400 0.000600 0.000400 0.000200 0.000200 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000200 0.000400 0.000600 0.000200 0.000200 0.000200 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000600 0.000600 0.000400 0.000400 0.000400 0.000600 0.000600 0.000400 0.000400 0.000400 0.000600 0.000200 0.000600 0.000400 0.000600 0.000200 0.000600 0.000400 0.000400 0.000200 0.000600 0.000400 0.000400 0.000600 0.000600 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000200 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000400 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000200 0.000200 0.000400 0.000600 0.000200 0.000400 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000200 0.000200 0.000200 0.000600 0.000400 0.000400 0.000200 0.000200 0.000200 0.000200 0.000200 0.000200 0.000200 0.000400 0.000200 0.000200 0.000400 0.000200 0.000600 0.000200 0.000400 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000600 0.000200 0.000600 0.000200 0.000400 0.000200 0.000600 0.000600 0.000400 0.000200 0.000400 0.000200 0.000400 0.000600 0.000200 0.000400 0.000200 0.000600 0.000600 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000400 0.000200 0.000600 0.000200 0.000200 0.000200 0.000600 0.000200 0.000600 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000600 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000200 0.000200 0.000400 0.000600 0.000200 0.000400 0.000400 0.000200 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000200 0.000400 0.000600 0.000600 0.000600 0.000400 0.000400 0.000600 0.000600 0.000200 0.000400 0.000600 0.000600 0.000400 0.000600 0.000200 0.000400 0.000600 0.000200 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000600 0.000400 0.000400 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000400 0.000400 0.000600 0.000200 0.000400 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000600 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000400 0.000600 0.000400 0.000600 0.000200 0.000600 0.000400 0.000200 0.000200 0.000400 0.000600 0.000600 0.000200 0.000400 0.000200 0.000600 0.000600 0.000600 0.000600 0.000200 0.000200 0.000600 0.000200 0.000600 0.000400 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000600 0.000400 0.000600 0.000400 0.000400 0.000200 0.000600 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000400 0.000400 0.000600 0.000400 0.000400 0.000600 0.000400 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000600 0.000600 0.000600 0.000600 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000600 0.000200 0.000200 0.000600 0.000400 0.000600 0.000600 0.000600 0.000200 0.000600 0.000400 0.000400 0.000600 0.000400 0.000600 0.000200 0.000200 0.000200 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000200 0.000200 0.000400 0.000200 0.000600 0.000200 0.000400 0.000400 0.000200 0.000600 0.000400 0.000600 0.000400 0.000400 0.000200 0.000400 0.000200 0.000600 0.000200 0.000600 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000200 0.000600 0.000600 0.000600 0.000600 0.000600 0.000600 0.000400 0.000400 0.000200 0.000400 0.000200 0.000400 0.000200 0.000400 0.000400 0.000400 0.000600 0.000200 0.000400 0.000600 0.000600 0.000400 0.000400 0.000200 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000600 0.000400 0.000400 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000200 0.000400 0.000200 0.000400 0.000400 0.000600 0.000600 0.000200 0.000400 0.000400 0.000600 0.000200 0.000400 0.000600 0.000600 0.000600 0.000600 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000200 0.000400 0.000600 0.000400 0.000200 0.000600 0.000600 0.000400 0.000200 0.000400 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000600 0.000200 0.000600 0.000200 0.000400 0.000400 0.000200 0.000400 0.000200 0.000600 0.000200 0.000600 0.000400 0.000200 0.000600 0.000400 0.000600 0.000200 0.000200 0.000200 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000200 0.000600 0.000600 0.000200 0.000200 0.000400 0.000400 0.000600 0.000200 0.000400 0.000200 0.000600 0.000400 0.000600 0.000400 0.000600 0.000600 0.000400 0.000400 0.000600 0.000600 0.000400 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000400 0.000200 0.000200 0.000600 0.000200 0.000200 0.000200 0.000600 0.000200 0.000400 0.000600 0.000600 0.000200 0.000600 0.000400 0.000200 0.000600 0.000200 0.000400 0.000400 0.000600 0.000200 0.000400 0.000600 0.000600 0.000400 0.000200 0.000400 0.000600 0.000400 0.000600 0.000200 0.000600 0.000400 0.000600 0.000200 0.000400 0.000200 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000200 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000400 0.000200 0.000200 0.000200 0.000200 0.000600 0.000600 0.000600 0.000600 0.000200 0.000400 0.000200 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000600 0.000400 0.000400 0.000200 0.000400 0.000400 0.000200 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000600 0.000400 0.000200 0.000200 0.000600 0.000200 0.000600 0.000400 0.000600 0.000400 0.000200 0.000200 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000200 0.000600 0.000400 0.000200 0.000400 0.000200 0.000600 0.000200 0.000600 0.000600 0.000400 0.000200 0.000600 0.000400 0.000600 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000400 0.000400 0.000400 0.000400 0.000400 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000400 0.000400 0.000600 0.000200 0.000400 0.000200 0.000400 0.000600 0.000600 0.000600 0.000400 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000600 0.000200 0.000600 0.000600 0.000200 0.000400 0.000600 0.000200 0.000400 0.000600 0.000200 0.000600 0.000600 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000200 0.000600 0.000200 0.000200 0.000200 0.000600 0.000200 0.000400 0.000200 0.000600 0.000600 0.000600 0.000200 0.000600 0.000400 0.000200 0.000400 0.000200 0.000200 0.000400 0.000200 0.000400 0.000400 0.000400 0.000600 0.000200 0.000200 0.000200 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000400 0.000600 0.000600 0.000600 0.000200 0.000200 0.000200 0.000400 0.000200 0.000200 0.000400 0.000600 0.000200 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000200 0.000200 0.000400 0.000200 0.000400 0.000600 0.000400 0.000200 0.000400 0.000200 0.000200 0.000600 0.000200 0.000200 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000200 0.000400 0.000400 0.000200 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000600 0.000200 0.000400 0.000400 0.000400 0.000600 0.000200 0.000400 0.000400 0.000600 0.000400 0.000600 0.000400 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000200 0.000200 0.000200 0.000400 0.000200 0.000200 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000400 0.000200 0.000600 0.000600 0.000600 0.000200 0.000600 0.000400 0.000400 0.000200 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000600 0.000400 0.000600 0.000400 0.000400 0.000400 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000200 0.000200 0.000200 0.000400 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000200 0.000400 0.000400 0.000400 0.000600 0.000600 0.000200 0.000600 0.000400 0.000200 0.000400 0.000200 0.000400 0.000400 0.000400 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000400 0.000600 0.000600 0.000200 0.000600 0.000400 0.000400 0.000400 0.000600 0.000200 0.000200 0.000400 0.000600 0.000200 0.000600 0.000200 0.000600 0.000400 0.000600 0.000200 0.000600 0.000200 0.000600 0.000600 0.000200 0.000200 0.000200 0.000200 0.000400 0.000600 0.000600 0.000600 0.000200 0.000200 0.000200 0.000600 0.000600 0.000400 0.000400 0.000600 0.000600 0.000400 0.000200 0.000600 0.000400 0.000600 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000200 0.000200 0.000600 0.000200 0.000200 0.000600 0.000400 0.000400 0.000200 0.000200 0.000200 0.000600 0.000400 0.000400 0.000600 0.000200 0.000400 0.000400 0.000600 0.000600 0.000400 0.000400 0.000600 0.000600 0.000200 0.000600 0.000400 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000400 0.000600 0.000200 0.000600 0.000600 0.000200 0.000400 0.000200 0.000200 0.000200 0.000400 0.000200 0.000400 0.000200 0.000400 0.000400 0.000200 0.000200 0.000200 0.000600 0.000400 0.000400 0.000400 0.000200 0.000200 0.000400 0.000600 0.000200 0.000400 0.000400 0.000400 0.000600 0.000400 0.000600 0.000600 0.000200 0.000200 0.000200 0.000600 0.000400 0.000200 0.000200 0.000400 0.000600 0.000200 0.000600 0.000200 0.000200 0.000400 0.000200 0.000200 0.000200 0.000400 0.000600 0.000200 0.000400 0.000400 0.000600 0.000200 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000600 0.000600 0.000600 0.000200 0.000400 0.000200 0.000400 0.000400 0.000600 0.000400 0.000200 0.000600 0.000400 0.000400 0.000400 0.000200 0.000600 0.000400 0.000400 0.000600 0.000400 0.000400 0.000200 0.000400 0.000400 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000600 0.000600 0.000200 0.000600 0.000200 0.000200 0.000400 0.000600 0.000200 0.000400 0.000400 0.000600 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000600 0.000400 0.000200 0.000400 0.000200 0.000600 0.000200 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000400 0.000400 0.000600 0.000200 0.000600 0.000400 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000600 0.000600 0.000600 0.000400 0.000200 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000600 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000200 0.000200 0.000200 0.000400 0.000200 0.000600 0.000200 0.000400 0.000400 0.000400 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000200 0.000400 0.000200 0.000200 0.000600 0.000400 0.000400 0.000400 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000200 0.000200 0.000400 0.000400 0.000400 0.000400 0.000200 0.000600 0.000600 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000600 0.000200 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000600 0.000200 0.000400 0.000600 0.000600 0.000400 0.000600 0.000200 0.000400 0.000200 0.000600 0.000200 0.000600 0.000200 0.000200 0.000400 0.000200 0.000400 0.000200 0.000400 0.000400 0.000600 0.000400 0.000200 0.000600 0.000400 0.000600 0.000600 0.000200 0.000400 0.000200 0.000600 0.000400 0.000600 0.000200 0.000400 0.000200 0.000600 0.000400 0.000600 0.000400 0.000400 0.000600 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000200 0.000400 0.000600 0.000200 0.000400 0.000600 0.000400 0.000600 0.000200 0.000600 0.000400 0.000200 0.000400 0.000600 0.000200 0.000400 0.000400 0.000400 0.000200 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000400 0.000600 0.000600 0.000600 0.000400 0.000400 0.000600 0.000200 0.000400 0.000200 0.000200 0.000600 0.000400 0.000400 0.000200 0.000600 0.000400 0.000400 0.000400 0.000200 0.000200 0.000600 0.000200 0.000400 0.000200 0.000200 0.000600 0.000200 0.000600 0.000400 0.000600 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000600 0.000600 0.000200 0.000400 0.000200 0.000600 0.000600 0.000400 0.000200 0.000200 0.000400 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000400 0.000600 0.000600 0.000400 0.000600 0.000600 0.000600 0.000200 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000400 0.000400 0.000200 0.000400 0.000400 0.000600 0.000200 0.000600 0.000200 0.000200 0.000200 0.000200 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000600 0.000600 0.000600 0.000600 0.000400 0.000400 0.000200 0.000400 0.000400 0.000200 0.000600 0.000600 0.000400 0.000200 0.000600 0.000600 0.000400 0.000200 0.000400 0.000400 0.000200 0.000400 0.000400 0.000600 0.000600 0.000400 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000400 0.000400 0.000600 0.000200 0.000200 0.000400 0.000600 0.000400 0.000400 0.000400 0.000400 0.000600 0.000200 0.000400 0.000200 0.000600 0.000400 0.000400 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000600 0.000400 0.000600 0.000600 0.000400 0.000400 0.000200 0.000600 0.000400 0.000600 0.000200 0.000400 0.000200 0.000600 0.000200 0.000400 0.000600 0.000400 0.000600 0.000600 0.000600 0.000600 0.000600 0.000400 0.000400 0.000200 0.000600 0.000400 0.000400 0.000600 0.000600 0.000200 0.000400 0.000600 0.000400 0.000600 0.000600 0.000400 0.000600 0.000200 0.000400 0.000600 0.000600 0.000600 0.000600 0.000600 0.000400 0.000600 0.000400 0.000400 0.000600 0.000400 0.000400 0.000400 0.000600 0.000600 0.000400 0.000200 0.000600 0.000200 0.000600 0.000600 0.000400 0.000200 0.000200 0.000600 0.000600 0.000600 0.000200 0.000400 0.000200 0.000200 0.000400 0.000600 0.000600 0.000400 0.000200 0.000400 0.000200 0.000400 0.000400 0.000600 0.000200 0.000600 0.000400 0.000200 0.000200 0.000400 0.000200 0.000200 0.000600 0.000600 0.000200 0.000200 0.000200 0.000200 0.000400 0.000600 0.000200 0.000600 0.000400 0.000200 0.000600 0.000400 0.000400 0.000600 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000200 0.000400 0.000600 0.000200 0.000600 0.000600 0.000400 0.000200 0.000200 0.000200 0.000400 0.000400 0.000400 0.000400 0.000400 0.000600 0.000600 0.000200 0.000600 0.000400 0.000400 0.000400 0.000600 0.000600 0.000400 0.000600 0.000400 0.000200 0.000200 0.000600 0.000200 0.000400 0.000200 0.000200 0.000400 0.000600 0.000400 0.000200 0.000200 0.000400 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000200 0.000600 0.000600 0.000200 0.000600 0.000400 0.000600 0.000400 0.000400 0.000400 0.000400 0.000200 0.000600 0.000400 0.000600 0.000200 0.000400 0.000200 0.000200 0.000600 0.000200 0.000400 0.000400 0.000400 0.000200 0.000600 0.000200 0.000200 0.000200 0.000600 0.000600 0.000400 0.000600 0.000600 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000200 0.000600 0.000400 0.000600 0.000600 0.000400 0.000600 0.000200 0.000600 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000200 0.000400 0.000200 0.000400 0.000400 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000400 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000600 0.000600 0.000400 0.000400 0.000200 0.000400 0.000200 0.000200 0.000400 0.000600 0.000400 0.000200 0.000600 0.000600 0.000600 0.000200 0.000200 0.000200 0.000600 0.000600 0.000200 0.000200 0.000400 0.000400 0.000200 0.000200 0.000400 0.000600 0.000600 0.000400 0.000400 0.000400 0.000200 0.000600 0.000400 0.000400 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000200 0.000400 0.000600 0.000200 0.000600 0.000200 0.000200 0.000400 0.000200 0.000400 0.000200 0.000200 0.000200 0.000400 0.000200 0.000600 0.000400 0.000200 0.000200 0.000600 0.000200 0.000400 0.000600 0.000400 0.000600 0.000200 0.000200 0.000400 0.000400 0.000600 0.000400 0.000600 0.000400 0.000200 0.000600 0.000400 0.000400 0.000200 0.000200 0.000200 0.000400 0.000200 0.000200 0.000200 0.000600 0.000400 0.000600 0.000200 0.000600 0.000600 0.000200 0.000600 0.000200 0.000600 0.000400 0.000200 0.000200 0.000600 0.000400 0.000600 0.000600 0.000200 0.000400 0.000200 0.000600 0.000600 0.000400 0.000400 0.000200 0.000600 0.000400 0.000200 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000400 0.000400 0.000600 0.000600 0.000400 0.000200 0.000600 0.000200 0.000200 0.000600 0.000200 0.000600 0.000600 0.000600 0.000200 0.000600 0.000600 0.000600 0.000600 0.000600 0.000400 0.000600 0.000400 0.000400 0.000600 0.000600 0.000200 0.000200 0.000200 0.000600 0.000200 0.000600 0.000400 0.000600 0.000600 0.000200 0.000600 0.000400 0.000200 0.000200 0.000600 0.000200 0.000200 0.000600 0.000200 0.000400 0.000600 0.000200 0.000400 0.000400 0.000600 0.000600 0.000600 0.000400 0.000200 0.000600 0.000200 0.000600 0.000200 0.000400 0.000600 0.000200 0.000400 0.000600 0.000200 0.000400 0.000600 0.000200 0.000200 0.000400 0.000600 0.000600 0.000600 0.000600 0.000200 0.000200 0.000400 0.000600 0.000400 0.000600 0.000400 0.000400 0.000600 0.000200 0.000600 0.000200 0.000600 0.000200 0.000200 0.000200 0.000600 0.000600 0.000400 0.000400 0.000600 0.000600 0.000200 0.000600 0.000200 0.000400 0.000400 0.000600 0.000400 0.000200 0.000400 0.000400 0.000200 0.000600 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000200 0.000400 0.000600 0.000200 0.000600 0.000400 0.000200 0.000400 0.000400 0.000200 0.000200 0.000400 0.000200 0.000200 0.000200 0.000400 0.000400 0.000600 0.000400 0.000600 0.000400 0.000200 0.000200 0.000200 0.000600 0.000200 0.000200 0.000200 0.000600 0.000600 0.000200 0.000200 0.000400 0.000600 0.000400 0.000400 0.000600 0.000600 0.000200 0.000400 0.000200 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000200 0.000200 0.000600 0.000200 0.000400 0.000200 0.000200 0.000600 0.000400 0.000200 0.000200 0.000400 0.000400 0.000200 0.000200 0.000600 0.000600 0.000600 0.000600 0.000600 0.000600 0.000400 0.000600 0.000200 0.000400 0.000600 0.000600 0.000200 0.000400 0.000200 0.000400 0.000400 0.000400 0.000400 0.000600 0.000200 0.000400 0.000200 0.000600 0.000600 0.000400 0.000600 0.000400 0.000600 0.000400 0.000400 0.000600 0.000200 0.000400 0.000600 0.000600 0.000200 0.000200 0.000600 0.000200 0.000600 0.000400 0.000200 0.000600 0.000200 0.000400 0.000400 0.000400 0.000600 0.000200 0.000200 0.000600 0.000600 0.000200 0.000400 0.000600 0.000600 0.000600 0.000400 0.000600 0.000200 0.000200 0.000600 0.000200 0.000600 0.000600 0.000200 0.000600 0.000600 0.000600 0.000400 0.000600 0.000400 0.000600 0.000600 0.000400 0.000200 0.000400 0.000200 0.000600 0.000600 0.000600 0.000600 0.000400 0.000200 0.000400 0.000200 0.000200 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000200 0.000600 0.000200 0.000600 0.000200 0.000200 0.000400 0.000600 0.000600 0.000600 0.000200 0.000400 0.000400 0.000200 0.000400 0.000200 0.000200 0.000200 0.000200 0.000200 0.000600 0.000200 0.000400 0.000600 0.000400 0.000200 0.000400 0.000600 0.000600 0.000200 0.000400 0.000200 0.000600 0.000400 0.000400 0.000200 0.000200 0.000600 0.000200 0.000600 0.000200 0.000400 0.000400 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000200 0.000600 0.000200 0.000400 0.000400 0.000200 0.000200 0.000200 0.000600 0.000400 0.000200 0.000600 0.000600 0.000200 0.000600 0.000400 0.000400 0.000400 0.000400 0.000600 0.000400 0.000600 0.000600 0.000200 0.000200 0.000400 0.000600 0.000400 0.000200 0.000600 0.000200 0.000200 0.000600 0.000600 0.000200 0.000200 0.000600 0.000200 0.000400 0.000600 0.000600 0.000400 0.000600 0.000400 0.000600 0.000600 0.000200 0.000400 0.000400 0.000600 0.000200 0.000600 0.000400 0.000200 0.000400 0.000200 0.000400 0.000400 0.000600 0.000600 0.000200 0.000400 0.000200 0.000600 0.000200 0.000200 
data_in
0.002000 0.002000 0.006000 0.002000 0.002000 0.004000 0.004000 0.006000 0.002000 0.002000 0.006000 0.004000 0.002000 0.002000 0.002000 0.002000 0.004000 0.002000 0.006000 0.006000 0.002000 0.002000 0.002000 0.006000 0.006000 0.004000 0.002000 0.002000 0.004000 0.004000 0.004000 0.006000 0.006000 0.002000 0.006000 0.002000 0.002000 0.004000 0.002000 0.002000 0.006000 0.004000 0.006000 0.006000 0.004000 0.002000 0.004000 0.002000 0.002000 0.002000 0.006000 0.002000 0.004000 0.002000 0.004000 0.006000 0.004000 0.006000 0.002000 0.006000 0.004000 0.004000 0.006000 0.004000 0.002000 0.004000 0.006000 0.002000 0.006000 0.006000 0.004000 0.002000 0.002000 0.002000 0.006000 0.002000 0.004000 0.004000 0.002000 0.006000 0.006000 0.004000 0.002000 0.004000 0.004000 0.006000 0.002000 0.002000 0.006000 0.002000 0.002000 0.004000 0.006000 0.002000 0.006000 0.002000 0.006000 0.006000 0.002000 0.006000 0.004000 0.006000 0.006000 0.002000 0.002000 0.002000 0.002000 0.006000 0.006000 0.004000 0.004000 0.006000 0.006000 0.006000 0.004000 0.006000 0.006000 0.004000 0.002000 0.004000 0.006000 0.002000 0.002000 0.006000 0.004000 0.006000 0.002000 0.004000 0.006000 0.004000 0.004000 0.002000 0.004000 0.004000 0.004000 0.006000 0.006000 0.006000 0.004000 0.004000 0.006000 0.002000 0.004000 0.004000 0.002000 0.006000 0.004000 0.002000 0.004000 0.004000 0.004000 0.004000 0.002000 0.004000 0.004000 0.006000 0.004000 0.006000 0.002000 0.002000 0.004000 0.004000 0.004000 0.002000 0.002000 0.004000 0.002000 0.002000 0.002000 0.006000 0.006000 0.002000 0.002000 0.002000 0.006000 0.004000 0.004000 0.004000 0.004000 0.006000 0.002000 0.002000 0.004000 0.004000 0.006000 0.002000 0.002000 0.004000 0.002000 0.004000 0.006000 0.004000 0.002000 0.004000 0.006000 0.004000 0.006000 0.006000 0.006000 0.004000 0.006000 0.004000 0.004000 0.006000 0.002000 0.004000 0.004000 0.004000 0.002000 0.002000 0.004000 0.004000 0.002000 0.006000 0.002000 0.002000 0.002000 0.002000 0.004000 0.002000 0.006000 0.002000 0.006000 0.006000 0.006000 0.006000 0.004000 0.004000 0.006000 0.004000 0.002000 0.004000 0.002000 0.006000 0.006000 0.004000 0.004000 0.002000 0.006000 0.004000 0.006000 0.006000 0.002000 0.006000 0.006000 0.002000 0.004000 0.002000 0.004000 0.006000 0.004000 0.002000 0.002000 0.004000 0.004000 0.002000 0.002000 0.002000 0.006000 0.002000 0.004000 0.002000 0.006000 0.002000 0.002000 0.004000 0.004000 0.004000 0.006000 0.006000 0.004000 0.004000 0.004000 0.006000 0.006000 0.004000 0.002000 0.002000 0.004000 0.004000 0.006000 0.002000 0.002000 0.002000 0.006000 0.004000 0.004000 0.002000 0.006000 0.004000 0.002000 0.006000 0.006000 0.002000 0.006000 0.006000 0.004000 0.004000 0.004000 0.006000 0.004000 0.002000 0.002000 0.002000 0.002000 0.006000 0.006000 0.004000 0.002000 0.002000 0.002000 0.002000 0.004000 0.002000 0.004000 0.004000 0.006000 0.002000 0.006000 0.006000 0.006000 0.002000 0.004000 0.004000 0.004000 0.004000 0.004000 0.002000 0.006000 0.002000 0.002000 0.004000 0.004000 0.004000 0.004000 0.006000 0.004000 0.002000 0.002000 0.006000 0.006000 0.004000 0.002000 0.004000 0.002000 0.006000 0.002000 0.006000 0.002000 0.006000 0.006000 0.006000 0.004000 0.004000 0.002000 0.006000 0.002000 0.004000 0.002000 0.004000 0.002000 0.004000 0.002000 0.006000 0.002000 0.006000 0.004000 0.006000 0.002000 0.006000 0.006000 0.002000 0.002000 0.002000 0.006000 0.002000 0.002000 0.002000 0.004000 0.002000 0.006000 0.004000 0.002000 0.004000 0.004000 0.004000 0.004000 0.004000 0.004000 0.006000 0.002000 0.004000 0.004000 0.002000 0.002000 0.004000 0.002000 0.004000 0.004000 0.004000 0.004000 0.004000 0.004000 0.006000 0.004000 0.002000 0.002000 0.004000 0.002000 0.006000 0.002000 0.004000 0.004000 0.004000 0.002000 0.006000 0.006000 0.006000 0.006000 0.002000 0.006000 0.006000 0.006000 0.002000 0.002000 0.006000 0.006000 0.004000 0.004000 0.002000 0.006000 0.006000 0.004000 0.002000 0.002000 0.004000 0.004000 0.004000 0.002000 0.002000 0.002000 0.002000 0.006000 0.006000 0.004000 0.006000 0.006000 0.006000 0.006000 0.006000 0.002000 0.004000 0.006000 0.002000 0.004000 0.002000 0.006000 0.004000 0.004000 0.006000 0.002000 0.002000 0.006000 0.004000 0.004000 0.006000 0.002000 0.004000 0.002000 0.004000 0.004000 0.004000 0.004000 0.004000 0.004000 0.004000 0.004000 0.004000 0.002000 0.004000 0.002000 0.002000 0.006000 0.006000 0.002000 0.006000 0.004000 0.004000 0.002000 0.006000 0.002000 0.002000 0.002000 0.002000 0.002000 0.004000 0.002000 0.002000 0.006000 0.002000 
batch size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x402f80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (63,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 76800 (ipc=153.6) sim_rate=38400 (inst/sec) elapsed = 0:0:00:02 / Sun Jul 22 13:26:11 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(44,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(57,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(32,0,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1946,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1947,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1961,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1962,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1965,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1966,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1981,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1982,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1991,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1992,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1995,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1996,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2007,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2015,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2020,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2023,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2024,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2033,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2037,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2039,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2044,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2045,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2047,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2047,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2051,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2053,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2056,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2057,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2062,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2065,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2065,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2067,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2067,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2073,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2078,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2083,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2085,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2089,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2093,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2097,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2098,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2099,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2107,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2109,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2109,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2111,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2111,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2113,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2114,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2115,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2115,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2117,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2119,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2129,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2141,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2142,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2151,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2153,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2153,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2155,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2157,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2159,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2162,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2165,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2166,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2171,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2178,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2180,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2181,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2181,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2186,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2193,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2194,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2202,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2206,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2209,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2210,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2213,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2215,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2215,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2217,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2228,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2229,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2233,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2234,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2234,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2246,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2248,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2254,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2254,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2255,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2261,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2264,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2267,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2273,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2282,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2287,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2292,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2293,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2298,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2301,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2304,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2308,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2311,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2313,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2314,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2323,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2323,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2325,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2331,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2344,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2353,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2360,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2388,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2402,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2403,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2419,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2432,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 329344 (ipc=131.7) sim_rate=109781 (inst/sec) elapsed = 0:0:00:03 / Sun Jul 22 13:26:12 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2512,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2529,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2530,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2542,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 2.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2543
gpu_sim_insn = 329344
gpu_ipc =     129.5100
gpu_tot_sim_cycle = 2543
gpu_tot_sim_insn = 329344
gpu_tot_ipc =     129.5100
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1228
gpu_stall_icnt2sh    = 3877
gpu_total_sim_rate=109781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6768
	L1I_total_cache_misses = 720
	L1I_total_cache_miss_rate = 0.1064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 47, Miss_rate = 0.461, Pending_hits = 24, Reservation_fails = 204
	L1D_cache_core[1]: Access = 112, Miss = 51, Miss_rate = 0.455, Pending_hits = 28, Reservation_fails = 260
	L1D_cache_core[2]: Access = 112, Miss = 51, Miss_rate = 0.455, Pending_hits = 27, Reservation_fails = 337
	L1D_cache_core[3]: Access = 108, Miss = 49, Miss_rate = 0.454, Pending_hits = 27, Reservation_fails = 268
	L1D_cache_core[4]: Access = 104, Miss = 48, Miss_rate = 0.462, Pending_hits = 24, Reservation_fails = 375
	L1D_cache_core[5]: Access = 104, Miss = 48, Miss_rate = 0.462, Pending_hits = 24, Reservation_fails = 367
	L1D_cache_core[6]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 428
	L1D_cache_core[7]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 466
	L1D_cache_core[8]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 356
	L1D_cache_core[9]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 366
	L1D_cache_core[10]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 399
	L1D_cache_core[11]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 552
	L1D_cache_core[12]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 467
	L1D_cache_core[13]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 20, Reservation_fails = 700
	L1D_cache_core[14]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 706
	L1D_total_cache_accesses = 1506
	L1D_total_cache_misses = 690
	L1D_total_cache_miss_rate = 0.4582
	L1D_total_cache_pending_hits = 362
	L1D_total_cache_reservation_fails = 6251
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 1260
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3810
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4947
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 780
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6048
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 720
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 56, 112, 77, 56, 56, 56, 56, 56, 21, 56, 21, 56, 21, 56, 21, 
gpgpu_n_tot_thrd_icount = 381024
gpgpu_n_tot_w_icount = 11907
gpgpu_n_stall_shd_mem = 7001
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502
gpgpu_n_mem_write_global = 564
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 15000
gpgpu_n_store_insn = 5000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 36128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7001
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6932	W0_Idle:33153	W0_Scoreboard:20410	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:35	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2240	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9632
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4016 {8:502,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63520 {40:34,72:155,136:375,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68272 {136:502,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4512 {8:564,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 568 
averagemflatency = 275 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 2542 
mrq_lat_table:71 	18 	7 	29 	23 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	592 	475 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	296 	310 	182 	292 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37 	280 	185 	15 	0 	0 	0 	130 	434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      1593      1591      1591      1622         0         0         0         0         0         0         0         0 
dram[1]:         0       866         0         0      1576      1587      1588      1609         0         0         0         0         0         0         0         0 
dram[2]:         0      1191         0         0      1575      1581      1606      1626         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1588      1581      1600      1642         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1612      1590      1607      1635         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1594      1585      1607      1619         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 10.000000 10.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000      -nan      -nan 10.000000 10.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 10.000000 12.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 179/27 = 6.629630
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10         5         4         0         0         0         0         0         0         0         0 
dram[1]:         0         2         0         0        10        10         6         4         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0        10        12         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12         4         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12         4         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12         4         2         0         0         0         0         0         0         0         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 32/28 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3765         0    none      none        1817      1505      2438      1943    none      none      none      none      none      none      none      none  
dram[1]:     none           0    none      none        1833      1430      1824      1986    none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none        1416      1519      1761      1760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none        1655      1660      1939      1882    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1698      1534      2322      1122    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1560      1613      1713      1242    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       559       386       534       454         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       566       384       568       465         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       456       448       397       513         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       467       479       455       519         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       510       481       509       526         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       458       446       486       497         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3288 n_act=6 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.03695
n_activity=321 dram_eff=0.3863
bk0: 2a 3340i bk1: 2a 3340i bk2: 0a 3356i bk3: 0a 3358i bk4: 20a 3291i bk5: 20a 3257i bk6: 10a 3237i bk7: 8a 3269i bk8: 0a 3353i bk9: 0a 3354i bk10: 0a 3354i bk11: 0a 3355i bk12: 0a 3356i bk13: 0a 3356i bk14: 0a 3356i bk15: 0a 3357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0595948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3287 n_act=5 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.03814
n_activity=301 dram_eff=0.4252
bk0: 0a 3356i bk1: 4a 3336i bk2: 0a 3355i bk3: 0a 3356i bk4: 20a 3295i bk5: 20a 3285i bk6: 12a 3254i bk7: 8a 3282i bk8: 0a 3355i bk9: 0a 3355i bk10: 0a 3355i bk11: 0a 3356i bk12: 0a 3356i bk13: 0a 3356i bk14: 0a 3356i bk15: 0a 3356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0286055
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3287 n_act=5 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.03814
n_activity=262 dram_eff=0.4885
bk0: 0a 3356i bk1: 2a 3340i bk2: 0a 3355i bk3: 0a 3358i bk4: 20a 3293i bk5: 24a 3233i bk6: 10a 3234i bk7: 8a 3238i bk8: 0a 3354i bk9: 0a 3354i bk10: 0a 3354i bk11: 0a 3355i bk12: 0a 3356i bk13: 0a 3356i bk14: 0a 3356i bk15: 0a 3356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.171335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3296 n_act=4 n_pre=0 n_req=28 n_rd=56 n_write=0 bw_util=0.03337
n_activity=193 dram_eff=0.5803
bk0: 0a 3357i bk1: 0a 3358i bk2: 0a 3358i bk3: 0a 3359i bk4: 20a 3291i bk5: 24a 3218i bk6: 8a 3209i bk7: 4a 3253i bk8: 0a 3354i bk9: 0a 3354i bk10: 0a 3354i bk11: 0a 3355i bk12: 0a 3355i bk13: 0a 3355i bk14: 0a 3355i bk15: 0a 3355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.220203
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3296 n_act=4 n_pre=0 n_req=28 n_rd=56 n_write=0 bw_util=0.03337
n_activity=189 dram_eff=0.5926
bk0: 0a 3356i bk1: 0a 3358i bk2: 0a 3358i bk3: 0a 3358i bk4: 20a 3286i bk5: 24a 3196i bk6: 8a 3256i bk7: 4a 3235i bk8: 0a 3352i bk9: 0a 3354i bk10: 0a 3355i bk11: 0a 3356i bk12: 0a 3356i bk13: 0a 3356i bk14: 0a 3356i bk15: 0a 3356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.237187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3296 n_act=4 n_pre=0 n_req=28 n_rd=56 n_write=0 bw_util=0.03337
n_activity=190 dram_eff=0.5895
bk0: 0a 3356i bk1: 0a 3357i bk2: 0a 3357i bk3: 0a 3358i bk4: 20a 3292i bk5: 24a 3224i bk6: 8a 3258i bk7: 4a 3220i bk8: 0a 3354i bk9: 0a 3354i bk10: 0a 3355i bk11: 0a 3356i bk12: 0a 3356i bk13: 0a 3356i bk14: 0a 3356i bk15: 0a 3356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.153159

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115, Miss = 16, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 188
L2_cache_bank[1]: Access = 99, Miss = 15, Miss_rate = 0.152, Pending_hits = 16, Reservation_fails = 116
L2_cache_bank[2]: Access = 94, Miss = 16, Miss_rate = 0.170, Pending_hits = 6, Reservation_fails = 120
L2_cache_bank[3]: Access = 119, Miss = 16, Miss_rate = 0.134, Pending_hits = 22, Reservation_fails = 200
L2_cache_bank[4]: Access = 94, Miss = 15, Miss_rate = 0.160, Pending_hits = 13, Reservation_fails = 112
L2_cache_bank[5]: Access = 108, Miss = 17, Miss_rate = 0.157, Pending_hits = 21, Reservation_fails = 97
L2_cache_bank[6]: Access = 84, Miss = 14, Miss_rate = 0.167, Pending_hits = 10, Reservation_fails = 130
L2_cache_bank[7]: Access = 90, Miss = 14, Miss_rate = 0.156, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[8]: Access = 89, Miss = 14, Miss_rate = 0.157, Pending_hits = 11, Reservation_fails = 78
L2_cache_bank[9]: Access = 80, Miss = 14, Miss_rate = 0.175, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 84, Miss = 14, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 85, Miss = 14, Miss_rate = 0.165, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1141
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.1569
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 1041
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 174
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 528
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 564
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=3419
icnt_total_pkts_simt_to_mem=2985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.0324
	minimum = 6
	maximum = 99
Network latency average = 16.7103
	minimum = 6
	maximum = 76
Slowest packet = 541
Flit latency average = 15.4233
	minimum = 6
	maximum = 72
Slowest flit = 4113
Fragmentation average = 0.0100789
	minimum = 0
	maximum = 16
Injected packet rate average = 0.0332358
	minimum = 0.0287063 (at node 6)
	maximum = 0.0467951 (at node 18)
Accepted packet rate average = 0.0332358
	minimum = 0.0287063 (at node 6)
	maximum = 0.0467951 (at node 18)
Injected flit rate average = 0.0932698
	minimum = 0.0751081 (at node 6)
	maximum = 0.163193 (at node 18)
Accepted flit rate average= 0.0932698
	minimum = 0.0861188 (at node 6)
	maximum = 0.110106 (at node 15)
Injected packet length average = 2.80631
Accepted packet length average = 2.80631
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0324 (1 samples)
	minimum = 6 (1 samples)
	maximum = 99 (1 samples)
Network latency average = 16.7103 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Flit latency average = 15.4233 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Fragmentation average = 0.0100789 (1 samples)
	minimum = 0 (1 samples)
	maximum = 16 (1 samples)
Injected packet rate average = 0.0332358 (1 samples)
	minimum = 0.0287063 (1 samples)
	maximum = 0.0467951 (1 samples)
Accepted packet rate average = 0.0332358 (1 samples)
	minimum = 0.0287063 (1 samples)
	maximum = 0.0467951 (1 samples)
Injected flit rate average = 0.0932698 (1 samples)
	minimum = 0.0751081 (1 samples)
	maximum = 0.163193 (1 samples)
Accepted flit rate average = 0.0932698 (1 samples)
	minimum = 0.0861188 (1 samples)
	maximum = 0.110106 (1 samples)
Injected packet size average = 2.80631 (1 samples)
Accepted packet size average = 2.80631 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 109781 (inst/sec)
gpgpu_simulation_rate = 847 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402f80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,2543)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,2543)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,2543)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,57,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (113,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (113,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (113,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (113,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (113,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (115,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (116,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (120,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (120,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (122,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (122,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (122,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (125,2543), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (125,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (126,2543), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (126,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (127,2543), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (128,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (129,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (129,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (131,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (133,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (139,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (140,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (143,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (148,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (152,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1004,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 1005
gpu_sim_insn = 85576
gpu_ipc =      85.1502
gpu_tot_sim_cycle = 3548
gpu_tot_sim_insn = 414920
gpu_tot_ipc =     116.9448
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1228
gpu_stall_icnt2sh    = 3877
gpu_total_sim_rate=138306

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8341
	L1I_total_cache_misses = 720
	L1I_total_cache_miss_rate = 0.0863
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 47, Miss_rate = 0.461, Pending_hits = 24, Reservation_fails = 204
	L1D_cache_core[1]: Access = 163, Miss = 64, Miss_rate = 0.393, Pending_hits = 28, Reservation_fails = 260
	L1D_cache_core[2]: Access = 112, Miss = 51, Miss_rate = 0.455, Pending_hits = 27, Reservation_fails = 337
	L1D_cache_core[3]: Access = 108, Miss = 49, Miss_rate = 0.454, Pending_hits = 27, Reservation_fails = 268
	L1D_cache_core[4]: Access = 104, Miss = 48, Miss_rate = 0.462, Pending_hits = 24, Reservation_fails = 375
	L1D_cache_core[5]: Access = 104, Miss = 48, Miss_rate = 0.462, Pending_hits = 24, Reservation_fails = 367
	L1D_cache_core[6]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 428
	L1D_cache_core[7]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 466
	L1D_cache_core[8]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 356
	L1D_cache_core[9]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 366
	L1D_cache_core[10]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 399
	L1D_cache_core[11]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 552
	L1D_cache_core[12]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 467
	L1D_cache_core[13]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 20, Reservation_fails = 700
	L1D_cache_core[14]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 706
	L1D_total_cache_accesses = 1557
	L1D_total_cache_misses = 703
	L1D_total_cache_miss_rate = 0.4515
	L1D_total_cache_pending_hits = 362
	L1D_total_cache_reservation_fails = 6251
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 1516
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4947
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7621
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 720
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
77, 77, 133, 98, 77, 77, 77, 77, 56, 21, 56, 21, 56, 21, 56, 21, 
gpgpu_n_tot_thrd_icount = 469408
gpgpu_n_tot_w_icount = 14669
gpgpu_n_stall_shd_mem = 7021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 506
gpgpu_n_mem_write_global = 574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 15168
gpgpu_n_store_insn = 5080
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 44224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7021
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7005	W0_Idle:34667	W0_Scoreboard:21651	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:151	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2240	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12278
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4048 {8:506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63920 {40:44,72:155,136:375,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68816 {136:506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4592 {8:574,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 568 
averagemflatency = 272 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 3547 
mrq_lat_table:75 	18 	7 	29 	23 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	602 	479 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	310 	310 	182 	292 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39 	282 	185 	15 	0 	0 	0 	130 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      1593      1591      1591      1622         0         0         0         0         0         0         0         0 
dram[1]:         0       866         0         0      1576      1587      1588      1609         0         0         0         0         0         0         0         0 
dram[2]:         0      1191         0         0      1575      1581      1606      1626         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1588      1581      1600      1642         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1612      1590      1607      1635         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1594      1585      1607      1619         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 10.000000 10.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000      -nan      -nan 10.000000 10.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 10.000000 12.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 183/27 = 6.777778
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10         5         4         0         0         0         0         0         0         0         0 
dram[1]:         0         2         0         0        10        10         6         4         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0        10        12         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12         5         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12         4         3         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12         4         2         0         0         0         0         0         0         0         0 
total reads: 183
min_bank_accesses = 0!
chip skew: 32/28 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3765         0    none      none        1817      1505      2438      1943    none      none      none      none      none      none      none      none  
dram[1]:     none           0    none      none        1833      1430      1824      1986    none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none        1416      1519      1761      1760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none        1655      1660      1883      1074    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1698      1534      2322       834    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1560      1613      1713      1242    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       559       386       534       454         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       566       384       568       465         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       456       448       397       513         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       467       479       455       519         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       510       481       509       526         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       458       446       486       497         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4614 n_act=6 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.02648
n_activity=321 dram_eff=0.3863
bk0: 2a 4666i bk1: 2a 4666i bk2: 0a 4682i bk3: 0a 4684i bk4: 20a 4617i bk5: 20a 4583i bk6: 10a 4563i bk7: 8a 4595i bk8: 0a 4679i bk9: 0a 4680i bk10: 0a 4680i bk11: 0a 4681i bk12: 0a 4682i bk13: 0a 4682i bk14: 0a 4682i bk15: 0a 4683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0427168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4613 n_act=5 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.02734
n_activity=301 dram_eff=0.4252
bk0: 0a 4682i bk1: 4a 4662i bk2: 0a 4681i bk3: 0a 4682i bk4: 20a 4621i bk5: 20a 4611i bk6: 12a 4580i bk7: 8a 4608i bk8: 0a 4681i bk9: 0a 4681i bk10: 0a 4681i bk11: 0a 4682i bk12: 0a 4682i bk13: 0a 4682i bk14: 0a 4682i bk15: 0a 4682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0205041
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4613 n_act=5 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.02734
n_activity=262 dram_eff=0.4885
bk0: 0a 4682i bk1: 2a 4666i bk2: 0a 4681i bk3: 0a 4684i bk4: 20a 4619i bk5: 24a 4559i bk6: 10a 4560i bk7: 8a 4564i bk8: 0a 4680i bk9: 0a 4680i bk10: 0a 4680i bk11: 0a 4681i bk12: 0a 4682i bk13: 0a 4682i bk14: 0a 4682i bk15: 0a 4682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.122811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4616 n_act=4 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.02648
n_activity=228 dram_eff=0.5439
bk0: 0a 4683i bk1: 0a 4684i bk2: 0a 4684i bk3: 0a 4685i bk4: 20a 4617i bk5: 24a 4544i bk6: 10a 4531i bk7: 8a 4569i bk8: 0a 4680i bk9: 0a 4680i bk10: 0a 4680i bk11: 0a 4681i bk12: 0a 4681i bk13: 0a 4681i bk14: 0a 4681i bk15: 0a 4681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.158052
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4620 n_act=4 n_pre=0 n_req=29 n_rd=58 n_write=0 bw_util=0.02478
n_activity=204 dram_eff=0.5686
bk0: 0a 4682i bk1: 0a 4684i bk2: 0a 4684i bk3: 0a 4684i bk4: 20a 4612i bk5: 24a 4522i bk6: 8a 4582i bk7: 6a 4557i bk8: 0a 4678i bk9: 0a 4680i bk10: 0a 4681i bk11: 0a 4682i bk12: 0a 4682i bk13: 0a 4682i bk14: 0a 4682i bk15: 0a 4682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.170013
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4622 n_act=4 n_pre=0 n_req=28 n_rd=56 n_write=0 bw_util=0.02392
n_activity=190 dram_eff=0.5895
bk0: 0a 4682i bk1: 0a 4683i bk2: 0a 4683i bk3: 0a 4684i bk4: 20a 4618i bk5: 24a 4550i bk6: 8a 4584i bk7: 4a 4546i bk8: 0a 4680i bk9: 0a 4680i bk10: 0a 4681i bk11: 0a 4682i bk12: 0a 4682i bk13: 0a 4682i bk14: 0a 4682i bk15: 0a 4682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.109782

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115, Miss = 16, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 188
L2_cache_bank[1]: Access = 99, Miss = 15, Miss_rate = 0.152, Pending_hits = 16, Reservation_fails = 116
L2_cache_bank[2]: Access = 94, Miss = 16, Miss_rate = 0.170, Pending_hits = 6, Reservation_fails = 120
L2_cache_bank[3]: Access = 119, Miss = 16, Miss_rate = 0.134, Pending_hits = 22, Reservation_fails = 200
L2_cache_bank[4]: Access = 94, Miss = 15, Miss_rate = 0.160, Pending_hits = 13, Reservation_fails = 112
L2_cache_bank[5]: Access = 108, Miss = 17, Miss_rate = 0.157, Pending_hits = 21, Reservation_fails = 97
L2_cache_bank[6]: Access = 95, Miss = 15, Miss_rate = 0.158, Pending_hits = 10, Reservation_fails = 130
L2_cache_bank[7]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[8]: Access = 89, Miss = 14, Miss_rate = 0.157, Pending_hits = 11, Reservation_fails = 78
L2_cache_bank[9]: Access = 81, Miss = 15, Miss_rate = 0.185, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 84, Miss = 14, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 85, Miss = 14, Miss_rate = 0.165, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1155
L2_total_cache_misses = 183
L2_total_cache_miss_rate = 0.1584
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 1041
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 528
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 574
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3449
icnt_total_pkts_simt_to_mem=3009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.42857
	minimum = 6
	maximum = 16
Network latency average = 7.42857
	minimum = 6
	maximum = 16
Slowest packet = 2289
Flit latency average = 7
	minimum = 6
	maximum = 12
Slowest flit = 6423
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00103188
	minimum = 0 (at node 0)
	maximum = 0.0139303 (at node 1)
Accepted packet rate average = 0.00103188
	minimum = 0 (at node 0)
	maximum = 0.0139303 (at node 1)
Injected flit rate average = 0.00199005
	minimum = 0 (at node 0)
	maximum = 0.0238806 (at node 1)
Accepted flit rate average= 0.00199005
	minimum = 0 (at node 0)
	maximum = 0.0298507 (at node 1)
Injected packet length average = 1.92857
Accepted packet length average = 1.92857
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7305 (2 samples)
	minimum = 6 (2 samples)
	maximum = 57.5 (2 samples)
Network latency average = 12.0695 (2 samples)
	minimum = 6 (2 samples)
	maximum = 46 (2 samples)
Flit latency average = 11.2117 (2 samples)
	minimum = 6 (2 samples)
	maximum = 42 (2 samples)
Fragmentation average = 0.00503944 (2 samples)
	minimum = 0 (2 samples)
	maximum = 8 (2 samples)
Injected packet rate average = 0.0171338 (2 samples)
	minimum = 0.0143531 (2 samples)
	maximum = 0.0303627 (2 samples)
Accepted packet rate average = 0.0171338 (2 samples)
	minimum = 0.0143531 (2 samples)
	maximum = 0.0303627 (2 samples)
Injected flit rate average = 0.0476299 (2 samples)
	minimum = 0.0375541 (2 samples)
	maximum = 0.0935368 (2 samples)
Accepted flit rate average = 0.0476299 (2 samples)
	minimum = 0.0430594 (2 samples)
	maximum = 0.0699785 (2 samples)
Injected packet size average = 2.77988 (2 samples)
Accepted packet size average = 2.77988 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 138306 (inst/sec)
gpgpu_simulation_rate = 1182 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404190 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,3548)
index 0, n 167772160
index 1, n 167772160
index 2, n 167772160
index 3, n 167772160
index 4, n 167772160
index 5, n 167772160
index 6, n 167772160
index 7, n 167772160
index 8, n 167772160
index 9, n 167772160
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1127,3548), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 4.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1128
gpu_sim_insn = 5430
gpu_ipc =       4.8138
gpu_tot_sim_cycle = 4676
gpu_tot_sim_insn = 420350
gpu_tot_ipc =      89.8952
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1228
gpu_stall_icnt2sh    = 3877
gpu_total_sim_rate=140116

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8485
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.0886
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 47, Miss_rate = 0.461, Pending_hits = 24, Reservation_fails = 204
	L1D_cache_core[1]: Access = 163, Miss = 64, Miss_rate = 0.393, Pending_hits = 28, Reservation_fails = 260
	L1D_cache_core[2]: Access = 112, Miss = 51, Miss_rate = 0.455, Pending_hits = 27, Reservation_fails = 337
	L1D_cache_core[3]: Access = 108, Miss = 49, Miss_rate = 0.454, Pending_hits = 27, Reservation_fails = 268
	L1D_cache_core[4]: Access = 113, Miss = 55, Miss_rate = 0.487, Pending_hits = 24, Reservation_fails = 375
	L1D_cache_core[5]: Access = 104, Miss = 48, Miss_rate = 0.462, Pending_hits = 24, Reservation_fails = 367
	L1D_cache_core[6]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 428
	L1D_cache_core[7]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 466
	L1D_cache_core[8]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 356
	L1D_cache_core[9]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 366
	L1D_cache_core[10]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 399
	L1D_cache_core[11]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 552
	L1D_cache_core[12]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 467
	L1D_cache_core[13]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 20, Reservation_fails = 700
	L1D_cache_core[14]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 706
	L1D_total_cache_accesses = 1566
	L1D_total_cache_misses = 710
	L1D_total_cache_miss_rate = 0.4534
	L1D_total_cache_pending_hits = 362
	L1D_total_cache_reservation_fails = 6251
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 1535
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4947
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1055
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1304
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7733
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
77, 77, 133, 98, 77, 77, 77, 77, 56, 21, 56, 21, 56, 21, 56, 21, 
gpgpu_n_tot_thrd_icount = 475584
gpgpu_n_tot_w_icount = 14862
gpgpu_n_stall_shd_mem = 7023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 6
gpgpu_n_mem_read_global = 507
gpgpu_n_mem_write_global = 575
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 15188
gpgpu_n_store_insn = 5110
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 44786
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7023
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7007	W0_Idle:36391	W0_Scoreboard:22016	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:151	W9:0	W10:33	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2240	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12438
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4056 {8:507,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63992 {40:44,72:156,136:375,}
traffic_breakdown_coretomem[INST_ACC_R] = 504 {8:63,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 432 {72:6,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68952 {136:507,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4600 {8:575,}
traffic_breakdown_memtocore[INST_ACC_R] = 8568 {136:63,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 48 {8:6,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 568 
averagemflatency = 272 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 4675 
mrq_lat_table:83 	18 	8 	32 	24 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	603 	486 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	321 	310 	182 	292 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40 	282 	185 	15 	0 	0 	0 	130 	444 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0        12         0         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      1593      1591      1591      1622         0         0         0         0         0         0         0         0 
dram[1]:       232       866         0         0      1576      1587      1588      1609         0         0         0         0         0         0         0         0 
dram[2]:       566      1191         0       931      1575      1581      1606      1626         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1588      1581      1600      1642         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1612      1590      1607      1635         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1594      1585      1607      1619         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 10.000000 10.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan 10.000000 10.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  2.500000      -nan  2.000000 10.000000  8.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 199/33 = 6.030303
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10         5         4         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0        10        10         6         4         0         0         0         0         0         0         0         0 
dram[2]:         1         3         0         1        10        14         5         5         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12         5         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12         4         3         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12         4         3         0         0         0         0         0         0         0         0 
total reads: 193
min_bank_accesses = 0!
chip skew: 39/29 = 1.34
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         1         0         2         0         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 6
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3765         0    none      none        1817      1505      2438      1943    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none        1833      1430      1824      1986    none      none      none      none      none      none      none      none  
dram[2]:          0       114    none         128      1416      1174      1761      1217    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none        1655      1660      1883      1074    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1698      1534      2322       834    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1560      1613      1713       963    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       559       386       534       454         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       566       384       568       465         0         0         0         0         0         0         0         0
dram[2]:          0       311         0       257       456       448       397       513         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       467       479       455       519         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       510       481       509       526         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       458       446       486       497         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6170 n_nop=6102 n_act=6 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.0201
n_activity=321 dram_eff=0.3863
bk0: 2a 6154i bk1: 2a 6154i bk2: 0a 6170i bk3: 0a 6172i bk4: 20a 6105i bk5: 20a 6071i bk6: 10a 6051i bk7: 8a 6083i bk8: 0a 6167i bk9: 0a 6168i bk10: 0a 6168i bk11: 0a 6169i bk12: 0a 6170i bk13: 0a 6170i bk14: 0a 6170i bk15: 0a 6171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0324149
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6170 n_nop=6096 n_act=6 n_pre=0 n_req=34 n_rd=68 n_write=0 bw_util=0.02204
n_activity=356 dram_eff=0.382
bk0: 4a 6150i bk1: 4a 6149i bk2: 0a 6168i bk3: 0a 6170i bk4: 20a 6109i bk5: 20a 6099i bk6: 12a 6068i bk7: 8a 6096i bk8: 0a 6169i bk9: 0a 6169i bk10: 0a 6169i bk11: 0a 6170i bk12: 0a 6170i bk13: 0a 6170i bk14: 0a 6170i bk15: 0a 6171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0155592
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6170 n_nop=6073 n_act=10 n_pre=3 n_req=45 n_rd=78 n_write=6 bw_util=0.02723
n_activity=422 dram_eff=0.3981
bk0: 2a 6155i bk1: 6a 6050i bk2: 0a 6167i bk3: 2a 6126i bk4: 20a 6106i bk5: 28a 5948i bk6: 10a 6047i bk7: 10a 5999i bk8: 0a 6166i bk9: 0a 6167i bk10: 0a 6168i bk11: 0a 6169i bk12: 0a 6171i bk13: 0a 6171i bk14: 0a 6172i bk15: 0a 6172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.141329
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6170 n_nop=6104 n_act=4 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.0201
n_activity=228 dram_eff=0.5439
bk0: 0a 6171i bk1: 0a 6172i bk2: 0a 6172i bk3: 0a 6173i bk4: 20a 6105i bk5: 24a 6032i bk6: 10a 6019i bk7: 8a 6057i bk8: 0a 6168i bk9: 0a 6168i bk10: 0a 6168i bk11: 0a 6169i bk12: 0a 6169i bk13: 0a 6169i bk14: 0a 6169i bk15: 0a 6169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.119935
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6170 n_nop=6108 n_act=4 n_pre=0 n_req=29 n_rd=58 n_write=0 bw_util=0.0188
n_activity=204 dram_eff=0.5686
bk0: 0a 6170i bk1: 0a 6172i bk2: 0a 6172i bk3: 0a 6172i bk4: 20a 6100i bk5: 24a 6010i bk6: 8a 6070i bk7: 6a 6045i bk8: 0a 6166i bk9: 0a 6168i bk10: 0a 6169i bk11: 0a 6170i bk12: 0a 6170i bk13: 0a 6170i bk14: 0a 6170i bk15: 0a 6170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.129011
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6170 n_nop=6108 n_act=4 n_pre=0 n_req=29 n_rd=58 n_write=0 bw_util=0.0188
n_activity=205 dram_eff=0.5659
bk0: 0a 6170i bk1: 0a 6171i bk2: 0a 6171i bk3: 0a 6172i bk4: 20a 6106i bk5: 24a 6038i bk6: 8a 6072i bk7: 6a 6030i bk8: 0a 6168i bk9: 0a 6168i bk10: 0a 6169i bk11: 0a 6170i bk12: 0a 6170i bk13: 0a 6170i bk14: 0a 6170i bk15: 0a 6170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0833063

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115, Miss = 16, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 188
L2_cache_bank[1]: Access = 99, Miss = 15, Miss_rate = 0.152, Pending_hits = 16, Reservation_fails = 116
L2_cache_bank[2]: Access = 96, Miss = 18, Miss_rate = 0.188, Pending_hits = 6, Reservation_fails = 120
L2_cache_bank[3]: Access = 119, Miss = 16, Miss_rate = 0.134, Pending_hits = 22, Reservation_fails = 200
L2_cache_bank[4]: Access = 95, Miss = 16, Miss_rate = 0.168, Pending_hits = 13, Reservation_fails = 112
L2_cache_bank[5]: Access = 114, Miss = 23, Miss_rate = 0.202, Pending_hits = 21, Reservation_fails = 97
L2_cache_bank[6]: Access = 95, Miss = 15, Miss_rate = 0.158, Pending_hits = 10, Reservation_fails = 130
L2_cache_bank[7]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[8]: Access = 89, Miss = 14, Miss_rate = 0.157, Pending_hits = 11, Reservation_fails = 78
L2_cache_bank[9]: Access = 81, Miss = 15, Miss_rate = 0.185, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 84, Miss = 14, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 87, Miss = 15, Miss_rate = 0.172, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1166
L2_total_cache_misses = 193
L2_total_cache_miss_rate = 0.1655
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 1041
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 528
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 575
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=3476
icnt_total_pkts_simt_to_mem=3034
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.95455
	minimum = 6
	maximum = 11
Network latency average = 7.63636
	minimum = 6
	maximum = 11
Slowest packet = 2311
Flit latency average = 6.30769
	minimum = 6
	maximum = 8
Slowest flit = 6494
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000722354
	minimum = 0 (at node 0)
	maximum = 0.00975177 (at node 4)
Accepted packet rate average = 0.000722354
	minimum = 0 (at node 0)
	maximum = 0.00975177 (at node 4)
Injected flit rate average = 0.00170738
	minimum = 0 (at node 0)
	maximum = 0.0221631 (at node 4)
Accepted flit rate average= 0.00170738
	minimum = 0 (at node 0)
	maximum = 0.0239362 (at node 4)
Injected packet length average = 2.36364
Accepted packet length average = 2.36364
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4718 (3 samples)
	minimum = 6 (3 samples)
	maximum = 42 (3 samples)
Network latency average = 10.5918 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.3333 (3 samples)
Flit latency average = 9.57701 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30.6667 (3 samples)
Fragmentation average = 0.00335963 (3 samples)
	minimum = 0 (3 samples)
	maximum = 5.33333 (3 samples)
Injected packet rate average = 0.0116633 (3 samples)
	minimum = 0.00956875 (3 samples)
	maximum = 0.0234924 (3 samples)
Accepted packet rate average = 0.0116633 (3 samples)
	minimum = 0.00956875 (3 samples)
	maximum = 0.0234924 (3 samples)
Injected flit rate average = 0.0323224 (3 samples)
	minimum = 0.025036 (3 samples)
	maximum = 0.0697456 (3 samples)
Accepted flit rate average = 0.0323224 (3 samples)
	minimum = 0.0287063 (3 samples)
	maximum = 0.054631 (3 samples)
Injected packet size average = 2.77129 (3 samples)
Accepted packet size average = 2.77129 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 140116 (inst/sec)
gpgpu_simulation_rate = 1558 (cycle/sec)
dw
0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000800 0.000800 0.000400 0.000800 0.001200 0.000800 0.000800 0.000400 0.000400 0.000800 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 0.001200 0.001200 0.000600 0.001200 0.001800 0.001200 0.001200 0.000600 0.000600 0.001200 0.000400 0.000400 0.000200 0.000400 0.000600 0.000400 0.000400 0.000200 0.000200 0.000400 
dx
0.000780 0.000880 0.000680 0.000760 0.000880 0.000740 0.000680 0.000720 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 0.000000 
db
0.200000 0.200000 0.100000 0.200000 0.300000 0.200000 0.200000 0.100000 0.100000 0.200000 
