Timing Analyzer report for cam
Mon Oct 27 23:53:07 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Timing Closure Recommendations
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'ov7670_pclk'
 13. Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Setup: 'clk_50'
 15. Hold: 'ov7670_pclk'
 16. Hold: 'clk_50'
 17. Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Recovery: 'clk_50'
 19. Removal: 'clk_50'
 20. Metastability Summary
 21. Board Trace Model Assignments
 22. Input Transition Times
 23. Signal Integrity Metrics (Slow 1200mv 85c Model)
 24. Setup Transfers
 25. Hold Transfers
 26. Recovery Transfers
 27. Removal Transfers
 28. Report TCCS
 29. Report RSKM
 30. Unconstrained Paths Summary
 31. Clock Status Summary
 32. Unconstrained Input Ports
 33. Unconstrained Output Ports
 34. Unconstrained Input Ports
 35. Unconstrained Output Ports
 36. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; cam                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Slow 1200mV 85C Model                                   ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 2.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  44.9%      ;
;     Processor 3            ;  42.0%      ;
;     Processor 4            ;  38.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk_50                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk_50 }                                               ;
; ov7670_pclk                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { ov7670_pclk }                                          ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Fmax Summary                                                                               ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 28.89 MHz  ; 28.89 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 115.61 MHz ; 115.61 MHz      ; ov7670_pclk                                          ;      ;
; 127.62 MHz ; 127.62 MHz      ; clk_50                                               ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Setup Summary                                                                 ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; ov7670_pclk                                          ; -7.650 ; -35419.346    ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.832 ; -3.832        ;
; clk_50                                               ; 12.164 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Hold Summary                                                                 ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; ov7670_pclk                                          ; 0.002 ; 0.000         ;
; clk_50                                               ; 0.358 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.362 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+---------------------------------+
; Recovery Summary                ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_50 ; 17.787 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Removal Summary                ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk_50 ; 1.445 ; 0.000         ;
+--------+-------+---------------+


+-------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                   ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; ov7670_pclk                                          ; -3.000 ; -9259.534     ;
; clk_50                                               ; 9.629  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.708 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'ov7670_pclk'                                                                                                                                                     ;
+--------+-------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.650 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[4]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 10.270     ;
; -7.595 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[3]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 10.215     ;
; -7.534 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[4]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 10.154     ;
; -7.525 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[2]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 10.145     ;
; -7.500 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[3]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 10.120     ;
; -7.489 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[4]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 10.109     ;
; -7.479 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[3]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 10.099     ;
; -7.474 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[4]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 10.094     ;
; -7.463 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[1]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 10.083     ;
; -7.409 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[2]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 10.029     ;
; -7.380 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[4]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.240      ; 9.638      ;
; -7.377 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[10] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 10.129     ;
; -7.366 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[3]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.240      ; 9.624      ;
; -7.347 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[1]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.967      ;
; -7.322 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[14] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 10.134     ;
; -7.294 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[15] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 10.106     ;
; -7.250 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[9]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 10.002     ;
; -7.245 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[8]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.997      ;
; -7.240 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[15] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 10.052     ;
; -7.231 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[10] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.983      ;
; -7.228 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[9]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.980      ;
; -7.223 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[3]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.843      ;
; -7.220 ; ov7670_capture:capture_inst|decim_h[6]          ; ov7670_capture:capture_inst|out_pix[4]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.840      ;
; -7.214 ; ov7670_capture:capture_inst|decim_h[6]          ; ov7670_capture:capture_inst|out_pix[9]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.966      ;
; -7.211 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[9]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.963      ;
; -7.197 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[4]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.817      ;
; -7.195 ; ov7670_capture:capture_inst|decim_h[6]          ; ov7670_capture:capture_inst|out_pix[10] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.947      ;
; -7.192 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[9]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.944      ;
; -7.192 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[10] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.944      ;
; -7.190 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[12] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 10.002     ;
; -7.173 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[10] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.925      ;
; -7.171 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[13] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.983      ;
; -7.164 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[10] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.318      ; 9.500      ;
; -7.146 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[2]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.766      ;
; -7.134 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[2]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.754      ;
; -7.118 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[7]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.870      ;
; -7.115 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[13] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.927      ;
; -7.115 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[3]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.735      ;
; -7.113 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[6]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.865      ;
; -7.112 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[14] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.924      ;
; -7.099 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[8]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.851      ;
; -7.098 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[15] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.910      ;
; -7.096 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[14] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.908      ;
; -7.096 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[7]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.848      ;
; -7.082 ; ov7670_capture:capture_inst|decim_h[6]          ; ov7670_capture:capture_inst|out_pix[7]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.834      ;
; -7.079 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[7]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.831      ;
; -7.068 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[9]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.318      ; 9.404      ;
; -7.063 ; ov7670_capture:capture_inst|decim_h[6]          ; ov7670_capture:capture_inst|out_pix[8]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.815      ;
; -7.061 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[15] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.378      ; 9.457      ;
; -7.060 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[7]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.812      ;
; -7.060 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[8]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.812      ;
; -7.050 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[14] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.862      ;
; -7.041 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[8]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.793      ;
; -7.032 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[8]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.318      ; 9.368      ;
; -7.032 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[9]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.784      ;
; -7.026 ; ov7670_capture:capture_inst|hpair_sum_prev~4188 ; ov7670_capture:capture_inst|out_pix[10] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.212      ; 9.256      ;
; -7.026 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[15] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.838      ;
; -7.018 ; ov7670_capture:capture_inst|hpair_sum_prev~2932 ; ov7670_capture:capture_inst|out_pix[10] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.268      ; 9.304      ;
; -7.014 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[0]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.634      ;
; -7.013 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[10] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.765      ;
; -7.010 ; ov7670_capture:capture_inst|decim_h[6]          ; ov7670_capture:capture_inst|out_pix[3]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.630      ;
; -7.002 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[0]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.622      ;
; -6.999 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[2]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.240      ; 9.257      ;
; -6.999 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[1]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.619      ;
; -6.991 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[0]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.611      ;
; -6.986 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[5]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.738      ;
; -6.985 ; ov7670_capture:capture_inst|decim_h[6]          ; ov7670_capture:capture_inst|out_pix[15] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.797      ;
; -6.983 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[11] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.795      ;
; -6.983 ; ov7670_capture:capture_inst|decim_h[0]          ; ov7670_capture:capture_inst|out_pix[1]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.603      ;
; -6.981 ; ov7670_capture:capture_inst|decim_h[6]          ; ov7670_capture:capture_inst|out_pix[14] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.793      ;
; -6.980 ; ov7670_capture:capture_inst|hpair_sum_prev~496  ; ov7670_capture:capture_inst|out_pix[3]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.234      ; 9.232      ;
; -6.980 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[12] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.792      ;
; -6.967 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[6]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.719      ;
; -6.964 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[12] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.776      ;
; -6.964 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[5]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.716      ;
; -6.961 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[13] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.773      ;
; -6.960 ; ov7670_capture:capture_inst|hpair_sum_prev~496  ; ov7670_capture:capture_inst|out_pix[4]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.234      ; 9.212      ;
; -6.958 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[14] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.770      ;
; -6.956 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[1]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.240      ; 9.214      ;
; -6.950 ; ov7670_capture:capture_inst|decim_h[6]          ; ov7670_capture:capture_inst|out_pix[5]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.702      ;
; -6.936 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[13] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.378      ; 9.332      ;
; -6.936 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[7]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.318      ; 9.272      ;
; -6.931 ; ov7670_capture:capture_inst|decim_h[6]          ; ov7670_capture:capture_inst|out_pix[6]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.683      ;
; -6.928 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[5]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.680      ;
; -6.928 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[15] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.740      ;
; -6.922 ; ov7670_capture:capture_inst|hpair_sum_prev~4562 ; ov7670_capture:capture_inst|out_pix[4]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.241      ; 9.181      ;
; -6.918 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[12] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.730      ;
; -6.917 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[14] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.378      ; 9.313      ;
; -6.909 ; ov7670_capture:capture_inst|decim_h[7]          ; ov7670_capture:capture_inst|out_pix[6]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.661      ;
; -6.901 ; ov7670_capture:capture_inst|decim_h[2]          ; ov7670_capture:capture_inst|out_pix[13] ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.794      ; 9.713      ;
; -6.900 ; ov7670_capture:capture_inst|decim_h[1]          ; ov7670_capture:capture_inst|out_pix[6]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.318      ; 9.236      ;
; -6.900 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[7]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.652      ;
; -6.894 ; ov7670_capture:capture_inst|hpair_sum_prev~4188 ; ov7670_capture:capture_inst|out_pix[8]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.212      ; 9.124      ;
; -6.886 ; ov7670_capture:capture_inst|hpair_sum_prev~2932 ; ov7670_capture:capture_inst|out_pix[8]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.268      ; 9.172      ;
; -6.881 ; ov7670_capture:capture_inst|decim_h[4]          ; ov7670_capture:capture_inst|out_pix[8]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.734      ; 9.633      ;
; -6.878 ; ov7670_capture:capture_inst|decim_h[6]          ; ov7670_capture:capture_inst|out_pix[1]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.498      ;
; -6.875 ; ov7670_capture:capture_inst|hpair_sum_prev~4188 ; ov7670_capture:capture_inst|out_pix[9]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.212      ; 9.105      ;
; -6.875 ; ov7670_capture:capture_inst|decim_h[3]          ; ov7670_capture:capture_inst|out_pix[0]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.602      ; 9.495      ;
; -6.871 ; ov7670_capture:capture_inst|hpair_sum_prev~1752 ; ov7670_capture:capture_inst|out_pix[4]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.223      ; 9.112      ;
; -6.867 ; ov7670_capture:capture_inst|hpair_sum_prev~4562 ; ov7670_capture:capture_inst|out_pix[3]  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.241      ; 9.126      ;
+--------+-------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+--------+----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.832 ; first_frame_captured                   ; frame_ready_sync1                          ; ov7670_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.958     ; 0.812      ;
; 5.384  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[2] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 34.545     ;
; 5.406  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[3] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 34.523     ;
; 5.540  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[5] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 34.389     ;
; 5.621  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[4] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 34.308     ;
; 5.667  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[7] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 34.262     ;
; 5.750  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[6] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 34.179     ;
; 6.354  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[2] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 33.133     ;
; 6.376  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[3] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 33.111     ;
; 6.510  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[5] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 32.977     ;
; 6.591  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[4] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 32.896     ;
; 6.637  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[7] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 32.850     ;
; 6.720  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[6] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 32.767     ;
; 6.943  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[6]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 33.418     ;
; 6.950  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[4]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 33.411     ;
; 7.115  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[3]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 32.845     ;
; 7.144  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[5]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 33.217     ;
; 7.261  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[7]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.363      ; 33.100     ;
; 7.777  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[2]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 32.183     ;
; 7.913  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[6]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 32.006     ;
; 7.920  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[4]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 31.999     ;
; 8.085  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[3]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.480     ; 31.433     ;
; 8.114  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[5]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 31.805     ;
; 8.215  ; rgb_to_hsv:rgb_to_hsv_inst|h_den[8]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 31.699     ;
; 8.215  ; rgb_to_hsv:rgb_to_hsv_inst|h_den[10]   ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 31.699     ;
; 8.231  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[7]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 31.688     ;
; 8.519  ; rgb_to_hsv:rgb_to_hsv_inst|h_den[7]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 31.395     ;
; 8.523  ; rgb_to_hsv:rgb_to_hsv_inst|h_den[9]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 31.391     ;
; 8.577  ; rgb_to_hsv:rgb_to_hsv_inst|h_num[15]   ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 31.341     ;
; 8.623  ; rgb_to_hsv:rgb_to_hsv_inst|h_den[3]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 31.296     ;
; 8.747  ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[2]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.480     ; 30.771     ;
; 8.859  ; rgb_to_hsv:rgb_to_hsv_inst|h_den[4]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 31.055     ;
; 9.178  ; rgb_to_hsv:rgb_to_hsv_inst|h_den[5]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 30.736     ;
; 9.252  ; rgb_to_hsv:rgb_to_hsv_inst|h_den[6]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 30.662     ;
; 9.591  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[2] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 29.896     ;
; 9.613  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[3] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 29.874     ;
; 9.747  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[5] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 29.740     ;
; 9.828  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[4] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 29.659     ;
; 9.865  ; rgb_to_hsv:rgb_to_hsv_inst|h_den[8]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 30.048     ;
; 9.865  ; rgb_to_hsv:rgb_to_hsv_inst|h_den[10]   ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 30.048     ;
; 9.874  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[7] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 29.613     ;
; 9.957  ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[6] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.511     ; 29.530     ;
; 10.169 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[7]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 29.744     ;
; 10.173 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[9]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 29.740     ;
; 10.227 ; rgb_to_hsv:rgb_to_hsv_inst|h_num[15]   ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 29.690     ;
; 10.253 ; rgb_to_hsv:rgb_to_hsv_inst|h_num[14]   ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 29.665     ;
; 10.273 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[3]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 29.645     ;
; 10.509 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[4]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 29.404     ;
; 10.828 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[5]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 29.085     ;
; 10.902 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[6]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 29.011     ;
; 11.150 ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[6]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 28.769     ;
; 11.157 ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[4]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 28.762     ;
; 11.322 ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[3]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.480     ; 28.196     ;
; 11.351 ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[5]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 28.568     ;
; 11.468 ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[7]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 28.451     ;
; 11.903 ; rgb_to_hsv:rgb_to_hsv_inst|h_num[14]   ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 28.014     ;
; 11.984 ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[2]  ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.480     ; 27.534     ;
; 12.139 ; rgb_to_hsv:rgb_to_hsv_inst|h_num[13]   ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 27.781     ;
; 12.485 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[8]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 27.428     ;
; 12.485 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[10]   ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 27.428     ;
; 12.789 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[7]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 27.124     ;
; 12.793 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[9]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 27.120     ;
; 12.847 ; rgb_to_hsv:rgb_to_hsv_inst|h_num[15]   ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 27.070     ;
; 12.893 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[3]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 27.025     ;
; 13.018 ; color_track_select[0]                  ; color_tracker:color_tracker_inst|h_min1[4] ; clk_50                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.186     ; 3.744      ;
; 13.111 ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[2] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 26.779     ;
; 13.129 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[4]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 26.784     ;
; 13.133 ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[3] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 26.757     ;
; 13.267 ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[5] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 26.623     ;
; 13.348 ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[4] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 26.542     ;
; 13.378 ; color_track_select[1]                  ; color_tracker:color_tracker_inst|h_min1[4] ; clk_50                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.186     ; 3.384      ;
; 13.394 ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[7] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 26.496     ;
; 13.436 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gx_abs[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.483     ;
; 13.436 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gx_abs[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.483     ;
; 13.436 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gx_abs[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.483     ;
; 13.436 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gx_abs[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.483     ;
; 13.436 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gx_abs[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.483     ;
; 13.436 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gx_abs[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.483     ;
; 13.436 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gx_abs[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.483     ;
; 13.436 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gx_abs[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.483     ;
; 13.436 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gx_abs[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.483     ;
; 13.436 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gx_abs[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.483     ;
; 13.436 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gx_abs[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.483     ;
; 13.448 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[5]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 26.465     ;
; 13.462 ; sobel_threshold_btn[1]                 ; sobel_3x3_gray8:sobel_inst|pixel_out[7]    ; clk_50                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.178     ; 3.308      ;
; 13.477 ; rgb_to_hsv:rgb_to_hsv_inst|delta_s1[6] ; rgb_to_hsv:rgb_to_hsv_inst|s_s2[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.108     ; 26.413     ;
; 13.522 ; rgb_to_hsv:rgb_to_hsv_inst|h_den[6]    ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 26.391     ;
; 13.682 ; sobel_threshold_btn[0]                 ; sobel_3x3_gray8:sobel_inst|pixel_out[7]    ; clk_50                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.179     ; 3.087      ;
; 13.789 ; rgb_to_hsv:rgb_to_hsv_inst|h_num[13]   ; rgb_to_hsv:rgb_to_hsv_inst|h_div_res[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 26.130     ;
; 13.792 ; sobel_threshold_btn[2]                 ; sobel_3x3_gray8:sobel_inst|pixel_out[7]    ; clk_50                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.178     ; 2.978      ;
; 13.805 ; color_track_select[0]                  ; color_tracker:color_tracker_inst|h_min1[7] ; clk_50                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.180     ; 2.963      ;
; 13.873 ; sobel_threshold_btn[3]                 ; sobel_3x3_gray8:sobel_inst|pixel_out[7]    ; clk_50                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.178     ; 2.897      ;
; 13.923 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gy_abs[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 25.997     ;
; 13.923 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gy_abs[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 25.997     ;
; 13.923 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gy_abs[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 25.997     ;
; 13.923 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gy_abs[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 25.997     ;
; 13.923 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gy_abs[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 25.997     ;
; 13.923 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gy_abs[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 25.997     ;
; 13.923 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gy_abs[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 25.997     ;
; 13.923 ; activeArea_delayed[2]                  ; sobel_3x3_gray8:sobel_inst|gy_abs[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 25.997     ;
+--------+----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk_50'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.164 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[0]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.753      ;
; 12.164 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[1]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.753      ;
; 12.164 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[2]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.753      ;
; 12.164 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[3]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.753      ;
; 12.164 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[4]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.753      ;
; 12.164 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[5]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.753      ;
; 12.164 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[6]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.753      ;
; 12.164 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[7]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.753      ;
; 12.164 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[8]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.753      ;
; 12.164 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[9]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.753      ;
; 12.167 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[0]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.750      ;
; 12.167 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[1]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.750      ;
; 12.167 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[2]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.750      ;
; 12.167 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[3]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.750      ;
; 12.167 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[4]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.750      ;
; 12.167 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[5]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.750      ;
; 12.167 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[6]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.750      ;
; 12.167 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[7]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.750      ;
; 12.167 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[8]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.750      ;
; 12.167 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[9]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.750      ;
; 12.197 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[10]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.721      ;
; 12.197 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[15]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.721      ;
; 12.197 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[11]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.721      ;
; 12.197 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[12]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.721      ;
; 12.197 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[13]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.721      ;
; 12.197 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[14]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.721      ;
; 12.197 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[16]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.721      ;
; 12.197 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[18]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.721      ;
; 12.197 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[17]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.721      ;
; 12.197 ; IR_RECEVER:ir_inst|count[3]                                                                                                                     ; IR_RECEVER:ir_inst|count[19]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.721      ;
; 12.200 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[10]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.718      ;
; 12.200 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[15]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.718      ;
; 12.200 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[11]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.718      ;
; 12.200 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[12]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.718      ;
; 12.200 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[13]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.718      ;
; 12.200 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[14]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.718      ;
; 12.200 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[16]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.718      ;
; 12.200 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[18]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.718      ;
; 12.200 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[17]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.718      ;
; 12.200 ; IR_RECEVER:ir_inst|count[0]                                                                                                                     ; IR_RECEVER:ir_inst|count[19]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.718      ;
; 12.363 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[0]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.554      ;
; 12.363 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[1]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.554      ;
; 12.363 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[2]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.554      ;
; 12.363 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[3]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.554      ;
; 12.363 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[4]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.554      ;
; 12.363 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[5]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.554      ;
; 12.363 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[6]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.554      ;
; 12.363 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[7]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.554      ;
; 12.363 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[8]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.554      ;
; 12.363 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[9]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.554      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[31] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[20] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[19] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[18] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[17] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[16] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[15] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[14] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[13] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[12] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[11] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[10] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.387 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.177      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[30] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[29] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[29] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[28] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[27] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[26] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[25] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[24] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[23] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[22] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[21] ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.390 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.434     ; 7.174      ;
; 12.396 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[10]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.522      ;
; 12.396 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[15]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.522      ;
; 12.396 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[11]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.522      ;
; 12.396 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[12]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.522      ;
; 12.396 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[13]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.522      ;
; 12.396 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[14]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.522      ;
; 12.396 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[16]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.522      ;
; 12.396 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[18]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.522      ;
; 12.396 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[17]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.522      ;
; 12.396 ; IR_RECEVER:ir_inst|count[1]                                                                                                                     ; IR_RECEVER:ir_inst|count[19]                                  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 7.522      ;
; 12.484 ; IR_RECEVER:ir_inst|count[2]                                                                                                                     ; IR_RECEVER:ir_inst|count[0]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.433      ;
; 12.484 ; IR_RECEVER:ir_inst|count[2]                                                                                                                     ; IR_RECEVER:ir_inst|count[1]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.433      ;
; 12.484 ; IR_RECEVER:ir_inst|count[2]                                                                                                                     ; IR_RECEVER:ir_inst|count[2]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.433      ;
; 12.484 ; IR_RECEVER:ir_inst|count[2]                                                                                                                     ; IR_RECEVER:ir_inst|count[3]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.433      ;
; 12.484 ; IR_RECEVER:ir_inst|count[2]                                                                                                                     ; IR_RECEVER:ir_inst|count[4]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.433      ;
; 12.484 ; IR_RECEVER:ir_inst|count[2]                                                                                                                     ; IR_RECEVER:ir_inst|count[5]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.433      ;
; 12.484 ; IR_RECEVER:ir_inst|count[2]                                                                                                                     ; IR_RECEVER:ir_inst|count[6]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.433      ;
; 12.484 ; IR_RECEVER:ir_inst|count[2]                                                                                                                     ; IR_RECEVER:ir_inst|count[7]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.433      ;
; 12.484 ; IR_RECEVER:ir_inst|count[2]                                                                                                                     ; IR_RECEVER:ir_inst|count[8]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.433      ;
; 12.484 ; IR_RECEVER:ir_inst|count[2]                                                                                                                     ; IR_RECEVER:ir_inst|count[9]                                   ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.433      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'ov7670_pclk'                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.002 ; btn_pressed_prev                          ; first_frame_captured                                                                                                         ; clk_50       ; ov7670_pclk ; 0.000        ; 1.322      ; 1.540      ;
; 0.161 ; btn_pressed                               ; first_frame_captured                                                                                                         ; clk_50       ; ov7670_pclk ; 0.000        ; 1.322      ; 1.699      ;
; 0.304 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|out_pix[14]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.114      ; 2.604      ;
; 0.338 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|out_pix[11]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.114      ; 2.638      ;
; 0.371 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|out_pix[7]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.052      ; 2.609      ;
; 0.374 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|out_pix[6]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.052      ; 2.612      ;
; 0.414 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|out_pix[5]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.052      ; 2.652      ;
; 0.440 ; ov7670_capture:capture_inst|line_parity   ; ov7670_capture:capture_inst|line_parity                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; ov7670_capture:capture_inst|byte_phase    ; ov7670_capture:capture_inst|byte_phase                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; ov7670_capture:capture_inst|have_p0       ; ov7670_capture:capture_inst|have_p0                                                                                          ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.674      ;
; 0.528 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|out_pix[8]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.052      ; 2.766      ;
; 0.571 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|out_pix[9]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.052      ; 2.809      ;
; 0.618 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|out_pix[15]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.114      ; 2.918      ;
; 0.642 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|out_pix[12]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.114      ; 2.942      ;
; 0.672 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|out_pix[13]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.114      ; 2.972      ;
; 0.681 ; ov7670_capture:capture_inst|decim_v[1]    ; ov7670_capture:capture_inst|decim_v[1]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.910      ;
; 0.681 ; ov7670_capture:capture_inst|decim_v[2]    ; ov7670_capture:capture_inst|decim_v[2]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.910      ;
; 0.681 ; ov7670_capture:capture_inst|src_v[1]      ; ov7670_capture:capture_inst|src_v[1]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.910      ;
; 0.681 ; ov7670_capture:capture_inst|src_v[2]      ; ov7670_capture:capture_inst|src_v[2]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.910      ;
; 0.682 ; ov7670_capture:capture_inst|decim_v[5]    ; ov7670_capture:capture_inst|decim_v[5]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.911      ;
; 0.683 ; ov7670_capture:capture_inst|src_v[7]      ; ov7670_capture:capture_inst|src_v[7]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.912      ;
; 0.684 ; ov7670_capture:capture_inst|src_v[8]      ; ov7670_capture:capture_inst|src_v[8]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.913      ;
; 0.685 ; ov7670_capture:capture_inst|src_v[6]      ; ov7670_capture:capture_inst|src_v[6]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.914      ;
; 0.686 ; ov7670_capture:capture_inst|decim_v[6]    ; ov7670_capture:capture_inst|decim_v[6]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.915      ;
; 0.686 ; ov7670_capture:capture_inst|src_v[4]      ; ov7670_capture:capture_inst|src_v[4]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.915      ;
; 0.691 ; ov7670_capture:capture_inst|pix16[7]      ; ov7670_capture:capture_inst|g6_p0[2]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.160     ; 0.717      ;
; 0.692 ; ov7670_capture:capture_inst|wr_addr[7]    ; ov7670_capture:capture_inst|wr_addr[7]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.921      ;
; 0.692 ; ov7670_capture:capture_inst|pix16[9]      ; ov7670_capture:capture_inst|g6_p0[4]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.160     ; 0.718      ;
; 0.693 ; ov7670_capture:capture_inst|wr_addr[3]    ; ov7670_capture:capture_inst|wr_addr[3]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; ov7670_capture:capture_inst|wr_addr[5]    ; ov7670_capture:capture_inst|wr_addr[5]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; ov7670_capture:capture_inst|wr_addr[11]   ; ov7670_capture:capture_inst|wr_addr[11]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; ov7670_capture:capture_inst|pix16[6]      ; ov7670_capture:capture_inst|g6_p0[1]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.160     ; 0.719      ;
; 0.693 ; ov7670_capture:capture_inst|pix16[5]      ; ov7670_capture:capture_inst|g6_p0[0]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.160     ; 0.719      ;
; 0.694 ; ov7670_capture:capture_inst|decim_v[3]    ; ov7670_capture:capture_inst|decim_v[3]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; ov7670_capture:capture_inst|decim_v[4]    ; ov7670_capture:capture_inst|decim_v[4]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.923      ;
; 0.695 ; ov7670_capture:capture_inst|wr_addr[9]    ; ov7670_capture:capture_inst|wr_addr[9]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; ov7670_capture:capture_inst|wr_addr[1]    ; ov7670_capture:capture_inst|wr_addr[1]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; ov7670_capture:capture_inst|src_v[5]      ; ov7670_capture:capture_inst|src_v[5]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; ov7670_capture:capture_inst|wr_addr[8]    ; ov7670_capture:capture_inst|wr_addr[8]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; ov7670_capture:capture_inst|decim_v[7]    ; ov7670_capture:capture_inst|decim_v[7]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; ov7670_capture:capture_inst|wr_addr[4]    ; ov7670_capture:capture_inst|wr_addr[4]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; ov7670_capture:capture_inst|wr_addr[6]    ; ov7670_capture:capture_inst|wr_addr[6]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; ov7670_capture:capture_inst|wr_addr[10]   ; ov7670_capture:capture_inst|wr_addr[10]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; ov7670_capture:capture_inst|decim_v[0]    ; ov7670_capture:capture_inst|decim_v[0]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; ov7670_capture:capture_inst|src_v[0]      ; ov7670_capture:capture_inst|src_v[0]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; ov7670_capture:capture_inst|wr_addr[2]    ; ov7670_capture:capture_inst|wr_addr[2]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; ov7670_capture:capture_inst|wr_addr[12]   ; ov7670_capture:capture_inst|wr_addr[12]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.928      ;
; 0.702 ; ov7670_capture:capture_inst|wr_addr[13]   ; ov7670_capture:capture_inst|wr_addr[13]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.931      ;
; 0.704 ; ov7670_capture:capture_inst|wr_addr[14]   ; ov7670_capture:capture_inst|wr_addr[14]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.933      ;
; 0.705 ; ov7670_capture:capture_inst|wr_addr[15]   ; ov7670_capture:capture_inst|wr_addr[15]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.934      ;
; 0.711 ; ov7670_capture:capture_inst|wr_addr[16]   ; ov7670_capture:capture_inst|wr_addr[16]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.940      ;
; 0.716 ; ov7670_capture:capture_inst|first_byte[0] ; ov7670_capture:capture_inst|pix16[8]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.052     ; 0.850      ;
; 0.718 ; ov7670_capture:capture_inst|first_byte[5] ; ov7670_capture:capture_inst|pix16[13]                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.052     ; 0.852      ;
; 0.722 ; ov7670_capture:capture_inst|wr_addr[0]    ; ov7670_capture:capture_inst|wr_addr[0]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.951      ;
; 0.745 ; ov7670_capture:capture_inst|first_byte[6] ; ov7670_capture:capture_inst|pix16[14]                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.052     ; 0.879      ;
; 0.750 ; ov7670_capture:capture_inst|first_byte[2] ; ov7670_capture:capture_inst|pix16[10]                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.052     ; 0.884      ;
; 0.752 ; ov7670_capture:capture_inst|pix16[13]     ; ov7670_capture:capture_inst|r5_p0[2]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.234     ; 0.704      ;
; 0.764 ; ov7670_capture:capture_inst|pix16[10]     ; ov7670_capture:capture_inst|g6_p0[5]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.234     ; 0.716      ;
; 0.783 ; ov7670_capture:capture_inst|decim_h[0]    ; ov7670_capture:capture_inst|out_pix[12]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.051      ; 3.020      ;
; 0.809 ; ov7670_capture:capture_inst|wr_addr[7]    ; ov7670_capture:capture_inst|wr_addr[8]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.244      ; 1.239      ;
; 0.829 ; ov7670_capture:capture_inst|wr_addr[6]    ; ov7670_capture:capture_inst|wr_addr[8]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.244      ; 1.259      ;
; 0.831 ; ov7670_capture:capture_inst|byte_phase    ; ov7670_capture:capture_inst|pix_valid                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.066      ;
; 0.832 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|out_pix[10]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.052      ; 3.070      ;
; 0.841 ; ov7670_capture:capture_inst|src_v[3]      ; ov7670_capture:capture_inst|src_v[3]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.070      ;
; 0.848 ; ov7670_capture:capture_inst|pix16[4]      ; ov7670_capture:capture_inst|b5_p0[4]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.160     ; 0.874      ;
; 0.848 ; ov7670_capture:capture_inst|pix16[0]      ; ov7670_capture:capture_inst|b5_p0[0]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.160     ; 0.874      ;
; 0.884 ; ov7670_capture:capture_inst|src_h[7]      ; ov7670_capture:capture_inst|src_h[4]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.118      ;
; 0.884 ; ov7670_capture:capture_inst|src_h[7]      ; ov7670_capture:capture_inst|src_h[5]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.118      ;
; 0.885 ; ov7670_capture:capture_inst|src_h[7]      ; ov7670_capture:capture_inst|src_h[8]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.119      ;
; 0.885 ; ov7670_capture:capture_inst|src_h[7]      ; ov7670_capture:capture_inst|src_h[7]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 1.119      ;
; 0.897 ; ov7670_capture:capture_inst|first_byte[3] ; ov7670_capture:capture_inst|pix16[11]                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.052     ; 1.031      ;
; 0.902 ; ov7670_capture:capture_inst|first_byte[4] ; ov7670_capture:capture_inst|pix16[12]                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.052     ; 1.036      ;
; 0.916 ; ov7670_capture:capture_inst|href_d        ; ov7670_capture:capture_inst|decim_h[8]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.149      ;
; 0.921 ; ov7670_capture:capture_inst|pix16[14]     ; ov7670_capture:capture_inst|r5_p0[3]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.234     ; 0.873      ;
; 0.921 ; ov7670_capture:capture_inst|pix16[11]     ; ov7670_capture:capture_inst|r5_p0[0]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.234     ; 0.873      ;
; 0.925 ; ov7670_capture:capture_inst|first_byte[7] ; ov7670_capture:capture_inst|pix16[15]                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.052     ; 1.059      ;
; 0.928 ; ov7670_capture:capture_inst|decim_h[5]    ; ov7670_capture:capture_inst|out_pix[11]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.051      ; 3.165      ;
; 0.930 ; ov7670_capture:capture_inst|wr_addr[7]    ; ov7670_capture:capture_inst|wr_addr[9]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.244      ; 1.360      ;
; 0.935 ; ov7670_capture:capture_inst|wr_addr[7]    ; ov7670_capture:capture_inst|wr_addr[10]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.244      ; 1.365      ;
; 0.936 ; ov7670_capture:capture_inst|wr_addr[5]    ; ov7670_capture:capture_inst|wr_addr[8]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.244      ; 1.366      ;
; 0.936 ; ov7670_capture:capture_inst|pix16[8]      ; ov7670_capture:capture_inst|g6_p0[3]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; -0.234     ; 0.888      ;
; 0.945 ; ov7670_capture:capture_inst|decim_h[2]    ; ov7670_capture:capture_inst|out_pix[12]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.051      ; 3.182      ;
; 0.947 ; ov7670_capture:capture_inst|wr_addr[5]    ; frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ram_block1a34~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.078      ; 1.247      ;
; 0.950 ; ov7670_capture:capture_inst|wr_addr[6]    ; ov7670_capture:capture_inst|wr_addr[9]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.244      ; 1.380      ;
; 0.955 ; ov7670_capture:capture_inst|wr_addr[4]    ; ov7670_capture:capture_inst|wr_addr[8]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.244      ; 1.385      ;
; 0.955 ; ov7670_capture:capture_inst|wr_addr[6]    ; ov7670_capture:capture_inst|wr_addr[10]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.244      ; 1.385      ;
; 0.967 ; ov7670_capture:capture_inst|wr_addr[12]   ; frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|ram_block1a82~porta_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.036      ; 1.225      ;
; 0.978 ; ov7670_capture:capture_inst|r5_p0[3]      ; ov7670_capture:capture_inst|out_pix[12]                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.177      ; 3.341      ;
; 0.980 ; ov7670_capture:capture_inst|decim_h[8]    ; ov7670_capture:capture_inst|decim_h[8]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.213      ;
; 0.994 ; ov7670_capture:capture_inst|src_v[1]      ; ov7670_capture:capture_inst|src_v[2]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.227      ;
; 0.995 ; ov7670_capture:capture_inst|decim_v[1]    ; ov7670_capture:capture_inst|decim_v[2]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.046      ; 1.227      ;
; 0.996 ; ov7670_capture:capture_inst|decim_v[5]    ; ov7670_capture:capture_inst|decim_v[6]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.046      ; 1.228      ;
; 0.996 ; ov7670_capture:capture_inst|src_v[7]      ; ov7670_capture:capture_inst|src_v[8]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.229      ;
; 1.001 ; ov7670_capture:capture_inst|first_byte[1] ; ov7670_capture:capture_inst|pix16[9]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.123      ; 1.310      ;
; 1.003 ; ov7670_capture:capture_inst|src_v[0]      ; ov7670_capture:capture_inst|src_v[1]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.236      ;
; 1.004 ; ov7670_capture:capture_inst|decim_v[0]    ; ov7670_capture:capture_inst|decim_v[1]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.046      ; 1.236      ;
; 1.004 ; ov7670_capture:capture_inst|src_v[2]      ; ov7670_capture:capture_inst|src_v[3]                                                                                         ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.237      ;
; 1.005 ; ov7670_capture:capture_inst|decim_v[2]    ; ov7670_capture:capture_inst|decim_v[3]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.046      ; 1.237      ;
; 1.005 ; ov7670_capture:capture_inst|wr_addr[3]    ; ov7670_capture:capture_inst|wr_addr[4]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.240      ;
; 1.005 ; ov7670_capture:capture_inst|wr_addr[5]    ; ov7670_capture:capture_inst|wr_addr[6]                                                                                       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.240      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk_50'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|address[0] ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50       ; clk_50      ; 0.000        ; 0.441      ; 1.021      ;
; 0.361 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|address[4] ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50       ; clk_50      ; 0.000        ; 0.441      ; 1.024      ;
; 0.363 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|address[2] ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50       ; clk_50      ; 0.000        ; 0.441      ; 1.026      ;
; 0.372 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|address[3] ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50       ; clk_50      ; 0.000        ; 0.441      ; 1.035      ;
; 0.385 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|address[1] ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50       ; clk_50      ; 0.000        ; 0.441      ; 1.048      ;
; 0.393 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|address[6] ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50       ; clk_50      ; 0.000        ; 0.441      ; 1.056      ;
; 0.396 ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|address[7] ; ov7670_controller:camera_ctrl|ov7670_registers:reg_inst|altsyncram:WideOr0_rtl_0|altsyncram_n001:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50       ; clk_50      ; 0.000        ; 0.441      ; 1.059      ;
; 0.402 ; IR_RECEVER:ir_inst|data_valid                                      ; IR_RECEVER:ir_inst|data_valid                                                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IR_RECEVER:ir_inst|state.DATA_SPACE                                ; IR_RECEVER:ir_inst|state.DATA_SPACE                                                                                                             ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[3]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[3]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[1]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[1]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[6]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[6]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[2]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[2]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[4]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[4]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[5]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[5]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[7]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[7]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[0]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[0]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[31]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[31]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; IR_RECEVER:ir_inst|state.LEAD_SPACE                                ; IR_RECEVER:ir_inst|state.LEAD_SPACE                                                                                                             ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; IR_RECEVER:ir_inst|state.LEAD_MARK                                 ; IR_RECEVER:ir_inst|state.LEAD_MARK                                                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; btn_pressed                                                        ; btn_pressed                                                                                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.427 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[14]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[15]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; btn_counter[19]                                                    ; btn_counter[19]                                                                                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[29]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[30]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[21]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[22]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[7]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[8]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; IR_RECEVER:ir_inst|save_data[3]                                    ; IR_RECEVER:ir_inst|save_data[2]                                                                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; IR_RECEVER:ir_inst|save_data[11]                                   ; IR_RECEVER:ir_inst|save_data[10]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[22]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[23]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[15]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[16]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[4]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[5]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[3]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[4]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[27]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[28]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[20]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[21]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[19]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[20]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[3]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[4]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[12]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[13]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[7]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[8]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[5]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[6]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[26]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[27]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[17]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[18]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[10]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[11]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[6]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[7]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[4]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[5]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[24]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[25]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[13]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[14]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; IR_RECEVER:ir_inst|pre_data_save[1]                                ; IR_RECEVER:ir_inst|state.LEAD_MARK                                                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[8]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[9]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; IR_RECEVER:ir_inst|save_data[8]                                    ; IR_RECEVER:ir_inst|save_data[7]                                                                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[16]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[17]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.698      ;
; 0.435 ; IR_RECEVER:ir_inst|save_data[5]                                    ; IR_RECEVER:ir_inst|save_data[4]                                                                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[19]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[20]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; IR_RECEVER:ir_inst|save_data[2]                                    ; IR_RECEVER:ir_inst|save_data[1]                                                                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; IR_RECEVER:ir_inst|save_data[10]                                   ; IR_RECEVER:ir_inst|save_data[9]                                                                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; IR_RECEVER:ir_inst|save_data[13]                                   ; IR_RECEVER:ir_inst|save_data[12]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; IR_RECEVER:ir_inst|save_data[14]                                   ; IR_RECEVER:ir_inst|save_data[13]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; IR_RECEVER:ir_inst|save_data[15]                                   ; IR_RECEVER:ir_inst|save_data[14]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; IR_RECEVER:ir_inst|save_data[24]                                   ; IR_RECEVER:ir_inst|save_data[23]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[28]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[29]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[10]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[11]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.703      ;
; 0.439 ; IR_RECEVER:ir_inst|save_data[6]                                    ; IR_RECEVER:ir_inst|save_data[5]                                                                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.706      ;
; 0.443 ; IR_RECEVER:ir_inst|count[19]                                       ; IR_RECEVER:ir_inst|count[19]                                                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.710      ;
; 0.447 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[0]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[1]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.714      ;
; 0.450 ; IR_RECEVER:ir_inst|bit_counter[4]                                  ; IR_RECEVER:ir_inst|bit_counter[4]                                                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; IR_RECEVER:ir_inst|state.DATA_MARK                                 ; IR_RECEVER:ir_inst|state.DATA_SPACE                                                                                                             ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.718      ;
; 0.458 ; IR_RECEVER:ir_inst|save_data[19]                                   ; IR_RECEVER:ir_inst|save_data[18]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; IR_RECEVER:ir_inst|save_data[20]                                   ; IR_RECEVER:ir_inst|save_data[19]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; IR_RECEVER:ir_inst|save_data[21]                                   ; IR_RECEVER:ir_inst|save_data[20]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; IR_RECEVER:ir_inst|save_data[22]                                   ; IR_RECEVER:ir_inst|save_data[21]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.725      ;
; 0.459 ; IR_RECEVER:ir_inst|save_data[18]                                   ; IR_RECEVER:ir_inst|save_data[17]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.726      ;
; 0.463 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[1]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[2]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.730      ;
; 0.489 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[31]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|divider[0]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.756      ;
; 0.553 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[12]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[13]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[9]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[10]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[11]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[12]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.821      ;
; 0.582 ; btn_pressed                                                        ; btn_pressed_prev                                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.848      ;
; 0.594 ; IR_RECEVER:ir_inst|save_data[29]                                   ; IR_RECEVER:ir_inst|save_data[28]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.861      ;
; 0.594 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[6]       ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[7]                                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.861      ;
; 0.604 ; IR_RECEVER:ir_inst|save_data[7]                                    ; IR_RECEVER:ir_inst|save_data[6]                                                                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.871      ;
; 0.607 ; IR_RECEVER:ir_inst|save_data[1]                                    ; IR_RECEVER:ir_inst|save_data[0]                                                                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; IR_RECEVER:ir_inst|save_data[12]                                   ; IR_RECEVER:ir_inst|save_data[11]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; IR_RECEVER:ir_inst|save_data[27]                                   ; IR_RECEVER:ir_inst|save_data[26]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.874      ;
; 0.609 ; IR_RECEVER:ir_inst|save_data[4]                                    ; IR_RECEVER:ir_inst|save_data[3]                                                                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.876      ;
; 0.609 ; IR_RECEVER:ir_inst|save_data[9]                                    ; IR_RECEVER:ir_inst|save_data[8]                                                                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.876      ;
; 0.610 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[28]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[29]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.082      ; 0.878      ;
; 0.612 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[30]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|data_sr[31]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.879      ;
; 0.617 ; ir_down_pulse                                                      ; sobel_threshold_btn[0]                                                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.884      ;
; 0.617 ; btn_counter[5]                                                     ; btn_counter[5]                                                                                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.097      ; 0.900      ;
; 0.619 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[30]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[31]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.885      ;
; 0.620 ; IR_RECEVER:ir_inst|state.DATA_SPACE                                ; IR_RECEVER:ir_inst|state.PROCESS_DATA                                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.887      ;
; 0.620 ; btn_counter[1]                                                     ; btn_counter[1]                                                                                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.097      ; 0.903      ;
; 0.620 ; btn_counter[3]                                                     ; btn_counter[3]                                                                                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.097      ; 0.903      ;
; 0.621 ; IR_RECEVER:ir_inst|state.DATA_SPACE                                ; IR_RECEVER:ir_inst|state.DATA_MARK                                                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.888      ;
; 0.623 ; IR_RECEVER:ir_inst|save_data[23]                                   ; IR_RECEVER:ir_inst|save_data[22]                                                                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.890      ;
; 0.623 ; btn_counter[2]                                                     ; btn_counter[2]                                                                                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.097      ; 0.906      ;
; 0.623 ; btn_counter[4]                                                     ; btn_counter[4]                                                                                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.097      ; 0.906      ;
; 0.623 ; btn_counter[7]                                                     ; btn_counter[7]                                                                                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.097      ; 0.906      ;
; 0.623 ; btn_counter[9]                                                     ; btn_counter[9]                                                                                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.097      ; 0.906      ;
; 0.627 ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[20]      ; ov7670_controller:camera_ctrl|i2c_sender:i2c_inst|busy_sr[21]                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.081      ; 0.894      ;
; 0.628 ; btn_counter[8]                                                     ; btn_counter[8]                                                                                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.097      ; 0.911      ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.362 ; altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.025      ;
; 0.362 ; altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.026      ;
; 0.383 ; vga_enable_reg                                                                                             ; vga_enable_reg                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.669      ;
; 0.403 ; sobel_3x3_gray8:sobel_inst|wr_sel                                                                          ; sobel_3x3_gray8:sobel_inst|wr_sel                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.409 ; frame_ready_sync1                                                                                          ; frame_ready_sync2                                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.695      ;
; 0.423 ; vga_enable_reg                                                                                             ; bg_load_active_delayed[0]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.709      ;
; 0.428 ; rgb_to_hsv:rgb_to_hsv_inst|v_s4[2]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|v_s5[2]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; rgb_to_hsv:rgb_to_hsv_inst|v_s3[3]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|v_s4[3]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; rgb_to_hsv:rgb_to_hsv_inst|v_s4[4]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|v_s5[4]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; rgb_to_hsv:rgb_to_hsv_inst|s_s4[7]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|s_s5[7]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; rgb_to_hsv:rgb_to_hsv_inst|s_s4[6]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|s_s5[6]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; rdaddress_d1[1]                                                                                            ; rdaddress_d2[1]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.697      ;
; 0.428 ; rgb_to_hsv:rgb_to_hsv_inst|r_s1[6]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|r_s2[6]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; rdaddress_d1[16]                                                                                           ; rdaddress_d2[16]                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; rdaddress_d1[3]                                                                                            ; rdaddress_d2[3]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; rdaddress_d1[6]                                                                                            ; rdaddress_d2[6]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; rdaddress_d1[12]                                                                                           ; rdaddress_d2[12]                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; rgb_to_hsv:rgb_to_hsv_inst|v_s1[3]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|v_s2[3]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; rgb_to_hsv:rgb_to_hsv_inst|v_s4[5]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|v_s5[5]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; rgb_to_hsv:rgb_to_hsv_inst|v_s1[4]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|v_s2[4]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; rgb_to_hsv:rgb_to_hsv_inst|v_s3[6]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|v_s4[6]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; rgb_to_hsv:rgb_to_hsv_inst|g_s1[4]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|g_s2[4]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; rdaddress_d1[2]                                                                                            ; rdaddress_d2[2]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; rdaddress_d1[4]                                                                                            ; rdaddress_d2[4]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; rdaddress_d1[5]                                                                                            ; rdaddress_d2[5]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; rdaddress_d1[7]                                                                                            ; rdaddress_d2[7]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; rdaddress_d1[10]                                                                                           ; rdaddress_d2[10]                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; rdaddress_d1[11]                                                                                           ; rdaddress_d2[11]                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; rgb_to_hsv:rgb_to_hsv_inst|v_s1[5]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|v_s2[5]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; rgb_to_hsv:rgb_to_hsv_inst|v_s1[7]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|v_s2[7]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; rgb_to_hsv:rgb_to_hsv_inst|g_s1[3]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|g_s2[3]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; rdaddress_d1[8]                                                                                            ; rdaddress_d2[8]                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; rgb_to_hsv:rgb_to_hsv_inst|b_s1[5]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|b_s2[5]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; rgb_to_hsv:rgb_to_hsv_inst|r_s1[3]                                                                         ; rgb_to_hsv:rgb_to_hsv_inst|r_s2[3]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; vga_640:vga_inst|pixel_address[9]                                                                          ; frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|ram_block1a12~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.019      ;
; 0.434 ; gaussian_3x3_gray8:gaussian_gray_inst|l2_1[4]                                                              ; gaussian_3x3_gray8:gaussian_gray_inst|l2_2[4]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.701      ;
; 0.438 ; canny_3x3_gray8:canny_inst|window_valid_s3                                                                 ; canny_3x3_gray8:canny_inst|canny_ready                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.703      ;
; 0.441 ; vga_640:vga_inst|pixel_address[2]                                                                          ; frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.028      ;
; 0.441 ; altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; altshift_taps:bg_load_active_delayed_rtl_0|shift_taps_s6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.708      ;
; 0.451 ; adaptive_background:adaptive_bg_inst|live_pixel_p1[5]                                                      ; adaptive_background:adaptive_bg_inst|live_pixel_p2[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; adaptive_background:adaptive_bg_inst|live_pixel_p1[7]                                                      ; adaptive_background:adaptive_bg_inst|live_pixel_p2[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.718      ;
; 0.453 ; gaussian_3x3_gray8:gaussian_gray_inst|l2_0[6]                                                              ; gaussian_3x3_gray8:gaussian_gray_inst|l2_1[6]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; gaussian_3x3_gray8:gaussian_gray_inst|l2_1[5]                                                              ; gaussian_3x3_gray8:gaussian_gray_inst|l2_2[5]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; gaussian_3x3_gray8:gaussian_gray_inst|l1_0[4]                                                              ; gaussian_3x3_gray8:gaussian_gray_inst|l1_1[4]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; vga_640:vga_inst|pixel_address[4]                                                                          ; frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.041      ;
; 0.457 ; vga_640:vga_inst|Hcnt[6]                                                                                   ; vga_640:vga_inst|Hsync                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.725      ;
; 0.458 ; rgb_to_hsv:rgb_to_hsv_inst|cmax_s1[6]                                                                      ; rgb_to_hsv:rgb_to_hsv_inst|v_s1[6]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.725      ;
; 0.460 ; rgb_to_hsv:rgb_to_hsv_inst|valid_s4                                                                        ; rgb_to_hsv:rgb_to_hsv_inst|valid_s5                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.728      ;
; 0.473 ; vga_640:vga_inst|pixel_address[3]                                                                          ; frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.060      ;
; 0.478 ; sobel_3x3_gray8:sobel_inst|vsync_prev                                                                      ; sobel_3x3_gray8:sobel_inst|vpipe[1]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.744      ;
; 0.479 ; sobel_3x3_gray8:sobel_inst|vsync_prev                                                                      ; sobel_3x3_gray8:sobel_inst|vpipe[3]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.745      ;
; 0.481 ; sobel_3x3_gray8:sobel_inst|vsync_prev                                                                      ; sobel_3x3_gray8:sobel_inst|vpipe[4]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.747      ;
; 0.482 ; sobel_3x3_gray8:sobel_inst|vsync_prev                                                                      ; sobel_3x3_gray8:sobel_inst|vpipe[2]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.748      ;
; 0.485 ; vga_640:vga_inst|pixel_address[1]                                                                          ; frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.072      ;
; 0.531 ; vsync_prev_display                                                                                         ; canny_3x3_gray8:canny_inst|active_s2                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.796      ;
; 0.533 ; vsync_prev_display                                                                                         ; canny_3x3_gray8:canny_inst|col_s2[5]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.798      ;
; 0.535 ; bg_load_active_delayed[0]                                                                                  ; bg_load_active_delayed[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.821      ;
; 0.541 ; vsync_prev_display                                                                                         ; canny_3x3_gray8:canny_inst|col_s1[6]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.806      ;
; 0.543 ; vsync_prev_display                                                                                         ; canny_3x3_gray8:canny_inst|col_s2[6]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.808      ;
; 0.550 ; gray_value_delayed[5][2]                                                                                   ; gray_value_delayed[6][2]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.819      ;
; 0.551 ; rddata_delayed[6][0]                                                                                       ; rddata_delayed[7][0]                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; gray_value_delayed[5][7]                                                                                   ; gray_value_delayed[6][7]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; gray_value_delayed[3][7]                                                                                   ; gray_value_delayed[4][7]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; rddata_delayed[3][13]                                                                                      ; rddata_delayed[4][13]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; gray_value_delayed[6][1]                                                                                   ; gray_value_delayed[7][1]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; gray_value_delayed[1][1]                                                                                   ; gray_value_delayed[2][1]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; gray_value_delayed[4][0]                                                                                   ; gray_value_delayed[5][0]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; rgb_to_hsv:rgb_to_hsv_inst|v_out[7]                                                                        ; color_tracker:color_tracker_inst|v_match_s1                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; rddata_bg_delayed[1][4]                                                                                    ; rddata_bg_delayed[2][4]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; rddata_bg_delayed[1][2]                                                                                    ; rddata_bg_delayed[2][2]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; rddata_bg_delayed[0][2]                                                                                    ; rddata_bg_delayed[1][2]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; rddata_bg_delayed[1][0]                                                                                    ; rddata_bg_delayed[2][0]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.818      ;
; 0.551 ; rddata_bg_delayed[0][5]                                                                                    ; rddata_bg_delayed[1][5]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; rdaddress_delayed[0][14]                                                                                   ; rdaddress_delayed[1][14]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; rdaddress_delayed[0][4]                                                                                    ; rdaddress_delayed[1][4]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; rdaddress_d2[4]                                                                                            ; rdaddress_delayed[0][4]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; rdaddress_delayed[0][6]                                                                                    ; rdaddress_delayed[1][6]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.551 ; rdaddress_d2[6]                                                                                            ; rdaddress_delayed[0][6]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.552 ; sobel_3x3_gray8:sobel_inst|y_d3[2]                                                                         ; sobel_3x3_gray8:sobel_inst|y_d4[2]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; sobel_3x3_gray8:sobel_inst|y_d2[2]                                                                         ; sobel_3x3_gray8:sobel_inst|y_d3[2]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; sobel_3x3_gray8:sobel_inst|y_d3[1]                                                                         ; sobel_3x3_gray8:sobel_inst|y_d4[1]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; sobel_3x3_gray8:sobel_inst|x_d3[9]                                                                         ; sobel_3x3_gray8:sobel_inst|x_d4[9]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.818      ;
; 0.552 ; sobel_3x3_gray8:sobel_inst|y_d4[5]                                                                         ; sobel_3x3_gray8:sobel_inst|y_d5[5]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; sobel_3x3_gray8:sobel_inst|y_d2[7]                                                                         ; sobel_3x3_gray8:sobel_inst|y_d3[7]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; sobel_3x3_gray8:sobel_inst|y_d4[6]                                                                         ; sobel_3x3_gray8:sobel_inst|y_d5[6]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; rddata_delayed[3][3]                                                                                       ; rddata_delayed[4][3]                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.552 ; rddata_delayed[2][3]                                                                                       ; rddata_delayed[3][3]                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.552 ; rddata_delayed[5][2]                                                                                       ; rddata_delayed[6][2]                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; rddata_delayed[6][1]                                                                                       ; rddata_delayed[7][1]                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; rddata_delayed[5][8]                                                                                       ; rddata_delayed[6][8]                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; rddata_delayed[4][7]                                                                                       ; rddata_delayed[5][7]                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.552 ; rddata_delayed[6][5]                                                                                       ; rddata_delayed[7][5]                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; rddata_delayed[5][5]                                                                                       ; rddata_delayed[6][5]                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; rddata_delayed[3][5]                                                                                       ; rddata_delayed[4][5]                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; rddata_delayed[2][5]                                                                                       ; rddata_delayed[3][5]                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; rddata_delayed[1][15]                                                                                      ; rddata_delayed[2][15]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; rddata_delayed[0][15]                                                                                      ; rddata_delayed[1][15]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; gray_value_delayed[5][6]                                                                                   ; gray_value_delayed[6][6]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.552 ; rddata_delayed[2][14]                                                                                      ; rddata_delayed[3][14]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.552 ; rddata_delayed[1][14]                                                                                      ; rddata_delayed[2][14]                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk_50'                                                                                                                 ;
+--------+-------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.787 ; btn_pressed ; IR_RECEVER:ir_inst|state.DATA_SPACE   ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 2.133      ;
; 17.787 ; btn_pressed ; IR_RECEVER:ir_inst|state.DATA_MARK    ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 2.133      ;
; 17.787 ; btn_pressed ; IR_RECEVER:ir_inst|state.PROCESS_DATA ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 2.133      ;
; 17.787 ; btn_pressed ; IR_RECEVER:ir_inst|bit_counter[3]     ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 2.133      ;
; 17.787 ; btn_pressed ; IR_RECEVER:ir_inst|bit_counter[2]     ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 2.133      ;
; 17.787 ; btn_pressed ; IR_RECEVER:ir_inst|bit_counter[4]     ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 2.133      ;
; 17.787 ; btn_pressed ; IR_RECEVER:ir_inst|bit_counter[0]     ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 2.133      ;
; 17.787 ; btn_pressed ; IR_RECEVER:ir_inst|bit_counter[1]     ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 2.133      ;
; 17.800 ; btn_pressed ; IR_RECEVER:ir_inst|state.IDLE         ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.121      ;
; 17.800 ; btn_pressed ; IR_RECEVER:ir_inst|state.LEAD_SPACE   ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.121      ;
; 17.800 ; btn_pressed ; IR_RECEVER:ir_inst|state.LEAD_MARK    ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.121      ;
; 17.800 ; btn_pressed ; IR_RECEVER:ir_inst|pre_data_save[1]   ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.121      ;
; 17.830 ; btn_pressed ; IR_RECEVER:ir_inst|data_valid         ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 2.093      ;
; 17.830 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[2]   ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 2.093      ;
; 17.830 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[0]   ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 2.093      ;
; 17.830 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[3]   ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 2.093      ;
; 17.830 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[4]   ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 2.093      ;
; 17.830 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[5]   ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 2.093      ;
; 17.830 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[7]   ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 2.093      ;
; 17.830 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[6]   ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 2.093      ;
; 17.830 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[1]   ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 2.093      ;
; 17.830 ; btn_pressed ; IR_RECEVER:ir_inst|pre_data_save[0]   ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 2.093      ;
; 17.837 ; btn_pressed ; IR_RECEVER:ir_inst|count[10]          ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.084      ;
; 17.837 ; btn_pressed ; IR_RECEVER:ir_inst|count[15]          ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.084      ;
; 17.837 ; btn_pressed ; IR_RECEVER:ir_inst|count[11]          ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.084      ;
; 17.837 ; btn_pressed ; IR_RECEVER:ir_inst|count[12]          ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.084      ;
; 17.837 ; btn_pressed ; IR_RECEVER:ir_inst|count[13]          ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.084      ;
; 17.837 ; btn_pressed ; IR_RECEVER:ir_inst|count[14]          ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.084      ;
; 17.837 ; btn_pressed ; IR_RECEVER:ir_inst|count[16]          ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.084      ;
; 17.837 ; btn_pressed ; IR_RECEVER:ir_inst|count[18]          ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.084      ;
; 17.837 ; btn_pressed ; IR_RECEVER:ir_inst|count[17]          ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.084      ;
; 17.837 ; btn_pressed ; IR_RECEVER:ir_inst|count[19]          ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.084      ;
; 18.094 ; btn_pressed ; IR_RECEVER:ir_inst|count[0]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 1.826      ;
; 18.094 ; btn_pressed ; IR_RECEVER:ir_inst|count[1]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 1.826      ;
; 18.094 ; btn_pressed ; IR_RECEVER:ir_inst|count[2]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 1.826      ;
; 18.094 ; btn_pressed ; IR_RECEVER:ir_inst|count[3]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 1.826      ;
; 18.094 ; btn_pressed ; IR_RECEVER:ir_inst|count[4]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 1.826      ;
; 18.094 ; btn_pressed ; IR_RECEVER:ir_inst|count[5]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 1.826      ;
; 18.094 ; btn_pressed ; IR_RECEVER:ir_inst|count[6]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 1.826      ;
; 18.094 ; btn_pressed ; IR_RECEVER:ir_inst|count[7]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 1.826      ;
; 18.094 ; btn_pressed ; IR_RECEVER:ir_inst|count[8]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 1.826      ;
; 18.094 ; btn_pressed ; IR_RECEVER:ir_inst|count[9]           ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 1.826      ;
+--------+-------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk_50'                                                                                                                 ;
+-------+-------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.445 ; btn_pressed ; IR_RECEVER:ir_inst|count[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 1.714      ;
; 1.445 ; btn_pressed ; IR_RECEVER:ir_inst|count[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 1.714      ;
; 1.445 ; btn_pressed ; IR_RECEVER:ir_inst|count[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 1.714      ;
; 1.445 ; btn_pressed ; IR_RECEVER:ir_inst|count[3]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 1.714      ;
; 1.445 ; btn_pressed ; IR_RECEVER:ir_inst|count[4]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 1.714      ;
; 1.445 ; btn_pressed ; IR_RECEVER:ir_inst|count[5]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 1.714      ;
; 1.445 ; btn_pressed ; IR_RECEVER:ir_inst|count[6]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 1.714      ;
; 1.445 ; btn_pressed ; IR_RECEVER:ir_inst|count[7]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 1.714      ;
; 1.445 ; btn_pressed ; IR_RECEVER:ir_inst|count[8]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 1.714      ;
; 1.445 ; btn_pressed ; IR_RECEVER:ir_inst|count[9]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 1.714      ;
; 1.697 ; btn_pressed ; IR_RECEVER:ir_inst|count[10]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 1.967      ;
; 1.697 ; btn_pressed ; IR_RECEVER:ir_inst|count[15]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 1.967      ;
; 1.697 ; btn_pressed ; IR_RECEVER:ir_inst|count[11]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 1.967      ;
; 1.697 ; btn_pressed ; IR_RECEVER:ir_inst|count[12]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 1.967      ;
; 1.697 ; btn_pressed ; IR_RECEVER:ir_inst|count[13]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 1.967      ;
; 1.697 ; btn_pressed ; IR_RECEVER:ir_inst|count[14]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 1.967      ;
; 1.697 ; btn_pressed ; IR_RECEVER:ir_inst|count[16]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 1.967      ;
; 1.697 ; btn_pressed ; IR_RECEVER:ir_inst|count[18]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 1.967      ;
; 1.697 ; btn_pressed ; IR_RECEVER:ir_inst|count[17]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 1.967      ;
; 1.697 ; btn_pressed ; IR_RECEVER:ir_inst|count[19]          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 1.967      ;
; 1.702 ; btn_pressed ; IR_RECEVER:ir_inst|data_valid         ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.974      ;
; 1.702 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[2]   ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.974      ;
; 1.702 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[0]   ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.974      ;
; 1.702 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[3]   ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.974      ;
; 1.702 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[4]   ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.974      ;
; 1.702 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[5]   ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.974      ;
; 1.702 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[7]   ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.974      ;
; 1.702 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[6]   ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.974      ;
; 1.702 ; btn_pressed ; IR_RECEVER:ir_inst|captured_code[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.974      ;
; 1.702 ; btn_pressed ; IR_RECEVER:ir_inst|pre_data_save[0]   ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.974      ;
; 1.733 ; btn_pressed ; IR_RECEVER:ir_inst|state.IDLE         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.002      ;
; 1.733 ; btn_pressed ; IR_RECEVER:ir_inst|state.LEAD_SPACE   ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.002      ;
; 1.733 ; btn_pressed ; IR_RECEVER:ir_inst|state.LEAD_MARK    ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.002      ;
; 1.733 ; btn_pressed ; IR_RECEVER:ir_inst|pre_data_save[1]   ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.002      ;
; 1.740 ; btn_pressed ; IR_RECEVER:ir_inst|state.DATA_SPACE   ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.009      ;
; 1.740 ; btn_pressed ; IR_RECEVER:ir_inst|state.DATA_MARK    ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.009      ;
; 1.740 ; btn_pressed ; IR_RECEVER:ir_inst|state.PROCESS_DATA ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.009      ;
; 1.740 ; btn_pressed ; IR_RECEVER:ir_inst|bit_counter[3]     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.009      ;
; 1.740 ; btn_pressed ; IR_RECEVER:ir_inst|bit_counter[2]     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.009      ;
; 1.740 ; btn_pressed ; IR_RECEVER:ir_inst|bit_counter[4]     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.009      ;
; 1.740 ; btn_pressed ; IR_RECEVER:ir_inst|bit_counter[0]     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.009      ;
; 1.740 ; btn_pressed ; IR_RECEVER:ir_inst|bit_counter[1]     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 2.009      ;
+-------+-------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


-------------------------
; Metastability Summary ;
-------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 117.145 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_config_finished ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blank_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_sync_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_xclk         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_sioc         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_pwdn         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_reset        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_siod         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ov7670_siod             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_resend              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ir_rx                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_vsync            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_pclk             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_href             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blank_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_sync_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_xclk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_sioc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_pwdn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_reset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_siod         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_50                                               ; clk_50                                               ; 6857         ; 0        ; 0        ; 0        ;
; clk_50                                               ; ov7670_pclk                                          ; 2            ; 0        ; 0        ; 0        ;
; ov7670_pclk                                          ; ov7670_pclk                                          ; 223342       ; 0        ; 0        ; 0        ;
; clk_50                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 23           ; 0        ; 0        ; 0        ;
; ov7670_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1            ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_50                                               ; clk_50                                               ; 6857         ; 0        ; 0        ; 0        ;
; clk_50                                               ; ov7670_pclk                                          ; 2            ; 0        ; 0        ; 0        ;
; ov7670_pclk                                          ; ov7670_pclk                                          ; 223342       ; 0        ; 0        ; 0        ;
; clk_50                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 23           ; 0        ; 0        ; 0        ;
; ov7670_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1            ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 42       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 42       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 6299  ; 6299 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 437   ; 437  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_50                                               ; clk_50                                               ; Base      ; Constrained ;
; ov7670_pclk                                          ; ov7670_pclk                                          ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; btn_resend     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ir_rx          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; led_config_finished ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_sioc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_siod         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_xclk         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blank_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; btn_resend     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ir_rx          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; led_config_finished ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_sioc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_siod         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_xclk         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blank_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Oct 27 23:52:55 2025
Info: Command: quartus_sta cam -c cam
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 10 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cam.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ov7670_pclk ov7670_pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.650          -35419.346 ov7670_pclk 
    Info (332119):    -3.832              -3.832 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.164               0.000 clk_50 
Info (332146): Worst-case hold slack is 0.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.002               0.000 ov7670_pclk 
    Info (332119):     0.358               0.000 clk_50 
    Info (332119):     0.362               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 17.787
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.787               0.000 clk_50 
Info (332146): Worst-case removal slack is 1.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.445               0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -9259.534 ov7670_pclk 
    Info (332119):     9.629               0.000 clk_50 
    Info (332119):    19.708               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 117.145 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5726 megabytes
    Info: Processing ended: Mon Oct 27 23:53:07 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:20


