# addsub-base

ZeLin Jin  (zj65)  
Qiangqiang Liu    (ql143)  

# Implementation of the full ALU

Firstly, I need to create ADD, SUB, AND, OR, SLL, SRA module.  

For one input, we need to calculate its ADD, SUB, ADD, OR, SLL, SRA result.  

Finally, I am gonna to use a 3 bits mux to select the result we need



 
