
FRA421_Project_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a910  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015ec  0800aba8  0800aba8  0001aba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c194  0800c194  000200e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c194  0800c194  0001c194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c19c  0800c19c  000200e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c19c  0800c19c  0001c19c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c1a0  0800c1a0  0001c1a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  24000000  0800c1a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000020  0800c1c4  00020020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000080  0800c224  00020080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000b5c  240000e0  0800c284  000200e0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  24000c3c  0800c284  00020c3c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001f4ae  00000000  00000000  0002010e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000035c0  00000000  00000000  0003f5bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001418  00000000  00000000  00042b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000012d8  00000000  00000000  00043f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003c21b  00000000  00000000  00045270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001b59d  00000000  00000000  0008148b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00186ca2  00000000  00000000  0009ca28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  002236ca  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005514  00000000  00000000  0022371c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000e0 	.word	0x240000e0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800ab90 	.word	0x0800ab90

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000e4 	.word	0x240000e4
 80002d4:	0800ab90 	.word	0x0800ab90

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b974 	b.w	80005d8 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468e      	mov	lr, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14d      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000316:	428a      	cmp	r2, r1
 8000318:	4694      	mov	ip, r2
 800031a:	d969      	bls.n	80003f0 <__udivmoddi4+0xe8>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b152      	cbz	r2, 8000338 <__udivmoddi4+0x30>
 8000322:	fa01 f302 	lsl.w	r3, r1, r2
 8000326:	f1c2 0120 	rsb	r1, r2, #32
 800032a:	fa20 f101 	lsr.w	r1, r0, r1
 800032e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000332:	ea41 0e03 	orr.w	lr, r1, r3
 8000336:	4094      	lsls	r4, r2
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	0c21      	lsrs	r1, r4, #16
 800033e:	fbbe f6f8 	udiv	r6, lr, r8
 8000342:	fa1f f78c 	uxth.w	r7, ip
 8000346:	fb08 e316 	mls	r3, r8, r6, lr
 800034a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800034e:	fb06 f107 	mul.w	r1, r6, r7
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f106 30ff 	add.w	r0, r6, #4294967295
 800035e:	f080 811f 	bcs.w	80005a0 <__udivmoddi4+0x298>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 811c 	bls.w	80005a0 <__udivmoddi4+0x298>
 8000368:	3e02      	subs	r6, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a5b      	subs	r3, r3, r1
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb3 f0f8 	udiv	r0, r3, r8
 8000374:	fb08 3310 	mls	r3, r8, r0, r3
 8000378:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800037c:	fb00 f707 	mul.w	r7, r0, r7
 8000380:	42a7      	cmp	r7, r4
 8000382:	d90a      	bls.n	800039a <__udivmoddi4+0x92>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 33ff 	add.w	r3, r0, #4294967295
 800038c:	f080 810a 	bcs.w	80005a4 <__udivmoddi4+0x29c>
 8000390:	42a7      	cmp	r7, r4
 8000392:	f240 8107 	bls.w	80005a4 <__udivmoddi4+0x29c>
 8000396:	4464      	add	r4, ip
 8000398:	3802      	subs	r0, #2
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	1be4      	subs	r4, r4, r7
 80003a0:	2600      	movs	r6, #0
 80003a2:	b11d      	cbz	r5, 80003ac <__udivmoddi4+0xa4>
 80003a4:	40d4      	lsrs	r4, r2
 80003a6:	2300      	movs	r3, #0
 80003a8:	e9c5 4300 	strd	r4, r3, [r5]
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d909      	bls.n	80003ca <__udivmoddi4+0xc2>
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	f000 80ef 	beq.w	800059a <__udivmoddi4+0x292>
 80003bc:	2600      	movs	r6, #0
 80003be:	e9c5 0100 	strd	r0, r1, [r5]
 80003c2:	4630      	mov	r0, r6
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	fab3 f683 	clz	r6, r3
 80003ce:	2e00      	cmp	r6, #0
 80003d0:	d14a      	bne.n	8000468 <__udivmoddi4+0x160>
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xd4>
 80003d6:	4282      	cmp	r2, r0
 80003d8:	f200 80f9 	bhi.w	80005ce <__udivmoddi4+0x2c6>
 80003dc:	1a84      	subs	r4, r0, r2
 80003de:	eb61 0303 	sbc.w	r3, r1, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	469e      	mov	lr, r3
 80003e6:	2d00      	cmp	r5, #0
 80003e8:	d0e0      	beq.n	80003ac <__udivmoddi4+0xa4>
 80003ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ee:	e7dd      	b.n	80003ac <__udivmoddi4+0xa4>
 80003f0:	b902      	cbnz	r2, 80003f4 <__udivmoddi4+0xec>
 80003f2:	deff      	udf	#255	; 0xff
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	f040 8092 	bne.w	8000522 <__udivmoddi4+0x21a>
 80003fe:	eba1 010c 	sub.w	r1, r1, ip
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2601      	movs	r6, #1
 800040c:	0c20      	lsrs	r0, r4, #16
 800040e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000412:	fb07 1113 	mls	r1, r7, r3, r1
 8000416:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800041a:	fb0e f003 	mul.w	r0, lr, r3
 800041e:	4288      	cmp	r0, r1
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x12c>
 8000422:	eb1c 0101 	adds.w	r1, ip, r1
 8000426:	f103 38ff 	add.w	r8, r3, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x12a>
 800042c:	4288      	cmp	r0, r1
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2c0>
 8000432:	4643      	mov	r3, r8
 8000434:	1a09      	subs	r1, r1, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb1 f0f7 	udiv	r0, r1, r7
 800043c:	fb07 1110 	mls	r1, r7, r0, r1
 8000440:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x156>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 31ff 	add.w	r1, r0, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x154>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 800045c:	4608      	mov	r0, r1
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000466:	e79c      	b.n	80003a2 <__udivmoddi4+0x9a>
 8000468:	f1c6 0720 	rsb	r7, r6, #32
 800046c:	40b3      	lsls	r3, r6
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa20 f407 	lsr.w	r4, r0, r7
 800047a:	fa01 f306 	lsl.w	r3, r1, r6
 800047e:	431c      	orrs	r4, r3
 8000480:	40f9      	lsrs	r1, r7
 8000482:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000486:	fa00 f306 	lsl.w	r3, r0, r6
 800048a:	fbb1 f8f9 	udiv	r8, r1, r9
 800048e:	0c20      	lsrs	r0, r4, #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fb09 1118 	mls	r1, r9, r8, r1
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	fb08 f00e 	mul.w	r0, r8, lr
 80004a0:	4288      	cmp	r0, r1
 80004a2:	fa02 f206 	lsl.w	r2, r2, r6
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b8>
 80004a8:	eb1c 0101 	adds.w	r1, ip, r1
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2bc>
 80004b4:	4288      	cmp	r0, r1
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2bc>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4461      	add	r1, ip
 80004c0:	1a09      	subs	r1, r1, r0
 80004c2:	b2a4      	uxth	r4, r4
 80004c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c8:	fb09 1110 	mls	r1, r9, r0, r1
 80004cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80004d4:	458e      	cmp	lr, r1
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1e2>
 80004d8:	eb1c 0101 	adds.w	r1, ip, r1
 80004dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2b4>
 80004e2:	458e      	cmp	lr, r1
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2b4>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4461      	add	r1, ip
 80004ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ee:	fba0 9402 	umull	r9, r4, r0, r2
 80004f2:	eba1 010e 	sub.w	r1, r1, lr
 80004f6:	42a1      	cmp	r1, r4
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46a6      	mov	lr, r4
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x2a4>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x2a0>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x212>
 8000502:	ebb3 0208 	subs.w	r2, r3, r8
 8000506:	eb61 010e 	sbc.w	r1, r1, lr
 800050a:	fa01 f707 	lsl.w	r7, r1, r7
 800050e:	fa22 f306 	lsr.w	r3, r2, r6
 8000512:	40f1      	lsrs	r1, r6
 8000514:	431f      	orrs	r7, r3
 8000516:	e9c5 7100 	strd	r7, r1, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	40d8      	lsrs	r0, r3
 8000528:	fa0c fc02 	lsl.w	ip, ip, r2
 800052c:	fa21 f303 	lsr.w	r3, r1, r3
 8000530:	4091      	lsls	r1, r2
 8000532:	4301      	orrs	r1, r0
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000540:	fb07 3610 	mls	r6, r7, r0, r3
 8000544:	0c0b      	lsrs	r3, r1, #16
 8000546:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800054a:	fb00 f60e 	mul.w	r6, r0, lr
 800054e:	429e      	cmp	r6, r3
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x260>
 8000556:	eb1c 0303 	adds.w	r3, ip, r3
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b8>
 8000560:	429e      	cmp	r6, r3
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b8>
 8000564:	3802      	subs	r0, #2
 8000566:	4463      	add	r3, ip
 8000568:	1b9b      	subs	r3, r3, r6
 800056a:	b289      	uxth	r1, r1
 800056c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000570:	fb07 3316 	mls	r3, r7, r6, r3
 8000574:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000578:	fb06 f30e 	mul.w	r3, r6, lr
 800057c:	428b      	cmp	r3, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x28a>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f106 38ff 	add.w	r8, r6, #4294967295
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 800058a:	428b      	cmp	r3, r1
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800058e:	3e02      	subs	r6, #2
 8000590:	4461      	add	r1, ip
 8000592:	1ac9      	subs	r1, r1, r3
 8000594:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0x104>
 800059a:	462e      	mov	r6, r5
 800059c:	4628      	mov	r0, r5
 800059e:	e705      	b.n	80003ac <__udivmoddi4+0xa4>
 80005a0:	4606      	mov	r6, r0
 80005a2:	e6e3      	b.n	800036c <__udivmoddi4+0x64>
 80005a4:	4618      	mov	r0, r3
 80005a6:	e6f8      	b.n	800039a <__udivmoddi4+0x92>
 80005a8:	454b      	cmp	r3, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f8>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005b4:	3801      	subs	r0, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f8>
 80005b8:	4646      	mov	r6, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x28a>
 80005bc:	4620      	mov	r0, r4
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1e2>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x260>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b8>
 80005c8:	3b02      	subs	r3, #2
 80005ca:	4461      	add	r1, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x12c>
 80005ce:	4630      	mov	r0, r6
 80005d0:	e709      	b.n	80003e6 <__udivmoddi4+0xde>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x156>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <YUGIOH_card_copy>:
		ptrRFID->action = 0;
		RFID_Clear_Card_Bufffer(ptrRFID);
	}
}

void YUGIOH_card_copy(YUGIOH_Card *src, YUGIOH_Card *dst) {
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
 80005e4:	6039      	str	r1, [r7, #0]
	dst->cardData = src->cardData;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	689a      	ldr	r2, [r3, #8]
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	609a      	str	r2, [r3, #8]
	dst->cardSignature = src->cardSignature;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	781a      	ldrb	r2, [r3, #0]
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	701a      	strb	r2, [r3, #0]
	dst->cardState = src->cardState;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	789a      	ldrb	r2, [r3, #2]
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	709a      	strb	r2, [r3, #2]
	dst->cardType = src->cardType;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	785a      	ldrb	r2, [r3, #1]
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	705a      	strb	r2, [r3, #1]
	dst->cardLevel = src->cardLevel;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	78da      	ldrb	r2, [r3, #3]
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	70da      	strb	r2, [r3, #3]
	dst->cardAtk = src->cardAtk;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	791a      	ldrb	r2, [r3, #4]
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	711a      	strb	r2, [r3, #4]
	dst->cardDef = src->cardDef;
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	795a      	ldrb	r2, [r3, #5]
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	715a      	strb	r2, [r3, #5]
	dst->actionPositon = src->actionPositon;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	799a      	ldrb	r2, [r3, #6]
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	719a      	strb	r2, [r3, #6]
}
 8000626:	bf00      	nop
 8000628:	370c      	adds	r7, #12
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr

08000632 <RFID_Clear_Card_Bufffer>:
void RFID_Clear_Card_Bufffer(RFID *rfid) {
 8000632:	b580      	push	{r7, lr}
 8000634:	b088      	sub	sp, #32
 8000636:	af00      	add	r7, sp, #0
 8000638:	6078      	str	r0, [r7, #4]
	YUGIOH_Card buffCard = { 0 };
 800063a:	f107 030c 	add.w	r3, r7, #12
 800063e:	2200      	movs	r2, #0
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	605a      	str	r2, [r3, #4]
 8000644:	609a      	str	r2, [r3, #8]
	YUGIOH_Card *ptrYUGIOHCard = rfid->bufferCard;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	3314      	adds	r3, #20
 800064a:	61fb      	str	r3, [r7, #28]
	for (uint8_t i = 0; i < CARD_BUFF_LEN; ++i) {
 800064c:	2300      	movs	r3, #0
 800064e:	76fb      	strb	r3, [r7, #27]
 8000650:	e00b      	b.n	800066a <RFID_Clear_Card_Bufffer+0x38>
		YUGIOH_card_copy(&buffCard, ptrYUGIOHCard);
 8000652:	f107 030c 	add.w	r3, r7, #12
 8000656:	69f9      	ldr	r1, [r7, #28]
 8000658:	4618      	mov	r0, r3
 800065a:	f7ff ffbf 	bl	80005dc <YUGIOH_card_copy>
		ptrYUGIOHCard++;
 800065e:	69fb      	ldr	r3, [r7, #28]
 8000660:	330c      	adds	r3, #12
 8000662:	61fb      	str	r3, [r7, #28]
	for (uint8_t i = 0; i < CARD_BUFF_LEN; ++i) {
 8000664:	7efb      	ldrb	r3, [r7, #27]
 8000666:	3301      	adds	r3, #1
 8000668:	76fb      	strb	r3, [r7, #27]
 800066a:	7efb      	ldrb	r3, [r7, #27]
 800066c:	2b03      	cmp	r3, #3
 800066e:	d9f0      	bls.n	8000652 <RFID_Clear_Card_Bufffer+0x20>
	}
}
 8000670:	bf00      	nop
 8000672:	bf00      	nop
 8000674:	3720      	adds	r7, #32
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}

0800067a <YUGIOH_Clear_Card_Bufffer_Player>:
	card->cardLevel = archive_yugioh_card_level[idx];
	card->cardAtk = archive_yugioh_card_atk[idx];
	card->cardDef = archive_yugioh_card_def[idx];
}

void YUGIOH_Clear_Card_Bufffer_Player(Player *player) {
 800067a:	b580      	push	{r7, lr}
 800067c:	b088      	sub	sp, #32
 800067e:	af00      	add	r7, sp, #0
 8000680:	6078      	str	r0, [r7, #4]
	YUGIOH_Card buffCard = { 0 };
 8000682:	f107 030c 	add.w	r3, r7, #12
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	605a      	str	r2, [r3, #4]
 800068c:	609a      	str	r2, [r3, #8]
	YUGIOH_Card *ptrYUGIOHCard = player->ChainBuffer;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8000694:	61fb      	str	r3, [r7, #28]
	for (uint8_t i = 0; i < CHAIN_BUFF_LEN; ++i) {
 8000696:	2300      	movs	r3, #0
 8000698:	76fb      	strb	r3, [r7, #27]
 800069a:	e00b      	b.n	80006b4 <YUGIOH_Clear_Card_Bufffer_Player+0x3a>
		YUGIOH_card_copy(&buffCard, ptrYUGIOHCard);
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	69f9      	ldr	r1, [r7, #28]
 80006a2:	4618      	mov	r0, r3
 80006a4:	f7ff ff9a 	bl	80005dc <YUGIOH_card_copy>
		ptrYUGIOHCard++;
 80006a8:	69fb      	ldr	r3, [r7, #28]
 80006aa:	330c      	adds	r3, #12
 80006ac:	61fb      	str	r3, [r7, #28]
	for (uint8_t i = 0; i < CHAIN_BUFF_LEN; ++i) {
 80006ae:	7efb      	ldrb	r3, [r7, #27]
 80006b0:	3301      	adds	r3, #1
 80006b2:	76fb      	strb	r3, [r7, #27]
 80006b4:	7efb      	ldrb	r3, [r7, #27]
 80006b6:	2b05      	cmp	r3, #5
 80006b8:	d9f0      	bls.n	800069c <YUGIOH_Clear_Card_Bufffer_Player+0x22>
	}
}
 80006ba:	bf00      	nop
 80006bc:	bf00      	nop
 80006be:	3720      	adds	r7, #32
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}

080006c4 <YUGIOH_card_Buffer_Update_Player>:

void YUGIOH_card_Buffer_Update_Player(Player *player) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b086      	sub	sp, #24
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
	// Buffer Card src
	YUGIOH_Card *ptrYugiohCard_Buffer_src = player->ChainBuffer;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80006d2:	617b      	str	r3, [r7, #20]
	ptrYugiohCard_Buffer_src = &player->ChainBuffer[CHAIN_BUFF_LEN - 2];
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80006da:	617b      	str	r3, [r7, #20]
	// Buffer Card dst
	YUGIOH_Card *ptrYugiohCard_Buffer_dst = player->ChainBuffer;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80006e2:	613b      	str	r3, [r7, #16]
	ptrYugiohCard_Buffer_dst = &player->ChainBuffer[CHAIN_BUFF_LEN - 1];
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80006ea:	613b      	str	r3, [r7, #16]
	for (int i = CHAIN_BUFF_LEN; i >= 1; i--) {
 80006ec:	2306      	movs	r3, #6
 80006ee:	60fb      	str	r3, [r7, #12]
 80006f0:	e00c      	b.n	800070c <YUGIOH_card_Buffer_Update_Player+0x48>
		YUGIOH_card_copy(ptrYugiohCard_Buffer_src, ptrYugiohCard_Buffer_dst);
 80006f2:	6939      	ldr	r1, [r7, #16]
 80006f4:	6978      	ldr	r0, [r7, #20]
 80006f6:	f7ff ff71 	bl	80005dc <YUGIOH_card_copy>
		ptrYugiohCard_Buffer_src--;
 80006fa:	697b      	ldr	r3, [r7, #20]
 80006fc:	3b0c      	subs	r3, #12
 80006fe:	617b      	str	r3, [r7, #20]
		ptrYugiohCard_Buffer_dst--;
 8000700:	693b      	ldr	r3, [r7, #16]
 8000702:	3b0c      	subs	r3, #12
 8000704:	613b      	str	r3, [r7, #16]
	for (int i = CHAIN_BUFF_LEN; i >= 1; i--) {
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	3b01      	subs	r3, #1
 800070a:	60fb      	str	r3, [r7, #12]
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	2b00      	cmp	r3, #0
 8000710:	dcef      	bgt.n	80006f2 <YUGIOH_card_Buffer_Update_Player+0x2e>
	}
}
 8000712:	bf00      	nop
 8000714:	bf00      	nop
 8000716:	3718      	adds	r7, #24
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <GAME_PLAY_Management>:


void GAME_PLAY_Management(RFIDHandle *RFIDmain, State_game *state_game) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b08a      	sub	sp, #40	; 0x28
 8000720:	af04      	add	r7, sp, #16
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	6039      	str	r1, [r7, #0]

	Player *ptrPlayer1 = state_game->player;
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	3304      	adds	r3, #4
 800072a:	617b      	str	r3, [r7, #20]
	Player *ptrPlayer2 = state_game->player;
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	3304      	adds	r3, #4
 8000730:	613b      	str	r3, [r7, #16]

	ptrPlayer1 = &state_game->player[0];
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	3304      	adds	r3, #4
 8000736:	617b      	str	r3, [r7, #20]
	ptrPlayer2 = &state_game->player[1];
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 800073e:	613b      	str	r3, [r7, #16]

	enum _player_state {
		ready, first_player, second_player
	} player_state;
	player_state = state_game->player_state;
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	f893 332c 	ldrb.w	r3, [r3, #812]	; 0x32c
 8000746:	73fb      	strb	r3, [r7, #15]

	switch (player_state) {
 8000748:	7bfb      	ldrb	r3, [r7, #15]
 800074a:	2b02      	cmp	r3, #2
 800074c:	f000 8122 	beq.w	8000994 <GAME_PLAY_Management+0x278>
 8000750:	2b02      	cmp	r3, #2
 8000752:	f300 8124 	bgt.w	800099e <GAME_PLAY_Management+0x282>
 8000756:	2b00      	cmp	r3, #0
 8000758:	d003      	beq.n	8000762 <GAME_PLAY_Management+0x46>
 800075a:	2b01      	cmp	r3, #1
 800075c:	f000 8116 	beq.w	800098c <GAME_PLAY_Management+0x270>
		GAME_PLAY_Phase_Management(RFIDmain,state_game);
	case second_player:
		GAME_PLAY_Phase_Management(RFIDmain,state_game);
		break;
	}
}
 8000760:	e11d      	b.n	800099e <GAME_PLAY_Management+0x282>
		ST7735_WriteString(5, 5, "Player 2: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000762:	4b91      	ldr	r3, [pc, #580]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 8000764:	2200      	movs	r2, #0
 8000766:	9202      	str	r2, [sp, #8]
 8000768:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800076c:	9201      	str	r2, [sp, #4]
 800076e:	685a      	ldr	r2, [r3, #4]
 8000770:	9200      	str	r2, [sp, #0]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a8d      	ldr	r2, [pc, #564]	; (80009ac <GAME_PLAY_Management+0x290>)
 8000776:	2105      	movs	r1, #5
 8000778:	2005      	movs	r0, #5
 800077a:	f001 fa3e 	bl	8001bfa <ST7735_WriteString>
		ST7735_WriteString(0, 15, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800077e:	4b8a      	ldr	r3, [pc, #552]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 8000780:	2200      	movs	r2, #0
 8000782:	9202      	str	r2, [sp, #8]
 8000784:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000788:	9201      	str	r2, [sp, #4]
 800078a:	685a      	ldr	r2, [r3, #4]
 800078c:	9200      	str	r2, [sp, #0]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a87      	ldr	r2, [pc, #540]	; (80009b0 <GAME_PLAY_Management+0x294>)
 8000792:	210f      	movs	r1, #15
 8000794:	2000      	movs	r0, #0
 8000796:	f001 fa30 	bl	8001bfa <ST7735_WriteString>
		ST7735_WriteString(8, 35, "Hit button", Font_11x18, ST7735_MAGENTA, ST7735_BLACK);
 800079a:	4b86      	ldr	r3, [pc, #536]	; (80009b4 <GAME_PLAY_Management+0x298>)
 800079c:	2200      	movs	r2, #0
 800079e:	9202      	str	r2, [sp, #8]
 80007a0:	f64f 021f 	movw	r2, #63519	; 0xf81f
 80007a4:	9201      	str	r2, [sp, #4]
 80007a6:	685a      	ldr	r2, [r3, #4]
 80007a8:	9200      	str	r2, [sp, #0]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a82      	ldr	r2, [pc, #520]	; (80009b8 <GAME_PLAY_Management+0x29c>)
 80007ae:	2123      	movs	r1, #35	; 0x23
 80007b0:	2008      	movs	r0, #8
 80007b2:	f001 fa22 	bl	8001bfa <ST7735_WriteString>
		ST7735_WriteString(25, 60, "to DUEL", Font_11x18, ST7735_CYAN, ST7735_BLACK);
 80007b6:	4b7f      	ldr	r3, [pc, #508]	; (80009b4 <GAME_PLAY_Management+0x298>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	9202      	str	r2, [sp, #8]
 80007bc:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80007c0:	9201      	str	r2, [sp, #4]
 80007c2:	685a      	ldr	r2, [r3, #4]
 80007c4:	9200      	str	r2, [sp, #0]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a7c      	ldr	r2, [pc, #496]	; (80009bc <GAME_PLAY_Management+0x2a0>)
 80007ca:	213c      	movs	r1, #60	; 0x3c
 80007cc:	2019      	movs	r0, #25
 80007ce:	f001 fa14 	bl	8001bfa <ST7735_WriteString>
		ST7735_WriteString(0, 75, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80007d2:	4b75      	ldr	r3, [pc, #468]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	9202      	str	r2, [sp, #8]
 80007d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007dc:	9201      	str	r2, [sp, #4]
 80007de:	685a      	ldr	r2, [r3, #4]
 80007e0:	9200      	str	r2, [sp, #0]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a72      	ldr	r2, [pc, #456]	; (80009b0 <GAME_PLAY_Management+0x294>)
 80007e6:	214b      	movs	r1, #75	; 0x4b
 80007e8:	2000      	movs	r0, #0
 80007ea:	f001 fa06 	bl	8001bfa <ST7735_WriteString>
		ST7735_WriteString(0, 90, "Initial LP: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80007ee:	4b6e      	ldr	r3, [pc, #440]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	9202      	str	r2, [sp, #8]
 80007f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007f8:	9201      	str	r2, [sp, #4]
 80007fa:	685a      	ldr	r2, [r3, #4]
 80007fc:	9200      	str	r2, [sp, #0]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a6f      	ldr	r2, [pc, #444]	; (80009c0 <GAME_PLAY_Management+0x2a4>)
 8000802:	215a      	movs	r1, #90	; 0x5a
 8000804:	2000      	movs	r0, #0
 8000806:	f001 f9f8 	bl	8001bfa <ST7735_WriteString>
		ST7735_WriteString(93, 90, "4000", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800080a:	4b67      	ldr	r3, [pc, #412]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 800080c:	2200      	movs	r2, #0
 800080e:	9202      	str	r2, [sp, #8]
 8000810:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000814:	9201      	str	r2, [sp, #4]
 8000816:	685a      	ldr	r2, [r3, #4]
 8000818:	9200      	str	r2, [sp, #0]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a69      	ldr	r2, [pc, #420]	; (80009c4 <GAME_PLAY_Management+0x2a8>)
 800081e:	215a      	movs	r1, #90	; 0x5a
 8000820:	205d      	movs	r0, #93	; 0x5d
 8000822:	f001 f9ea 	bl	8001bfa <ST7735_WriteString>
		ST7735_WriteString(0, 105, "Initial Timer: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000826:	4b60      	ldr	r3, [pc, #384]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 8000828:	2200      	movs	r2, #0
 800082a:	9202      	str	r2, [sp, #8]
 800082c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000830:	9201      	str	r2, [sp, #4]
 8000832:	685a      	ldr	r2, [r3, #4]
 8000834:	9200      	str	r2, [sp, #0]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a63      	ldr	r2, [pc, #396]	; (80009c8 <GAME_PLAY_Management+0x2ac>)
 800083a:	2169      	movs	r1, #105	; 0x69
 800083c:	2000      	movs	r0, #0
 800083e:	f001 f9dc 	bl	8001bfa <ST7735_WriteString>
		ST7735_WriteString(100, 105, "180", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8000842:	4b59      	ldr	r3, [pc, #356]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 8000844:	2200      	movs	r2, #0
 8000846:	9202      	str	r2, [sp, #8]
 8000848:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800084c:	9201      	str	r2, [sp, #4]
 800084e:	685a      	ldr	r2, [r3, #4]
 8000850:	9200      	str	r2, [sp, #0]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a5d      	ldr	r2, [pc, #372]	; (80009cc <GAME_PLAY_Management+0x2b0>)
 8000856:	2169      	movs	r1, #105	; 0x69
 8000858:	2064      	movs	r0, #100	; 0x64
 800085a:	f001 f9ce 	bl	8001bfa <ST7735_WriteString>
		ST7735_WriteString1(5, 5, "Player 1: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800085e:	4b52      	ldr	r3, [pc, #328]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 8000860:	2200      	movs	r2, #0
 8000862:	9202      	str	r2, [sp, #8]
 8000864:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000868:	9201      	str	r2, [sp, #4]
 800086a:	685a      	ldr	r2, [r3, #4]
 800086c:	9200      	str	r2, [sp, #0]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a57      	ldr	r2, [pc, #348]	; (80009d0 <GAME_PLAY_Management+0x2b4>)
 8000872:	2105      	movs	r1, #5
 8000874:	2005      	movs	r0, #5
 8000876:	f001 fa0a 	bl	8001c8e <ST7735_WriteString1>
		ST7735_WriteString1(0, 15, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800087a:	4b4b      	ldr	r3, [pc, #300]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 800087c:	2200      	movs	r2, #0
 800087e:	9202      	str	r2, [sp, #8]
 8000880:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000884:	9201      	str	r2, [sp, #4]
 8000886:	685a      	ldr	r2, [r3, #4]
 8000888:	9200      	str	r2, [sp, #0]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a48      	ldr	r2, [pc, #288]	; (80009b0 <GAME_PLAY_Management+0x294>)
 800088e:	210f      	movs	r1, #15
 8000890:	2000      	movs	r0, #0
 8000892:	f001 f9fc 	bl	8001c8e <ST7735_WriteString1>
		ST7735_WriteString1(8, 35, "Hit button", Font_11x18, ST7735_MAGENTA, ST7735_BLACK);
 8000896:	4b47      	ldr	r3, [pc, #284]	; (80009b4 <GAME_PLAY_Management+0x298>)
 8000898:	2200      	movs	r2, #0
 800089a:	9202      	str	r2, [sp, #8]
 800089c:	f64f 021f 	movw	r2, #63519	; 0xf81f
 80008a0:	9201      	str	r2, [sp, #4]
 80008a2:	685a      	ldr	r2, [r3, #4]
 80008a4:	9200      	str	r2, [sp, #0]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a43      	ldr	r2, [pc, #268]	; (80009b8 <GAME_PLAY_Management+0x29c>)
 80008aa:	2123      	movs	r1, #35	; 0x23
 80008ac:	2008      	movs	r0, #8
 80008ae:	f001 f9ee 	bl	8001c8e <ST7735_WriteString1>
		ST7735_WriteString1(20, 60, "to DUEL", Font_11x18, ST7735_CYAN, ST7735_BLACK);
 80008b2:	4b40      	ldr	r3, [pc, #256]	; (80009b4 <GAME_PLAY_Management+0x298>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	9202      	str	r2, [sp, #8]
 80008b8:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80008bc:	9201      	str	r2, [sp, #4]
 80008be:	685a      	ldr	r2, [r3, #4]
 80008c0:	9200      	str	r2, [sp, #0]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a3d      	ldr	r2, [pc, #244]	; (80009bc <GAME_PLAY_Management+0x2a0>)
 80008c6:	213c      	movs	r1, #60	; 0x3c
 80008c8:	2014      	movs	r0, #20
 80008ca:	f001 f9e0 	bl	8001c8e <ST7735_WriteString1>
		ST7735_WriteString1(0, 75, "__________________", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80008ce:	4b36      	ldr	r3, [pc, #216]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	9202      	str	r2, [sp, #8]
 80008d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008d8:	9201      	str	r2, [sp, #4]
 80008da:	685a      	ldr	r2, [r3, #4]
 80008dc:	9200      	str	r2, [sp, #0]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a33      	ldr	r2, [pc, #204]	; (80009b0 <GAME_PLAY_Management+0x294>)
 80008e2:	214b      	movs	r1, #75	; 0x4b
 80008e4:	2000      	movs	r0, #0
 80008e6:	f001 f9d2 	bl	8001c8e <ST7735_WriteString1>
		ST7735_WriteString1(0, 90, "Initial LP: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80008ea:	4b2f      	ldr	r3, [pc, #188]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	9202      	str	r2, [sp, #8]
 80008f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008f4:	9201      	str	r2, [sp, #4]
 80008f6:	685a      	ldr	r2, [r3, #4]
 80008f8:	9200      	str	r2, [sp, #0]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a30      	ldr	r2, [pc, #192]	; (80009c0 <GAME_PLAY_Management+0x2a4>)
 80008fe:	215a      	movs	r1, #90	; 0x5a
 8000900:	2000      	movs	r0, #0
 8000902:	f001 f9c4 	bl	8001c8e <ST7735_WriteString1>
		ST7735_WriteString1(93, 90, "4000", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8000906:	4b28      	ldr	r3, [pc, #160]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 8000908:	2200      	movs	r2, #0
 800090a:	9202      	str	r2, [sp, #8]
 800090c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000910:	9201      	str	r2, [sp, #4]
 8000912:	685a      	ldr	r2, [r3, #4]
 8000914:	9200      	str	r2, [sp, #0]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a2a      	ldr	r2, [pc, #168]	; (80009c4 <GAME_PLAY_Management+0x2a8>)
 800091a:	215a      	movs	r1, #90	; 0x5a
 800091c:	205d      	movs	r0, #93	; 0x5d
 800091e:	f001 f9b6 	bl	8001c8e <ST7735_WriteString1>
		ST7735_WriteString1(0,105, "Initial Timer: ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8000922:	4b21      	ldr	r3, [pc, #132]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 8000924:	2200      	movs	r2, #0
 8000926:	9202      	str	r2, [sp, #8]
 8000928:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800092c:	9201      	str	r2, [sp, #4]
 800092e:	685a      	ldr	r2, [r3, #4]
 8000930:	9200      	str	r2, [sp, #0]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a24      	ldr	r2, [pc, #144]	; (80009c8 <GAME_PLAY_Management+0x2ac>)
 8000936:	2169      	movs	r1, #105	; 0x69
 8000938:	2000      	movs	r0, #0
 800093a:	f001 f9a8 	bl	8001c8e <ST7735_WriteString1>
		ST7735_WriteString1(100, 105, "180", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800093e:	4b1a      	ldr	r3, [pc, #104]	; (80009a8 <GAME_PLAY_Management+0x28c>)
 8000940:	2200      	movs	r2, #0
 8000942:	9202      	str	r2, [sp, #8]
 8000944:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000948:	9201      	str	r2, [sp, #4]
 800094a:	685a      	ldr	r2, [r3, #4]
 800094c:	9200      	str	r2, [sp, #0]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a1e      	ldr	r2, [pc, #120]	; (80009cc <GAME_PLAY_Management+0x2b0>)
 8000952:	2169      	movs	r1, #105	; 0x69
 8000954:	2064      	movs	r0, #100	; 0x64
 8000956:	f001 f99a 	bl	8001c8e <ST7735_WriteString1>
		if (HAL_GPIO_ReadPin(START_BUTTON_PORT, START_BUTTON_PIN)
 800095a:	2108      	movs	r1, #8
 800095c:	481d      	ldr	r0, [pc, #116]	; (80009d4 <GAME_PLAY_Management+0x2b8>)
 800095e:	f004 ffbd 	bl	80058dc <HAL_GPIO_ReadPin>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d10c      	bne.n	8000982 <GAME_PLAY_Management+0x266>
			ptrPlayer1->life_point = 4000;
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800096e:	801a      	strh	r2, [r3, #0]
			ptrPlayer2->life_point = 4000;
 8000970:	693b      	ldr	r3, [r7, #16]
 8000972:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000976:	801a      	strh	r2, [r3, #0]
			state_game->player_state = first_player;
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	2201      	movs	r2, #1
 800097c:	f883 232c 	strb.w	r2, [r3, #812]	; 0x32c
		break;
 8000980:	e00d      	b.n	800099e <GAME_PLAY_Management+0x282>
			state_game->test = 98;
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	2262      	movs	r2, #98	; 0x62
 8000986:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
		break;
 800098a:	e008      	b.n	800099e <GAME_PLAY_Management+0x282>
		GAME_PLAY_Phase_Management(RFIDmain,state_game);
 800098c:	6839      	ldr	r1, [r7, #0]
 800098e:	6878      	ldr	r0, [r7, #4]
 8000990:	f000 f822 	bl	80009d8 <GAME_PLAY_Phase_Management>
		GAME_PLAY_Phase_Management(RFIDmain,state_game);
 8000994:	6839      	ldr	r1, [r7, #0]
 8000996:	6878      	ldr	r0, [r7, #4]
 8000998:	f000 f81e 	bl	80009d8 <GAME_PLAY_Phase_Management>
		break;
 800099c:	bf00      	nop
}
 800099e:	bf00      	nop
 80009a0:	3718      	adds	r7, #24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	24000008 	.word	0x24000008
 80009ac:	0800aba8 	.word	0x0800aba8
 80009b0:	0800abb4 	.word	0x0800abb4
 80009b4:	24000010 	.word	0x24000010
 80009b8:	0800abc8 	.word	0x0800abc8
 80009bc:	0800abd4 	.word	0x0800abd4
 80009c0:	0800abdc 	.word	0x0800abdc
 80009c4:	0800abec 	.word	0x0800abec
 80009c8:	0800abf4 	.word	0x0800abf4
 80009cc:	0800ac04 	.word	0x0800ac04
 80009d0:	0800ac08 	.word	0x0800ac08
 80009d4:	58020000 	.word	0x58020000

080009d8 <GAME_PLAY_Phase_Management>:

void GAME_PLAY_Phase_Management(RFIDHandle *RFIDmain, State_game *state_game)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08c      	sub	sp, #48	; 0x30
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
	enum _STATE {
		Drawn_Phase, Main_Phase, Battle_Phase, Chain_Phase
	} STATE;
	STATE = state_game->STATE;
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	f893 332d 	ldrb.w	r3, [r3, #813]	; 0x32d
 80009e8:	77fb      	strb	r3, [r7, #31]

	enum _MAIN {
		await,select_position, check_card_type, advance_summon, activate_effect,chaining_main_ATK,chaining_main_DEF
	} MAIN;
	MAIN = state_game->MAIN;
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	f893 332f 	ldrb.w	r3, [r3, #815]	; 0x32f
 80009f0:	77bb      	strb	r3, [r7, #30]

	// Player
	Player *ptrPlayerAtk = state_game->player;
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	3304      	adds	r3, #4
 80009f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	Player *ptrPlayerDef = state_game->player;
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	3304      	adds	r3, #4
 80009fc:	61bb      	str	r3, [r7, #24]

	if (state_game->player_state == first_player) {
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	f893 332c 	ldrb.w	r3, [r3, #812]	; 0x32c
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d107      	bne.n	8000a18 <GAME_PLAY_Phase_Management+0x40>
		ptrPlayerAtk = &state_game->player[0];
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	3304      	adds	r3, #4
 8000a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
		ptrPlayerDef = &state_game->player[1];
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8000a14:	61bb      	str	r3, [r7, #24]
 8000a16:	e00b      	b.n	8000a30 <GAME_PLAY_Phase_Management+0x58>
	} else if (state_game->player_state == first_player) {
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	f893 332c 	ldrb.w	r3, [r3, #812]	; 0x32c
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d106      	bne.n	8000a30 <GAME_PLAY_Phase_Management+0x58>
		ptrPlayerAtk = &state_game->player[1];
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8000a28:	62fb      	str	r3, [r7, #44]	; 0x2c
		ptrPlayerDef = &state_game->player[0];
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	3304      	adds	r3, #4
 8000a2e:	61bb      	str	r3, [r7, #24]

	// Card PTR
	YUGIOH_Card *ptrYugiohCard_src;
	YUGIOH_Card *ptrYugiohCard_dst;

	switch (STATE) {
 8000a30:	7ffb      	ldrb	r3, [r7, #31]
 8000a32:	2b03      	cmp	r3, #3
 8000a34:	f200 829e 	bhi.w	8000f74 <GAME_PLAY_Phase_Management+0x59c>
 8000a38:	a201      	add	r2, pc, #4	; (adr r2, 8000a40 <GAME_PLAY_Phase_Management+0x68>)
 8000a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a3e:	bf00      	nop
 8000a40:	08000a51 	.word	0x08000a51
 8000a44:	08000a85 	.word	0x08000a85
 8000a48:	08000f6b 	.word	0x08000f6b
 8000a4c:	08000f6b 	.word	0x08000f6b
	case Drawn_Phase:
		ST7735_FillScreen(ST7735_BLACK);
 8000a50:	2000      	movs	r0, #0
 8000a52:	f001 fa4f 	bl	8001ef4 <ST7735_FillScreen>
		ST7735_FillScreen1(ST7735_BLACK);
 8000a56:	2000      	movs	r0, #0
 8000a58:	f001 fa5d 	bl	8001f16 <ST7735_FillScreen1>
		if (HAL_GPIO_ReadPin(TURN_BUTTON_PORT, TURN_BUTTON_PIN)
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	489d      	ldr	r0, [pc, #628]	; (8000cd4 <GAME_PLAY_Phase_Management+0x2fc>)
 8000a60:	f004 ff3c 	bl	80058dc <HAL_GPIO_ReadPin>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	f040 8281 	bne.w	8000f6e <GAME_PLAY_Phase_Management+0x596>
				== GPIO_PIN_RESET) {
			state_game->STATE = Main_Phase;
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	2201      	movs	r2, #1
 8000a70:	f883 232d 	strb.w	r2, [r3, #813]	; 0x32d
			state_game->MAIN = await;
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	2200      	movs	r2, #0
 8000a78:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
			// Wait for card to be read State = 0 Mean AFK
			state_game->action = 0;
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	2200      	movs	r2, #0
 8000a80:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000a82:	e274      	b.n	8000f6e <GAME_PLAY_Phase_Management+0x596>
	case Main_Phase:

		switch (MAIN)
 8000a84:	7fbb      	ldrb	r3, [r7, #30]
 8000a86:	2b06      	cmp	r3, #6
 8000a88:	f200 8273 	bhi.w	8000f72 <GAME_PLAY_Phase_Management+0x59a>
 8000a8c:	a201      	add	r2, pc, #4	; (adr r2, 8000a94 <GAME_PLAY_Phase_Management+0xbc>)
 8000a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a92:	bf00      	nop
 8000a94:	08000ab1 	.word	0x08000ab1
 8000a98:	08000ad9 	.word	0x08000ad9
 8000a9c:	08000bd1 	.word	0x08000bd1
 8000aa0:	08000d73 	.word	0x08000d73
 8000aa4:	08000f09 	.word	0x08000f09
 8000aa8:	08000ebb 	.word	0x08000ebb
 8000aac:	08000e5d 	.word	0x08000e5d
		{
		case await:
			if (state_game->action == 0)
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d105      	bne.n	8000ac4 <GAME_PLAY_Phase_Management+0xec>
			{
				// Reading Until RFID action = 1 Mean Card Detected
				Player_Reading_Card(RFIDmain,state_game,ptrPlayerAtk);
 8000ab8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000aba:	6839      	ldr	r1, [r7, #0]
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f000 fa61 	bl	8000f84 <Player_Reading_Card>
			}
			else if (state_game->action == 1)
			{
				state_game->MAIN = select_position;
			}
			break;
 8000ac2:	e244      	b.n	8000f4e <GAME_PLAY_Phase_Management+0x576>
			else if (state_game->action == 1)
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	f040 8240 	bne.w	8000f4e <GAME_PLAY_Phase_Management+0x576>
				state_game->MAIN = select_position;
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
			break;
 8000ad6:	e23a      	b.n	8000f4e <GAME_PLAY_Phase_Management+0x576>
		case select_position:

			// Current state_game->action = 1
			ptrYugiohCard_src = &ptrPlayerAtk->ChainBuffer[0];
 8000ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ada:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8000ade:	613b      	str	r3, [r7, #16]
			ptrYugiohCard_dst = &ptrPlayerAtk->CardInPlayed;
 8000ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ae2:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8000ae6:	62bb      	str	r3, [r7, #40]	; 0x28

			if (state_game->action == 1)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d15e      	bne.n	8000bae <GAME_PLAY_Phase_Management+0x1d6>
			{
				if (state_game->player_state == first_player)
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	f893 332c 	ldrb.w	r3, [r3, #812]	; 0x32c
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d135      	bne.n	8000b66 <GAME_PLAY_Phase_Management+0x18e>
				{
					if(HAL_GPIO_ReadPin(YES1_PORT, YES1_PIN) == GPIO_PIN_RESET)
 8000afa:	2108      	movs	r1, #8
 8000afc:	4875      	ldr	r0, [pc, #468]	; (8000cd4 <GAME_PLAY_Phase_Management+0x2fc>)
 8000afe:	f004 feed 	bl	80058dc <HAL_GPIO_ReadPin>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d106      	bne.n	8000b16 <GAME_PLAY_Phase_Management+0x13e>
					{
						ptrYugiohCard_src->cardState = 1;
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	709a      	strb	r2, [r3, #2]
						state_game->action = 2;
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	2202      	movs	r2, #2
 8000b12:	701a      	strb	r2, [r3, #0]
			{
				YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
				state_game->action = 3;
				state_game->MAIN = check_card_type;
			}
			break;
 8000b14:	e21d      	b.n	8000f52 <GAME_PLAY_Phase_Management+0x57a>
					else if (HAL_GPIO_ReadPin(NO1_PORT, NO1_PIN) == GPIO_PIN_RESET)
 8000b16:	2102      	movs	r1, #2
 8000b18:	486f      	ldr	r0, [pc, #444]	; (8000cd8 <GAME_PLAY_Phase_Management+0x300>)
 8000b1a:	f004 fedf 	bl	80058dc <HAL_GPIO_ReadPin>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d106      	bne.n	8000b32 <GAME_PLAY_Phase_Management+0x15a>
						ptrYugiohCard_src->cardState = 0;
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	2200      	movs	r2, #0
 8000b28:	709a      	strb	r2, [r3, #2]
						state_game->action = 2;
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	2202      	movs	r2, #2
 8000b2e:	701a      	strb	r2, [r3, #0]
			break;
 8000b30:	e20f      	b.n	8000f52 <GAME_PLAY_Phase_Management+0x57a>
					else if (HAL_GPIO_ReadPin(NO2_PORT, NO2_PIN) == GPIO_PIN_RESET)
 8000b32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b36:	4869      	ldr	r0, [pc, #420]	; (8000cdc <GAME_PLAY_Phase_Management+0x304>)
 8000b38:	f004 fed0 	bl	80058dc <HAL_GPIO_ReadPin>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d104      	bne.n	8000b4c <GAME_PLAY_Phase_Management+0x174>
						state_game->test = 22;
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	2216      	movs	r2, #22
 8000b46:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
			break;
 8000b4a:	e202      	b.n	8000f52 <GAME_PLAY_Phase_Management+0x57a>
					else if (HAL_GPIO_ReadPin(YES2_PORT, YES2_PIN) == GPIO_PIN_RESET)
 8000b4c:	2104      	movs	r1, #4
 8000b4e:	4861      	ldr	r0, [pc, #388]	; (8000cd4 <GAME_PLAY_Phase_Management+0x2fc>)
 8000b50:	f004 fec4 	bl	80058dc <HAL_GPIO_ReadPin>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	f040 81fb 	bne.w	8000f52 <GAME_PLAY_Phase_Management+0x57a>
						state_game->test = 33;
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	2221      	movs	r2, #33	; 0x21
 8000b60:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
			break;
 8000b64:	e1f5      	b.n	8000f52 <GAME_PLAY_Phase_Management+0x57a>
				else if (state_game->player_state == second_player)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	f893 332c 	ldrb.w	r3, [r3, #812]	; 0x32c
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	f040 81f0 	bne.w	8000f52 <GAME_PLAY_Phase_Management+0x57a>
					if(HAL_GPIO_ReadPin(YES2_PORT, YES2_PIN) == GPIO_PIN_RESET)
 8000b72:	2104      	movs	r1, #4
 8000b74:	4857      	ldr	r0, [pc, #348]	; (8000cd4 <GAME_PLAY_Phase_Management+0x2fc>)
 8000b76:	f004 feb1 	bl	80058dc <HAL_GPIO_ReadPin>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d106      	bne.n	8000b8e <GAME_PLAY_Phase_Management+0x1b6>
						ptrYugiohCard_src->cardState = 1;
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	2201      	movs	r2, #1
 8000b84:	709a      	strb	r2, [r3, #2]
						state_game->action = 2;
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	2202      	movs	r2, #2
 8000b8a:	701a      	strb	r2, [r3, #0]
			break;
 8000b8c:	e1e1      	b.n	8000f52 <GAME_PLAY_Phase_Management+0x57a>
					else if (HAL_GPIO_ReadPin(NO2_PORT, NO2_PIN) == GPIO_PIN_RESET)
 8000b8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b92:	4852      	ldr	r0, [pc, #328]	; (8000cdc <GAME_PLAY_Phase_Management+0x304>)
 8000b94:	f004 fea2 	bl	80058dc <HAL_GPIO_ReadPin>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	f040 81d9 	bne.w	8000f52 <GAME_PLAY_Phase_Management+0x57a>
						ptrYugiohCard_src->cardState = 0;
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	709a      	strb	r2, [r3, #2]
						state_game->action = 2;
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	2202      	movs	r2, #2
 8000baa:	701a      	strb	r2, [r3, #0]
			break;
 8000bac:	e1d1      	b.n	8000f52 <GAME_PLAY_Phase_Management+0x57a>
			else if (state_game->action == 2)
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b02      	cmp	r3, #2
 8000bb4:	f040 81cd 	bne.w	8000f52 <GAME_PLAY_Phase_Management+0x57a>
				YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 8000bb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000bba:	6938      	ldr	r0, [r7, #16]
 8000bbc:	f7ff fd0e 	bl	80005dc <YUGIOH_card_copy>
				state_game->action = 3;
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	2203      	movs	r2, #3
 8000bc4:	701a      	strb	r2, [r3, #0]
				state_game->MAIN = check_card_type;
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	2202      	movs	r2, #2
 8000bca:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
			break;
 8000bce:	e1c0      	b.n	8000f52 <GAME_PLAY_Phase_Management+0x57a>
		case check_card_type:
			// Current state_game->action = 3

			ptrYugiohCard_src = &ptrPlayerAtk->CardInPlayed;
 8000bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bd2:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8000bd6:	613b      	str	r3, [r7, #16]

			if (state_game->action == 3)
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2b03      	cmp	r3, #3
 8000bde:	f040 81ba 	bne.w	8000f56 <GAME_PLAY_Phase_Management+0x57e>
			{
				if (ptrYugiohCard_src->cardType == 3)
 8000be2:	693b      	ldr	r3, [r7, #16]
 8000be4:	785b      	ldrb	r3, [r3, #1]
 8000be6:	2b03      	cmp	r3, #3
 8000be8:	d12a      	bne.n	8000c40 <GAME_PLAY_Phase_Management+0x268>
				{
					// Add card to board
					uint8_t idx = ptrYugiohCard_src->actionPositon % 6;
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	799a      	ldrb	r2, [r3, #6]
 8000bee:	4b3c      	ldr	r3, [pc, #240]	; (8000ce0 <GAME_PLAY_Phase_Management+0x308>)
 8000bf0:	fba3 1302 	umull	r1, r3, r3, r2
 8000bf4:	0899      	lsrs	r1, r3, #2
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	440b      	add	r3, r1
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	1ad3      	subs	r3, r2, r3
 8000c00:	733b      	strb	r3, [r7, #12]
					ptrYugiohCard_dst = &ptrPlayerAtk->cardOnBoard[idx];
 8000c02:	7b3a      	ldrb	r2, [r7, #12]
 8000c04:	4613      	mov	r3, r2
 8000c06:	005b      	lsls	r3, r3, #1
 8000c08:	4413      	add	r3, r2
 8000c0a:	009b      	lsls	r3, r3, #2
 8000c0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000c0e:	4413      	add	r3, r2
 8000c10:	3304      	adds	r3, #4
 8000c12:	62bb      	str	r3, [r7, #40]	; 0x28

					YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 8000c14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000c16:	6938      	ldr	r0, [r7, #16]
 8000c18:	f7ff fce0 	bl	80005dc <YUGIOH_card_copy>

					YUGIOH_Clear_Card_Bufffer_Player(ptrPlayerAtk);
 8000c1c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000c1e:	f7ff fd2c 	bl	800067a <YUGIOH_Clear_Card_Bufffer_Player>
					YUGIOH_card_copy(&ptrPlayerAtk->ChainBuffer[0], ptrYugiohCard_src);
 8000c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c24:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8000c28:	6939      	ldr	r1, [r7, #16]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fcd6 	bl	80005dc <YUGIOH_card_copy>

					state_game->action = 0;
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
					state_game->MAIN = await;
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	2200      	movs	r2, #0
 8000c3a:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
						state_game->action = 4;
						state_game->MAIN = advance_summon;
					}
				}
			}
			break;
 8000c3e:	e18a      	b.n	8000f56 <GAME_PLAY_Phase_Management+0x57e>
				else if (ptrYugiohCard_src->cardType == 2)
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	785b      	ldrb	r3, [r3, #1]
 8000c44:	2b02      	cmp	r3, #2
 8000c46:	d14d      	bne.n	8000ce4 <GAME_PLAY_Phase_Management+0x30c>
					state_game->count_chain = 1;
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	705a      	strb	r2, [r3, #1]
					if(ptrYugiohCard_src->actionPositon == 1){
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	799b      	ldrb	r3, [r3, #6]
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d112      	bne.n	8000c7c <GAME_PLAY_Phase_Management+0x2a4>
						state_game->test = 33;
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	2221      	movs	r2, #33	; 0x21
 8000c5a:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
						YUGIOH_Clear_Card_Bufffer_Player(ptrPlayerAtk);
 8000c5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000c60:	f7ff fd0b 	bl	800067a <YUGIOH_Clear_Card_Bufffer_Player>
						state_game->action = 4;
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	2204      	movs	r2, #4
 8000c68:	701a      	strb	r2, [r3, #0]
						ptrYugiohCard_dst = &ptrPlayerAtk->ChainBuffer[0];
 8000c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c6c:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8000c70:	62bb      	str	r3, [r7, #40]	; 0x28
						state_game->MAIN = chaining_main_DEF;
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	2206      	movs	r2, #6
 8000c76:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
			break;
 8000c7a:	e16c      	b.n	8000f56 <GAME_PLAY_Phase_Management+0x57e>
						uint8_t idx = ptrYugiohCard_src->actionPositon % 6;
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	799a      	ldrb	r2, [r3, #6]
 8000c80:	4b17      	ldr	r3, [pc, #92]	; (8000ce0 <GAME_PLAY_Phase_Management+0x308>)
 8000c82:	fba3 1302 	umull	r1, r3, r3, r2
 8000c86:	0899      	lsrs	r1, r3, #2
 8000c88:	460b      	mov	r3, r1
 8000c8a:	005b      	lsls	r3, r3, #1
 8000c8c:	440b      	add	r3, r1
 8000c8e:	005b      	lsls	r3, r3, #1
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	737b      	strb	r3, [r7, #13]
						ptrYugiohCard_dst = &ptrPlayerAtk->cardOnBoard[idx];
 8000c94:	7b7a      	ldrb	r2, [r7, #13]
 8000c96:	4613      	mov	r3, r2
 8000c98:	005b      	lsls	r3, r3, #1
 8000c9a:	4413      	add	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ca0:	4413      	add	r3, r2
 8000ca2:	3304      	adds	r3, #4
 8000ca4:	62bb      	str	r3, [r7, #40]	; 0x28
						YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 8000ca6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000ca8:	6938      	ldr	r0, [r7, #16]
 8000caa:	f7ff fc97 	bl	80005dc <YUGIOH_card_copy>
						YUGIOH_Clear_Card_Bufffer_Player(ptrPlayerAtk);
 8000cae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000cb0:	f7ff fce3 	bl	800067a <YUGIOH_Clear_Card_Bufffer_Player>
						YUGIOH_card_copy(&ptrPlayerAtk->ChainBuffer[0], ptrYugiohCard_src);
 8000cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cb6:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8000cba:	6939      	ldr	r1, [r7, #16]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff fc8d 	bl	80005dc <YUGIOH_card_copy>
						state_game->action = 0;
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	701a      	strb	r2, [r3, #0]
						state_game->MAIN = await;
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
			break;
 8000cd0:	e141      	b.n	8000f56 <GAME_PLAY_Phase_Management+0x57e>
 8000cd2:	bf00      	nop
 8000cd4:	58020800 	.word	0x58020800
 8000cd8:	58020400 	.word	0x58020400
 8000cdc:	58021400 	.word	0x58021400
 8000ce0:	aaaaaaab 	.word	0xaaaaaaab
				else if (ptrYugiohCard_src->cardType == 1)
 8000ce4:	693b      	ldr	r3, [r7, #16]
 8000ce6:	785b      	ldrb	r3, [r3, #1]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	f040 8134 	bne.w	8000f56 <GAME_PLAY_Phase_Management+0x57e>
					state_game->test = 2;
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	2202      	movs	r2, #2
 8000cf2:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
					if (ptrYugiohCard_src->cardLevel < 7)
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	78db      	ldrb	r3, [r3, #3]
 8000cfa:	2b06      	cmp	r3, #6
 8000cfc:	d82e      	bhi.n	8000d5c <GAME_PLAY_Phase_Management+0x384>
						state_game->test = 1;
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	2201      	movs	r2, #1
 8000d02:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
						uint8_t idx = ptrYugiohCard_src->actionPositon % 6;
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	799a      	ldrb	r2, [r3, #6]
 8000d0a:	4b9c      	ldr	r3, [pc, #624]	; (8000f7c <GAME_PLAY_Phase_Management+0x5a4>)
 8000d0c:	fba3 1302 	umull	r1, r3, r3, r2
 8000d10:	0899      	lsrs	r1, r3, #2
 8000d12:	460b      	mov	r3, r1
 8000d14:	005b      	lsls	r3, r3, #1
 8000d16:	440b      	add	r3, r1
 8000d18:	005b      	lsls	r3, r3, #1
 8000d1a:	1ad3      	subs	r3, r2, r3
 8000d1c:	73bb      	strb	r3, [r7, #14]
						ptrYugiohCard_dst = &ptrPlayerAtk->cardOnBoard[idx];
 8000d1e:	7bba      	ldrb	r2, [r7, #14]
 8000d20:	4613      	mov	r3, r2
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	4413      	add	r3, r2
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000d2a:	4413      	add	r3, r2
 8000d2c:	3304      	adds	r3, #4
 8000d2e:	62bb      	str	r3, [r7, #40]	; 0x28
						YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 8000d30:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000d32:	6938      	ldr	r0, [r7, #16]
 8000d34:	f7ff fc52 	bl	80005dc <YUGIOH_card_copy>
						YUGIOH_Clear_Card_Bufffer_Player(ptrPlayerAtk);
 8000d38:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000d3a:	f7ff fc9e 	bl	800067a <YUGIOH_Clear_Card_Bufffer_Player>
						YUGIOH_card_copy(&ptrPlayerAtk->ChainBuffer[0], ptrYugiohCard_src);
 8000d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d40:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8000d44:	6939      	ldr	r1, [r7, #16]
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff fc48 	bl	80005dc <YUGIOH_card_copy>
						state_game->action = 0;
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	701a      	strb	r2, [r3, #0]
						state_game->MAIN = await;
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	2200      	movs	r2, #0
 8000d56:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
			break;
 8000d5a:	e0fc      	b.n	8000f56 <GAME_PLAY_Phase_Management+0x57e>
						YUGIOH_Clear_Card_Bufffer_Player(ptrPlayerAtk);
 8000d5c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000d5e:	f7ff fc8c 	bl	800067a <YUGIOH_Clear_Card_Bufffer_Player>
						state_game->action = 4;
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	2204      	movs	r2, #4
 8000d66:	701a      	strb	r2, [r3, #0]
						state_game->MAIN = advance_summon;
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	2203      	movs	r2, #3
 8000d6c:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
			break;
 8000d70:	e0f1      	b.n	8000f56 <GAME_PLAY_Phase_Management+0x57e>
		case advance_summon:
			// Current state_game->action = 4

			ptrYugiohCard_src = &ptrPlayerAtk->CardInPlayed;
 8000d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d74:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8000d78:	613b      	str	r3, [r7, #16]

			if (state_game->action == 4)
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b04      	cmp	r3, #4
 8000d80:	d105      	bne.n	8000d8e <GAME_PLAY_Phase_Management+0x3b6>
			{
				// Reading Until RFID action += 1 Mean Card Detected
				Player_Reading_Card(RFIDmain,state_game,ptrPlayerAtk);
 8000d82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000d84:	6839      	ldr	r1, [r7, #0]
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f000 f8fc 	bl	8000f84 <Player_Reading_Card>
 8000d8c:	e066      	b.n	8000e5c <GAME_PLAY_Phase_Management+0x484>
			}
			else if (state_game->action == 5)
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b05      	cmp	r3, #5
 8000d94:	d105      	bne.n	8000da2 <GAME_PLAY_Phase_Management+0x3ca>
			{
				// Reading Until RFID action += 1 Mean Card Detected
				Player_Reading_Card(RFIDmain,state_game,ptrPlayerAtk);
 8000d96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000d98:	6839      	ldr	r1, [r7, #0]
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f000 f8f2 	bl	8000f84 <Player_Reading_Card>
 8000da0:	e05c      	b.n	8000e5c <GAME_PLAY_Phase_Management+0x484>
			}
			else if (state_game->action == 6)
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	2b06      	cmp	r3, #6
 8000da8:	f040 80d7 	bne.w	8000f5a <GAME_PLAY_Phase_Management+0x582>
			{
				uint8_t monsterflag = 0 ;
 8000dac:	2300      	movs	r3, #0
 8000dae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				ptrYugiohCard_dst = &ptrPlayerAtk->ChainBuffer[0];
 8000db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000db4:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8000db8:	62bb      	str	r3, [r7, #40]	; 0x28
				if (ptrYugiohCard_dst->cardLevel <= 4)
 8000dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dbc:	78db      	ldrb	r3, [r3, #3]
 8000dbe:	2b04      	cmp	r3, #4
 8000dc0:	d804      	bhi.n	8000dcc <GAME_PLAY_Phase_Management+0x3f4>
				{
					monsterflag += 1;
 8000dc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
				ptrYugiohCard_dst++;
 8000dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dce:	330c      	adds	r3, #12
 8000dd0:	62bb      	str	r3, [r7, #40]	; 0x28
				if (ptrYugiohCard_dst->cardLevel <= 4)
 8000dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dd4:	78db      	ldrb	r3, [r3, #3]
 8000dd6:	2b04      	cmp	r3, #4
 8000dd8:	d804      	bhi.n	8000de4 <GAME_PLAY_Phase_Management+0x40c>
				{
					monsterflag += 1;
 8000dda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000dde:	3301      	adds	r3, #1
 8000de0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}

				if (monsterflag == 2)
 8000de4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d12a      	bne.n	8000e42 <GAME_PLAY_Phase_Management+0x46a>
				{
					// Add card to board
					uint8_t idx = ptrYugiohCard_src->actionPositon % 6;
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	799a      	ldrb	r2, [r3, #6]
 8000df0:	4b62      	ldr	r3, [pc, #392]	; (8000f7c <GAME_PLAY_Phase_Management+0x5a4>)
 8000df2:	fba3 1302 	umull	r1, r3, r3, r2
 8000df6:	0899      	lsrs	r1, r3, #2
 8000df8:	460b      	mov	r3, r1
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	440b      	add	r3, r1
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	73fb      	strb	r3, [r7, #15]
					ptrYugiohCard_dst = &ptrPlayerAtk->cardOnBoard[idx];
 8000e04:	7bfa      	ldrb	r2, [r7, #15]
 8000e06:	4613      	mov	r3, r2
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	4413      	add	r3, r2
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e10:	4413      	add	r3, r2
 8000e12:	3304      	adds	r3, #4
 8000e14:	62bb      	str	r3, [r7, #40]	; 0x28

					YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 8000e16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000e18:	6938      	ldr	r0, [r7, #16]
 8000e1a:	f7ff fbdf 	bl	80005dc <YUGIOH_card_copy>

					YUGIOH_Clear_Card_Bufffer_Player(ptrPlayerAtk);
 8000e1e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000e20:	f7ff fc2b 	bl	800067a <YUGIOH_Clear_Card_Bufffer_Player>
					YUGIOH_card_copy(&ptrPlayerAtk->ChainBuffer[0], ptrYugiohCard_src);
 8000e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e26:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8000e2a:	6939      	ldr	r1, [r7, #16]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff fbd5 	bl	80005dc <YUGIOH_card_copy>



					state_game->action = 0;
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	2200      	movs	r2, #0
 8000e36:	701a      	strb	r2, [r3, #0]
					state_game->MAIN = await;
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
 8000e40:	e00c      	b.n	8000e5c <GAME_PLAY_Phase_Management+0x484>
				}
				else
				{
					YUGIOH_Clear_Card_Bufffer_Player(ptrPlayerAtk);
 8000e42:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000e44:	f7ff fc19 	bl	800067a <YUGIOH_Clear_Card_Bufffer_Player>
					YUGIOH_card_copy(&ptrPlayerAtk->ChainBuffer[0], &ptrPlayerAtk->CardInPlayed);
 8000e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e4a:	f503 729e 	add.w	r2, r3, #316	; 0x13c
 8000e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e50:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8000e54:	4619      	mov	r1, r3
 8000e56:	4610      	mov	r0, r2
 8000e58:	f7ff fbc0 	bl	80005dc <YUGIOH_card_copy>

			else

			break;
		case chaining_main_DEF:
			state_game->test = 34;
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	2222      	movs	r2, #34	; 0x22
 8000e60:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
			if(state_game->action == 4)
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	2b04      	cmp	r3, #4
 8000e6a:	d114      	bne.n	8000e96 <GAME_PLAY_Phase_Management+0x4be>
			{
				Player_Reading_Card(RFIDmain,state_game,ptrPlayerAtk);
 8000e6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e6e:	6839      	ldr	r1, [r7, #0]
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f000 f887 	bl	8000f84 <Player_Reading_Card>
				state_game->test = 35;
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	2223      	movs	r2, #35	; 0x23
 8000e7a:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
				if(HAL_GPIO_ReadPin(NO1_PORT, NO1_PIN) == GPIO_PIN_RESET){
 8000e7e:	2102      	movs	r1, #2
 8000e80:	483f      	ldr	r0, [pc, #252]	; (8000f80 <GAME_PLAY_Phase_Management+0x5a8>)
 8000e82:	f004 fd2b 	bl	80058dc <HAL_GPIO_ReadPin>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d168      	bne.n	8000f5e <GAME_PLAY_Phase_Management+0x586>
					state_game->MAIN = activate_effect;
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	2204      	movs	r2, #4
 8000e90:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
//				ptrYugiohCard_dst++;
				state_game->count_chain += 1;
				state_game->MAIN = chaining_main_ATK;
				state_game->action = 4;
			}
			break;
 8000e94:	e063      	b.n	8000f5e <GAME_PLAY_Phase_Management+0x586>
			else if ((state_game->action == 5 )){
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b05      	cmp	r3, #5
 8000e9c:	d15f      	bne.n	8000f5e <GAME_PLAY_Phase_Management+0x586>
				state_game->count_chain += 1;
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	785b      	ldrb	r3, [r3, #1]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	705a      	strb	r2, [r3, #1]
				state_game->MAIN = chaining_main_ATK;
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	2205      	movs	r2, #5
 8000eae:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
				state_game->action = 4;
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	2204      	movs	r2, #4
 8000eb6:	701a      	strb	r2, [r3, #0]
			break;
 8000eb8:	e051      	b.n	8000f5e <GAME_PLAY_Phase_Management+0x586>
		case chaining_main_ATK:
			if(state_game->action == 4)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	2b04      	cmp	r3, #4
 8000ec0:	d110      	bne.n	8000ee4 <GAME_PLAY_Phase_Management+0x50c>
			{
				Player_Reading_Card(RFIDmain,state_game,ptrPlayerAtk);
 8000ec2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ec4:	6839      	ldr	r1, [r7, #0]
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f000 f85c 	bl	8000f84 <Player_Reading_Card>
				if(HAL_GPIO_ReadPin(NO1_PORT, NO1_PIN) == GPIO_PIN_RESET){
 8000ecc:	2102      	movs	r1, #2
 8000ece:	482c      	ldr	r0, [pc, #176]	; (8000f80 <GAME_PLAY_Phase_Management+0x5a8>)
 8000ed0:	f004 fd04 	bl	80058dc <HAL_GPIO_ReadPin>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d143      	bne.n	8000f62 <GAME_PLAY_Phase_Management+0x58a>
					state_game->MAIN = activate_effect;
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	2204      	movs	r2, #4
 8000ede:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
			else if ((state_game->action == 5 )){
				state_game->count_chain += 1;
				state_game->MAIN = chaining_main_DEF;
				state_game->action = 4;
			}
			break;
 8000ee2:	e03e      	b.n	8000f62 <GAME_PLAY_Phase_Management+0x58a>
			else if ((state_game->action == 5 )){
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b05      	cmp	r3, #5
 8000eea:	d13a      	bne.n	8000f62 <GAME_PLAY_Phase_Management+0x58a>
				state_game->count_chain += 1;
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	785b      	ldrb	r3, [r3, #1]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	b2da      	uxtb	r2, r3
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	705a      	strb	r2, [r3, #1]
				state_game->MAIN = chaining_main_DEF;
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	2206      	movs	r2, #6
 8000efc:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
				state_game->action = 4;
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	2204      	movs	r2, #4
 8000f04:	701a      	strb	r2, [r3, #0]
			break;
 8000f06:	e02c      	b.n	8000f62 <GAME_PLAY_Phase_Management+0x58a>
		case activate_effect:
			if(state_game->count_chain%2 == 0){
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	785b      	ldrb	r3, [r3, #1]
 8000f0c:	f003 0301 	and.w	r3, r3, #1
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d127      	bne.n	8000f66 <GAME_PLAY_Phase_Management+0x58e>
				uint8_t counthing = state_game->count_chain;
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	785b      	ldrb	r3, [r3, #1]
 8000f1a:	75fb      	strb	r3, [r7, #23]
				for (int i = 0; i <= counthing; i++) {
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	623b      	str	r3, [r7, #32]
 8000f20:	e010      	b.n	8000f44 <GAME_PLAY_Phase_Management+0x56c>
					if(ptrYugiohCard_dst->cardSignature == 11){
 8000f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b0b      	cmp	r3, #11
 8000f28:	d106      	bne.n	8000f38 <GAME_PLAY_Phase_Management+0x560>
						state_game->test = 14;
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	220e      	movs	r2, #14
 8000f2e:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
						YUGIOH_Clear_Card_Enemy_Player(ptrPlayerAtk);
 8000f32:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000f34:	f000 f85c 	bl	8000ff0 <YUGIOH_Clear_Card_Enemy_Player>
					}
					ptrYugiohCard_dst++;
 8000f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f3a:	330c      	adds	r3, #12
 8000f3c:	62bb      	str	r3, [r7, #40]	; 0x28
				for (int i = 0; i <= counthing; i++) {
 8000f3e:	6a3b      	ldr	r3, [r7, #32]
 8000f40:	3301      	adds	r3, #1
 8000f42:	623b      	str	r3, [r7, #32]
 8000f44:	7dfb      	ldrb	r3, [r7, #23]
 8000f46:	6a3a      	ldr	r2, [r7, #32]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	ddea      	ble.n	8000f22 <GAME_PLAY_Phase_Management+0x54a>
				}
			}
			break;
 8000f4c:	e00b      	b.n	8000f66 <GAME_PLAY_Phase_Management+0x58e>
			break;
 8000f4e:	bf00      	nop
 8000f50:	e00f      	b.n	8000f72 <GAME_PLAY_Phase_Management+0x59a>
			break;
 8000f52:	bf00      	nop
 8000f54:	e00d      	b.n	8000f72 <GAME_PLAY_Phase_Management+0x59a>
			break;
 8000f56:	bf00      	nop
 8000f58:	e00b      	b.n	8000f72 <GAME_PLAY_Phase_Management+0x59a>
			break;
 8000f5a:	bf00      	nop
 8000f5c:	e009      	b.n	8000f72 <GAME_PLAY_Phase_Management+0x59a>
			break;
 8000f5e:	bf00      	nop
 8000f60:	e007      	b.n	8000f72 <GAME_PLAY_Phase_Management+0x59a>
			break;
 8000f62:	bf00      	nop
 8000f64:	e005      	b.n	8000f72 <GAME_PLAY_Phase_Management+0x59a>
			break;
 8000f66:	bf00      	nop
		}
		break;
 8000f68:	e003      	b.n	8000f72 <GAME_PLAY_Phase_Management+0x59a>
		case Battle_Phase:
			break;
 8000f6a:	bf00      	nop
 8000f6c:	e002      	b.n	8000f74 <GAME_PLAY_Phase_Management+0x59c>
		break;
 8000f6e:	bf00      	nop
 8000f70:	e000      	b.n	8000f74 <GAME_PLAY_Phase_Management+0x59c>
		break;
 8000f72:	bf00      	nop
		case Chain_Phase:
			break;

	}
}
 8000f74:	bf00      	nop
 8000f76:	3730      	adds	r7, #48	; 0x30
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	aaaaaaab 	.word	0xaaaaaaab
 8000f80:	58020400 	.word	0x58020400

08000f84 <Player_Reading_Card>:

void Player_Reading_Card(RFIDHandle *RFIDmain, State_game *state_game ,Player *player)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
	// Assign RFID
	RFID *ptrRFID = RFIDmain->RFID;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	3328      	adds	r3, #40	; 0x28
 8000f94:	61fb      	str	r3, [r7, #28]
	ptrRFID = &RFIDmain->RFID[RFIDmain->slaveNum];
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	881b      	ldrh	r3, [r3, #0]
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	4413      	add	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	3328      	adds	r3, #40	; 0x28
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	4413      	add	r3, r2
 8000faa:	61fb      	str	r3, [r7, #28]

	YUGIOH_Card *ptrYugiohCard_src;
	ptrYugiohCard_src = &ptrRFID->bufferCard[0];
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	3314      	adds	r3, #20
 8000fb0:	61bb      	str	r3, [r7, #24]

	YUGIOH_Card *ptrYugiohCard_dst;
	ptrYugiohCard_dst = &player->ChainBuffer[0];
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8000fb8:	617b      	str	r3, [r7, #20]

	if (ptrRFID->action == 1) // Card Detected
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	78db      	ldrb	r3, [r3, #3]
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d112      	bne.n	8000fe8 <Player_Reading_Card+0x64>
	{
		// Update buffer
		YUGIOH_card_Buffer_Update_Player(player);
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f7ff fb7e 	bl	80006c4 <YUGIOH_card_Buffer_Update_Player>
		YUGIOH_card_copy(ptrYugiohCard_src, ptrYugiohCard_dst);
 8000fc8:	6979      	ldr	r1, [r7, #20]
 8000fca:	69b8      	ldr	r0, [r7, #24]
 8000fcc:	f7ff fb06 	bl	80005dc <YUGIOH_card_copy>

		RFID_Clear_Card_Bufffer(ptrRFID);
 8000fd0:	69f8      	ldr	r0, [r7, #28]
 8000fd2:	f7ff fb2e 	bl	8000632 <RFID_Clear_Card_Bufffer>
		ptrRFID->action = 0;
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	70da      	strb	r2, [r3, #3]

		state_game->action += 1;
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	701a      	strb	r2, [r3, #0]
	}
}
 8000fe8:	bf00      	nop
 8000fea:	3720      	adds	r7, #32
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <YUGIOH_Clear_Card_Enemy_Player>:

void YUGIOH_Clear_Card_Enemy_Player(Player *player) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	YUGIOH_Card buffCard = { 0 };
 8000ff8:	f107 030c 	add.w	r3, r7, #12
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
	YUGIOH_Card *ptrYUGIOHCard;
	ptrYUGIOHCard = &player->cardOnBoard[3];
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	3328      	adds	r3, #40	; 0x28
 8001008:	61fb      	str	r3, [r7, #28]
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 800100a:	2300      	movs	r3, #0
 800100c:	76fb      	strb	r3, [r7, #27]
 800100e:	e00b      	b.n	8001028 <YUGIOH_Clear_Card_Enemy_Player+0x38>
		YUGIOH_card_copy(&buffCard, ptrYUGIOHCard);
 8001010:	f107 030c 	add.w	r3, r7, #12
 8001014:	69f9      	ldr	r1, [r7, #28]
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff fae0 	bl	80005dc <YUGIOH_card_copy>
		ptrYUGIOHCard++;
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	330c      	adds	r3, #12
 8001020:	61fb      	str	r3, [r7, #28]
	for (uint8_t i = 0; i < MON_BUFF_LEN; ++i) {
 8001022:	7efb      	ldrb	r3, [r7, #27]
 8001024:	3301      	adds	r3, #1
 8001026:	76fb      	strb	r3, [r7, #27]
 8001028:	7efb      	ldrb	r3, [r7, #27]
 800102a:	2b02      	cmp	r3, #2
 800102c:	d9f0      	bls.n	8001010 <YUGIOH_Clear_Card_Enemy_Player+0x20>
	}
}
 800102e:	bf00      	nop
 8001030:	bf00      	nop
 8001032:	3720      	adds	r7, #32
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800103c:	4b3d      	ldr	r3, [pc, #244]	; (8001134 <SystemInit+0xfc>)
 800103e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001042:	4a3c      	ldr	r2, [pc, #240]	; (8001134 <SystemInit+0xfc>)
 8001044:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001048:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 800104c:	4b39      	ldr	r3, [pc, #228]	; (8001134 <SystemInit+0xfc>)
 800104e:	691b      	ldr	r3, [r3, #16]
 8001050:	4a38      	ldr	r2, [pc, #224]	; (8001134 <SystemInit+0xfc>)
 8001052:	f043 0310 	orr.w	r3, r3, #16
 8001056:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001058:	4b37      	ldr	r3, [pc, #220]	; (8001138 <SystemInit+0x100>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 030f 	and.w	r3, r3, #15
 8001060:	2b06      	cmp	r3, #6
 8001062:	d807      	bhi.n	8001074 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001064:	4b34      	ldr	r3, [pc, #208]	; (8001138 <SystemInit+0x100>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f023 030f 	bic.w	r3, r3, #15
 800106c:	4a32      	ldr	r2, [pc, #200]	; (8001138 <SystemInit+0x100>)
 800106e:	f043 0307 	orr.w	r3, r3, #7
 8001072:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001074:	4b31      	ldr	r3, [pc, #196]	; (800113c <SystemInit+0x104>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a30      	ldr	r2, [pc, #192]	; (800113c <SystemInit+0x104>)
 800107a:	f043 0301 	orr.w	r3, r3, #1
 800107e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001080:	4b2e      	ldr	r3, [pc, #184]	; (800113c <SystemInit+0x104>)
 8001082:	2200      	movs	r2, #0
 8001084:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001086:	4b2d      	ldr	r3, [pc, #180]	; (800113c <SystemInit+0x104>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	492c      	ldr	r1, [pc, #176]	; (800113c <SystemInit+0x104>)
 800108c:	4b2c      	ldr	r3, [pc, #176]	; (8001140 <SystemInit+0x108>)
 800108e:	4013      	ands	r3, r2
 8001090:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001092:	4b29      	ldr	r3, [pc, #164]	; (8001138 <SystemInit+0x100>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f003 0308 	and.w	r3, r3, #8
 800109a:	2b00      	cmp	r3, #0
 800109c:	d007      	beq.n	80010ae <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800109e:	4b26      	ldr	r3, [pc, #152]	; (8001138 <SystemInit+0x100>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f023 030f 	bic.w	r3, r3, #15
 80010a6:	4a24      	ldr	r2, [pc, #144]	; (8001138 <SystemInit+0x100>)
 80010a8:	f043 0307 	orr.w	r3, r3, #7
 80010ac:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80010ae:	4b23      	ldr	r3, [pc, #140]	; (800113c <SystemInit+0x104>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80010b4:	4b21      	ldr	r3, [pc, #132]	; (800113c <SystemInit+0x104>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80010ba:	4b20      	ldr	r3, [pc, #128]	; (800113c <SystemInit+0x104>)
 80010bc:	2200      	movs	r2, #0
 80010be:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80010c0:	4b1e      	ldr	r3, [pc, #120]	; (800113c <SystemInit+0x104>)
 80010c2:	4a20      	ldr	r2, [pc, #128]	; (8001144 <SystemInit+0x10c>)
 80010c4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80010c6:	4b1d      	ldr	r3, [pc, #116]	; (800113c <SystemInit+0x104>)
 80010c8:	4a1f      	ldr	r2, [pc, #124]	; (8001148 <SystemInit+0x110>)
 80010ca:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80010cc:	4b1b      	ldr	r3, [pc, #108]	; (800113c <SystemInit+0x104>)
 80010ce:	4a1f      	ldr	r2, [pc, #124]	; (800114c <SystemInit+0x114>)
 80010d0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80010d2:	4b1a      	ldr	r3, [pc, #104]	; (800113c <SystemInit+0x104>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80010d8:	4b18      	ldr	r3, [pc, #96]	; (800113c <SystemInit+0x104>)
 80010da:	4a1c      	ldr	r2, [pc, #112]	; (800114c <SystemInit+0x114>)
 80010dc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80010de:	4b17      	ldr	r3, [pc, #92]	; (800113c <SystemInit+0x104>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80010e4:	4b15      	ldr	r3, [pc, #84]	; (800113c <SystemInit+0x104>)
 80010e6:	4a19      	ldr	r2, [pc, #100]	; (800114c <SystemInit+0x114>)
 80010e8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80010ea:	4b14      	ldr	r3, [pc, #80]	; (800113c <SystemInit+0x104>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010f0:	4b12      	ldr	r3, [pc, #72]	; (800113c <SystemInit+0x104>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a11      	ldr	r2, [pc, #68]	; (800113c <SystemInit+0x104>)
 80010f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80010fc:	4b0f      	ldr	r3, [pc, #60]	; (800113c <SystemInit+0x104>)
 80010fe:	2200      	movs	r2, #0
 8001100:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8001102:	4b13      	ldr	r3, [pc, #76]	; (8001150 <SystemInit+0x118>)
 8001104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001106:	4a12      	ldr	r2, [pc, #72]	; (8001150 <SystemInit+0x118>)
 8001108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800110c:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800110e:	4b11      	ldr	r3, [pc, #68]	; (8001154 <SystemInit+0x11c>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	4b11      	ldr	r3, [pc, #68]	; (8001158 <SystemInit+0x120>)
 8001114:	4013      	ands	r3, r2
 8001116:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800111a:	d202      	bcs.n	8001122 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800111c:	4b0f      	ldr	r3, [pc, #60]	; (800115c <SystemInit+0x124>)
 800111e:	2201      	movs	r2, #1
 8001120:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001122:	4b0f      	ldr	r3, [pc, #60]	; (8001160 <SystemInit+0x128>)
 8001124:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001128:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 800112a:	bf00      	nop
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	e000ed00 	.word	0xe000ed00
 8001138:	52002000 	.word	0x52002000
 800113c:	58024400 	.word	0x58024400
 8001140:	eaf6ed7f 	.word	0xeaf6ed7f
 8001144:	02020200 	.word	0x02020200
 8001148:	01ff0000 	.word	0x01ff0000
 800114c:	01010280 	.word	0x01010280
 8001150:	580000c0 	.word	0x580000c0
 8001154:	5c001000 	.word	0x5c001000
 8001158:	ffff0000 	.word	0xffff0000
 800115c:	51008108 	.word	0x51008108
 8001160:	52004000 	.word	0x52004000

08001164 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
	int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	timeout = 0xFFFF;
 800116a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800116e:	607b      	str	r3, [r7, #4]
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8001170:	bf00      	nop
 8001172:	4b36      	ldr	r3, [pc, #216]	; (800124c <main+0xe8>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d004      	beq.n	8001188 <main+0x24>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	1e5a      	subs	r2, r3, #1
 8001182:	607a      	str	r2, [r7, #4]
 8001184:	2b00      	cmp	r3, #0
 8001186:	dcf4      	bgt.n	8001172 <main+0xe>
	if ( timeout < 0 )
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2b00      	cmp	r3, #0
 800118c:	da01      	bge.n	8001192 <main+0x2e>
	{
		Error_Handler();
 800118e:	f000 fb97 	bl	80018c0 <Error_Handler>
	}
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001192:	f001 f9c3 	bl	800251c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001196:	f000 f861 	bl	800125c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800119a:	f000 f8e3 	bl	8001364 <PeriphCommonClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 800119e:	4b2b      	ldr	r3, [pc, #172]	; (800124c <main+0xe8>)
 80011a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011a4:	4a29      	ldr	r2, [pc, #164]	; (800124c <main+0xe8>)
 80011a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011aa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011ae:	4b27      	ldr	r3, [pc, #156]	; (800124c <main+0xe8>)
 80011b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011b8:	603b      	str	r3, [r7, #0]
 80011ba:	683b      	ldr	r3, [r7, #0]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 80011bc:	2000      	movs	r0, #0
 80011be:	f004 fbd9 	bl	8005974 <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0,0);
 80011c2:	2100      	movs	r1, #0
 80011c4:	2000      	movs	r0, #0
 80011c6:	f004 fbef 	bl	80059a8 <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 80011ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011ce:	607b      	str	r3, [r7, #4]
	while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80011d0:	bf00      	nop
 80011d2:	4b1e      	ldr	r3, [pc, #120]	; (800124c <main+0xe8>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d104      	bne.n	80011e8 <main+0x84>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	1e5a      	subs	r2, r3, #1
 80011e2:	607a      	str	r2, [r7, #4]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	dcf4      	bgt.n	80011d2 <main+0x6e>
	if ( timeout < 0 )
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	da01      	bge.n	80011f2 <main+0x8e>
	{
		Error_Handler();
 80011ee:	f000 fb67 	bl	80018c0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f2:	f000 fa35 	bl	8001660 <MX_GPIO_Init>
  MX_ETH_Init();
 80011f6:	f000 f8e7 	bl	80013c8 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80011fa:	f000 f989 	bl	8001510 <MX_USART3_UART_Init>
  MX_DMA_Init();
 80011fe:	f000 fa07 	bl	8001610 <MX_DMA_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001202:	f000 f9d3 	bl	80015ac <MX_USB_OTG_FS_PCD_Init>
  MX_SPI3_Init();
 8001206:	f000 f92b 	bl	8001460 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
	ST7735_Init();
 800120a:	f000 fc61 	bl	8001ad0 <ST7735_Init>
	ST7735_FillScreen1(ST7735_BLACK);
 800120e:	2000      	movs	r0, #0
 8001210:	f000 fe81 	bl	8001f16 <ST7735_FillScreen1>
	ST7735_FillScreen(ST7735_BLACK);
 8001214:	2000      	movs	r0, #0
 8001216:	f000 fe6d 	bl	8001ef4 <ST7735_FillScreen>
  /* USER CODE BEGIN WHILE */
	while (1)
	{


		if(HAL_GetTick() - timemsM7_LED > 200)
 800121a:	f001 fa05 	bl	8002628 <HAL_GetTick>
 800121e:	4602      	mov	r2, r0
 8001220:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <main+0xec>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	2bc8      	cmp	r3, #200	; 0xc8
 8001228:	d9f7      	bls.n	800121a <main+0xb6>
		{
			timemsM7_LED = HAL_GetTick();
 800122a:	f001 f9fd 	bl	8002628 <HAL_GetTick>
 800122e:	4603      	mov	r3, r0
 8001230:	4a07      	ldr	r2, [pc, #28]	; (8001250 <main+0xec>)
 8001232:	6013      	str	r3, [r2, #0]
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001234:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001238:	4806      	ldr	r0, [pc, #24]	; (8001254 <main+0xf0>)
 800123a:	f004 fb80 	bl	800593e <HAL_GPIO_TogglePin>
			GAME_PLAY_Management(RFIDMain,&StateMain);
 800123e:	f04f 5360 	mov.w	r3, #939524096	; 0x38000000
 8001242:	4905      	ldr	r1, [pc, #20]	; (8001258 <main+0xf4>)
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff fa69 	bl	800071c <GAME_PLAY_Management>
		if(HAL_GetTick() - timemsM7_LED > 200)
 800124a:	e7e6      	b.n	800121a <main+0xb6>
 800124c:	58024400 	.word	0x58024400
 8001250:	24000c2c 	.word	0x24000c2c
 8001254:	58020400 	.word	0x58020400
 8001258:	240008f8 	.word	0x240008f8

0800125c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b09c      	sub	sp, #112	; 0x70
 8001260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001262:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001266:	224c      	movs	r2, #76	; 0x4c
 8001268:	2100      	movs	r1, #0
 800126a:	4618      	mov	r0, r3
 800126c:	f009 fc88 	bl	800ab80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001270:	1d3b      	adds	r3, r7, #4
 8001272:	2220      	movs	r2, #32
 8001274:	2100      	movs	r1, #0
 8001276:	4618      	mov	r0, r3
 8001278:	f009 fc82 	bl	800ab80 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800127c:	2004      	movs	r0, #4
 800127e:	f004 fcef 	bl	8005c60 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001282:	2300      	movs	r3, #0
 8001284:	603b      	str	r3, [r7, #0]
 8001286:	4b34      	ldr	r3, [pc, #208]	; (8001358 <SystemClock_Config+0xfc>)
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	4a33      	ldr	r2, [pc, #204]	; (8001358 <SystemClock_Config+0xfc>)
 800128c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001290:	6193      	str	r3, [r2, #24]
 8001292:	4b31      	ldr	r3, [pc, #196]	; (8001358 <SystemClock_Config+0xfc>)
 8001294:	699b      	ldr	r3, [r3, #24]
 8001296:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800129a:	603b      	str	r3, [r7, #0]
 800129c:	4b2f      	ldr	r3, [pc, #188]	; (800135c <SystemClock_Config+0x100>)
 800129e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012a0:	4a2e      	ldr	r2, [pc, #184]	; (800135c <SystemClock_Config+0x100>)
 80012a2:	f043 0301 	orr.w	r3, r3, #1
 80012a6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80012a8:	4b2c      	ldr	r3, [pc, #176]	; (800135c <SystemClock_Config+0x100>)
 80012aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ac:	f003 0301 	and.w	r3, r3, #1
 80012b0:	603b      	str	r3, [r7, #0]
 80012b2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80012b4:	bf00      	nop
 80012b6:	4b28      	ldr	r3, [pc, #160]	; (8001358 <SystemClock_Config+0xfc>)
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80012c2:	d1f8      	bne.n	80012b6 <SystemClock_Config+0x5a>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80012c4:	4b26      	ldr	r3, [pc, #152]	; (8001360 <SystemClock_Config+0x104>)
 80012c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c8:	f023 0303 	bic.w	r3, r3, #3
 80012cc:	4a24      	ldr	r2, [pc, #144]	; (8001360 <SystemClock_Config+0x104>)
 80012ce:	f043 0302 	orr.w	r3, r3, #2
 80012d2:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012d4:	2301      	movs	r3, #1
 80012d6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80012d8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80012dc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012de:	2302      	movs	r3, #2
 80012e0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012e2:	2302      	movs	r3, #2
 80012e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012e6:	2301      	movs	r3, #1
 80012e8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 80012ea:	2378      	movs	r3, #120	; 0x78
 80012ec:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80012ee:	2302      	movs	r3, #2
 80012f0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80012f2:	2302      	movs	r3, #2
 80012f4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80012f6:	2302      	movs	r3, #2
 80012f8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80012fa:	230c      	movs	r3, #12
 80012fc:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80012fe:	2300      	movs	r3, #0
 8001300:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001302:	2300      	movs	r3, #0
 8001304:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001306:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800130a:	4618      	mov	r0, r3
 800130c:	f004 fd12 	bl	8005d34 <HAL_RCC_OscConfig>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001316:	f000 fad3 	bl	80018c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800131a:	233f      	movs	r3, #63	; 0x3f
 800131c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800131e:	2303      	movs	r3, #3
 8001320:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001326:	2308      	movs	r3, #8
 8001328:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800132a:	2340      	movs	r3, #64	; 0x40
 800132c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800132e:	2340      	movs	r3, #64	; 0x40
 8001330:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001332:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001336:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001338:	2340      	movs	r3, #64	; 0x40
 800133a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800133c:	1d3b      	adds	r3, r7, #4
 800133e:	2104      	movs	r1, #4
 8001340:	4618      	mov	r0, r3
 8001342:	f005 f925 	bl	8006590 <HAL_RCC_ClockConfig>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 800134c:	f000 fab8 	bl	80018c0 <Error_Handler>
  }
}
 8001350:	bf00      	nop
 8001352:	3770      	adds	r7, #112	; 0x70
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	58024800 	.word	0x58024800
 800135c:	58000400 	.word	0x58000400
 8001360:	58024400 	.word	0x58024400

08001364 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b0b0      	sub	sp, #192	; 0xc0
 8001368:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	22bc      	movs	r2, #188	; 0xbc
 800136e:	2100      	movs	r1, #0
 8001370:	4618      	mov	r0, r3
 8001372:	f009 fc05 	bl	800ab80 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_SPI3
 8001376:	f44f 2382 	mov.w	r3, #266240	; 0x41000
 800137a:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SPI1;
  PeriphClkInitStruct.PLL3.PLL3M = 1;
 800137c:	2301      	movs	r3, #1
 800137e:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 24;
 8001380:	2318      	movs	r3, #24
 8001382:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 8001384:	2302      	movs	r3, #2
 8001386:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8001388:	2304      	movs	r3, #4
 800138a:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 800138c:	2302      	movs	r3, #2
 800138e:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8001390:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001394:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8001396:	2300      	movs	r3, #0
 8001398:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 800139e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013a2:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 80013a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80013a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013ac:	1d3b      	adds	r3, r7, #4
 80013ae:	4618      	mov	r0, r3
 80013b0:	f005 fc7a 	bl	8006ca8 <HAL_RCCEx_PeriphCLKConfig>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 80013ba:	f000 fa81 	bl	80018c0 <Error_Handler>
  }
}
 80013be:	bf00      	nop
 80013c0:	37c0      	adds	r7, #192	; 0xc0
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
	...

080013c8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80013cc:	4b1e      	ldr	r3, [pc, #120]	; (8001448 <MX_ETH_Init+0x80>)
 80013ce:	4a1f      	ldr	r2, [pc, #124]	; (800144c <MX_ETH_Init+0x84>)
 80013d0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80013d2:	4b1f      	ldr	r3, [pc, #124]	; (8001450 <MX_ETH_Init+0x88>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80013d8:	4b1d      	ldr	r3, [pc, #116]	; (8001450 <MX_ETH_Init+0x88>)
 80013da:	2280      	movs	r2, #128	; 0x80
 80013dc:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80013de:	4b1c      	ldr	r3, [pc, #112]	; (8001450 <MX_ETH_Init+0x88>)
 80013e0:	22e1      	movs	r2, #225	; 0xe1
 80013e2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80013e4:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <MX_ETH_Init+0x88>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80013ea:	4b19      	ldr	r3, [pc, #100]	; (8001450 <MX_ETH_Init+0x88>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80013f0:	4b17      	ldr	r3, [pc, #92]	; (8001450 <MX_ETH_Init+0x88>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80013f6:	4b14      	ldr	r3, [pc, #80]	; (8001448 <MX_ETH_Init+0x80>)
 80013f8:	4a15      	ldr	r2, [pc, #84]	; (8001450 <MX_ETH_Init+0x88>)
 80013fa:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80013fc:	4b12      	ldr	r3, [pc, #72]	; (8001448 <MX_ETH_Init+0x80>)
 80013fe:	2201      	movs	r2, #1
 8001400:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001402:	4b11      	ldr	r3, [pc, #68]	; (8001448 <MX_ETH_Init+0x80>)
 8001404:	4a13      	ldr	r2, [pc, #76]	; (8001454 <MX_ETH_Init+0x8c>)
 8001406:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001408:	4b0f      	ldr	r3, [pc, #60]	; (8001448 <MX_ETH_Init+0x80>)
 800140a:	4a13      	ldr	r2, [pc, #76]	; (8001458 <MX_ETH_Init+0x90>)
 800140c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <MX_ETH_Init+0x80>)
 8001410:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001414:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001416:	480c      	ldr	r0, [pc, #48]	; (8001448 <MX_ETH_Init+0x80>)
 8001418:	f003 fc8c 	bl	8004d34 <HAL_ETH_Init>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8001422:	f000 fa4d 	bl	80018c0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001426:	2238      	movs	r2, #56	; 0x38
 8001428:	2100      	movs	r1, #0
 800142a:	480c      	ldr	r0, [pc, #48]	; (800145c <MX_ETH_Init+0x94>)
 800142c:	f009 fba8 	bl	800ab80 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001430:	4b0a      	ldr	r3, [pc, #40]	; (800145c <MX_ETH_Init+0x94>)
 8001432:	2221      	movs	r2, #33	; 0x21
 8001434:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001436:	4b09      	ldr	r3, [pc, #36]	; (800145c <MX_ETH_Init+0x94>)
 8001438:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800143c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800143e:	4b07      	ldr	r3, [pc, #28]	; (800145c <MX_ETH_Init+0x94>)
 8001440:	2200      	movs	r2, #0
 8001442:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	24000134 	.word	0x24000134
 800144c:	40028000 	.word	0x40028000
 8001450:	24000c30 	.word	0x24000c30
 8001454:	24000080 	.word	0x24000080
 8001458:	24000020 	.word	0x24000020
 800145c:	240000fc 	.word	0x240000fc

08001460 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001464:	4b28      	ldr	r3, [pc, #160]	; (8001508 <MX_SPI3_Init+0xa8>)
 8001466:	4a29      	ldr	r2, [pc, #164]	; (800150c <MX_SPI3_Init+0xac>)
 8001468:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800146a:	4b27      	ldr	r3, [pc, #156]	; (8001508 <MX_SPI3_Init+0xa8>)
 800146c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001470:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001472:	4b25      	ldr	r3, [pc, #148]	; (8001508 <MX_SPI3_Init+0xa8>)
 8001474:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001478:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800147a:	4b23      	ldr	r3, [pc, #140]	; (8001508 <MX_SPI3_Init+0xa8>)
 800147c:	2207      	movs	r2, #7
 800147e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001480:	4b21      	ldr	r3, [pc, #132]	; (8001508 <MX_SPI3_Init+0xa8>)
 8001482:	2200      	movs	r2, #0
 8001484:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001486:	4b20      	ldr	r3, [pc, #128]	; (8001508 <MX_SPI3_Init+0xa8>)
 8001488:	2200      	movs	r2, #0
 800148a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800148c:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <MX_SPI3_Init+0xa8>)
 800148e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001492:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001494:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <MX_SPI3_Init+0xa8>)
 8001496:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800149a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800149c:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <MX_SPI3_Init+0xa8>)
 800149e:	2200      	movs	r2, #0
 80014a0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80014a2:	4b19      	ldr	r3, [pc, #100]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014a8:	4b17      	ldr	r3, [pc, #92]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80014ae:	4b16      	ldr	r3, [pc, #88]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014ba:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014be:	2200      	movs	r2, #0
 80014c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80014c2:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80014ce:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80014da:	4b0b      	ldr	r3, [pc, #44]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014dc:	2200      	movs	r2, #0
 80014de:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80014e0:	4b09      	ldr	r3, [pc, #36]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80014e6:	4b08      	ldr	r3, [pc, #32]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80014ec:	4b06      	ldr	r3, [pc, #24]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80014f2:	4805      	ldr	r0, [pc, #20]	; (8001508 <MX_SPI3_Init+0xa8>)
 80014f4:	f006 ff40 	bl	8008378 <HAL_SPI_Init>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_SPI3_Init+0xa2>
  {
    Error_Handler();
 80014fe:	f000 f9df 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	240001e4 	.word	0x240001e4
 800150c:	40003c00 	.word	0x40003c00

08001510 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001514:	4b22      	ldr	r3, [pc, #136]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 8001516:	4a23      	ldr	r2, [pc, #140]	; (80015a4 <MX_USART3_UART_Init+0x94>)
 8001518:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 384000;
 800151a:	4b21      	ldr	r3, [pc, #132]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 800151c:	4a22      	ldr	r2, [pc, #136]	; (80015a8 <MX_USART3_UART_Init+0x98>)
 800151e:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001520:	4b1f      	ldr	r3, [pc, #124]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001526:	4b1e      	ldr	r3, [pc, #120]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 8001528:	2200      	movs	r2, #0
 800152a:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800152c:	4b1c      	ldr	r3, [pc, #112]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001532:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 8001534:	220c      	movs	r2, #12
 8001536:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001538:	4b19      	ldr	r3, [pc, #100]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 800153a:	2200      	movs	r2, #0
 800153c:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800153e:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 8001540:	2200      	movs	r2, #0
 8001542:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001544:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 8001546:	2200      	movs	r2, #0
 8001548:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 800154c:	2200      	movs	r2, #0
 800154e:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001550:	4b13      	ldr	r3, [pc, #76]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 8001552:	2200      	movs	r2, #0
 8001554:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001556:	4812      	ldr	r0, [pc, #72]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 8001558:	f007 faef 	bl	8008b3a <HAL_UART_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 8001562:	f000 f9ad 	bl	80018c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001566:	2100      	movs	r1, #0
 8001568:	480d      	ldr	r0, [pc, #52]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 800156a:	f008 ff11 	bl	800a390 <HAL_UARTEx_SetTxFifoThreshold>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 8001574:	f000 f9a4 	bl	80018c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001578:	2100      	movs	r1, #0
 800157a:	4809      	ldr	r0, [pc, #36]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 800157c:	f008 ff46 	bl	800a40c <HAL_UARTEx_SetRxFifoThreshold>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 8001586:	f000 f99b 	bl	80018c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800158a:	4805      	ldr	r0, [pc, #20]	; (80015a0 <MX_USART3_UART_Init+0x90>)
 800158c:	f008 fec7 	bl	800a31e <HAL_UARTEx_DisableFifoMode>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 8001596:	f000 f993 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	2400026c 	.word	0x2400026c
 80015a4:	40004800 	.word	0x40004800
 80015a8:	0005dc00 	.word	0x0005dc00

080015ac <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80015b0:	4b15      	ldr	r3, [pc, #84]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015b2:	4a16      	ldr	r2, [pc, #88]	; (800160c <MX_USB_OTG_FS_PCD_Init+0x60>)
 80015b4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80015b6:	4b14      	ldr	r3, [pc, #80]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015b8:	2209      	movs	r2, #9
 80015ba:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015be:	2202      	movs	r2, #2
 80015c0:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80015c2:	4b11      	ldr	r3, [pc, #68]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80015c8:	4b0f      	ldr	r3, [pc, #60]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015ca:	2202      	movs	r2, #2
 80015cc:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80015da:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015dc:	2200      	movs	r2, #0
 80015de:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80015e0:	4b09      	ldr	r3, [pc, #36]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80015e6:	4b08      	ldr	r3, [pc, #32]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80015ec:	4b06      	ldr	r3, [pc, #24]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80015f2:	4805      	ldr	r0, [pc, #20]	; (8001608 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80015f4:	f004 f9ec 	bl	80059d0 <HAL_PCD_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80015fe:	f000 f95f 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	240003ec 	.word	0x240003ec
 800160c:	40080000 	.word	0x40080000

08001610 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001616:	4b11      	ldr	r3, [pc, #68]	; (800165c <MX_DMA_Init+0x4c>)
 8001618:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800161c:	4a0f      	ldr	r2, [pc, #60]	; (800165c <MX_DMA_Init+0x4c>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001626:	4b0d      	ldr	r3, [pc, #52]	; (800165c <MX_DMA_Init+0x4c>)
 8001628:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800162c:	f003 0301 	and.w	r3, r3, #1
 8001630:	607b      	str	r3, [r7, #4]
 8001632:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001634:	2200      	movs	r2, #0
 8001636:	2100      	movs	r1, #0
 8001638:	200c      	movs	r0, #12
 800163a:	f001 f920 	bl	800287e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800163e:	200c      	movs	r0, #12
 8001640:	f001 f937 	bl	80028b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001644:	2200      	movs	r2, #0
 8001646:	2100      	movs	r1, #0
 8001648:	200f      	movs	r0, #15
 800164a:	f001 f918 	bl	800287e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800164e:	200f      	movs	r0, #15
 8001650:	f001 f92f 	bl	80028b2 <HAL_NVIC_EnableIRQ>

}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	58024400 	.word	0x58024400

08001660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08e      	sub	sp, #56	; 0x38
 8001664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001666:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800166a:	2200      	movs	r2, #0
 800166c:	601a      	str	r2, [r3, #0]
 800166e:	605a      	str	r2, [r3, #4]
 8001670:	609a      	str	r2, [r3, #8]
 8001672:	60da      	str	r2, [r3, #12]
 8001674:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001676:	4b8a      	ldr	r3, [pc, #552]	; (80018a0 <MX_GPIO_Init+0x240>)
 8001678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800167c:	4a88      	ldr	r2, [pc, #544]	; (80018a0 <MX_GPIO_Init+0x240>)
 800167e:	f043 0304 	orr.w	r3, r3, #4
 8001682:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001686:	4b86      	ldr	r3, [pc, #536]	; (80018a0 <MX_GPIO_Init+0x240>)
 8001688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800168c:	f003 0304 	and.w	r3, r3, #4
 8001690:	623b      	str	r3, [r7, #32]
 8001692:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001694:	4b82      	ldr	r3, [pc, #520]	; (80018a0 <MX_GPIO_Init+0x240>)
 8001696:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800169a:	4a81      	ldr	r2, [pc, #516]	; (80018a0 <MX_GPIO_Init+0x240>)
 800169c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016a4:	4b7e      	ldr	r3, [pc, #504]	; (80018a0 <MX_GPIO_Init+0x240>)
 80016a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016ae:	61fb      	str	r3, [r7, #28]
 80016b0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b2:	4b7b      	ldr	r3, [pc, #492]	; (80018a0 <MX_GPIO_Init+0x240>)
 80016b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016b8:	4a79      	ldr	r2, [pc, #484]	; (80018a0 <MX_GPIO_Init+0x240>)
 80016ba:	f043 0301 	orr.w	r3, r3, #1
 80016be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016c2:	4b77      	ldr	r3, [pc, #476]	; (80018a0 <MX_GPIO_Init+0x240>)
 80016c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	61bb      	str	r3, [r7, #24]
 80016ce:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d0:	4b73      	ldr	r3, [pc, #460]	; (80018a0 <MX_GPIO_Init+0x240>)
 80016d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016d6:	4a72      	ldr	r2, [pc, #456]	; (80018a0 <MX_GPIO_Init+0x240>)
 80016d8:	f043 0302 	orr.w	r3, r3, #2
 80016dc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016e0:	4b6f      	ldr	r3, [pc, #444]	; (80018a0 <MX_GPIO_Init+0x240>)
 80016e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016e6:	f003 0302 	and.w	r3, r3, #2
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016ee:	4b6c      	ldr	r3, [pc, #432]	; (80018a0 <MX_GPIO_Init+0x240>)
 80016f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016f4:	4a6a      	ldr	r2, [pc, #424]	; (80018a0 <MX_GPIO_Init+0x240>)
 80016f6:	f043 0320 	orr.w	r3, r3, #32
 80016fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016fe:	4b68      	ldr	r3, [pc, #416]	; (80018a0 <MX_GPIO_Init+0x240>)
 8001700:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001704:	f003 0320 	and.w	r3, r3, #32
 8001708:	613b      	str	r3, [r7, #16]
 800170a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800170c:	4b64      	ldr	r3, [pc, #400]	; (80018a0 <MX_GPIO_Init+0x240>)
 800170e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001712:	4a63      	ldr	r2, [pc, #396]	; (80018a0 <MX_GPIO_Init+0x240>)
 8001714:	f043 0310 	orr.w	r3, r3, #16
 8001718:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800171c:	4b60      	ldr	r3, [pc, #384]	; (80018a0 <MX_GPIO_Init+0x240>)
 800171e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001722:	f003 0310 	and.w	r3, r3, #16
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800172a:	4b5d      	ldr	r3, [pc, #372]	; (80018a0 <MX_GPIO_Init+0x240>)
 800172c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001730:	4a5b      	ldr	r2, [pc, #364]	; (80018a0 <MX_GPIO_Init+0x240>)
 8001732:	f043 0308 	orr.w	r3, r3, #8
 8001736:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800173a:	4b59      	ldr	r3, [pc, #356]	; (80018a0 <MX_GPIO_Init+0x240>)
 800173c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001740:	f003 0308 	and.w	r3, r3, #8
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001748:	4b55      	ldr	r3, [pc, #340]	; (80018a0 <MX_GPIO_Init+0x240>)
 800174a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800174e:	4a54      	ldr	r2, [pc, #336]	; (80018a0 <MX_GPIO_Init+0x240>)
 8001750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001754:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001758:	4b51      	ldr	r3, [pc, #324]	; (80018a0 <MX_GPIO_Init+0x240>)
 800175a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800175e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001762:	607b      	str	r3, [r7, #4]
 8001764:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_RST_Pin|LCD1_CS_Pin, GPIO_PIN_SET);
 8001766:	2201      	movs	r2, #1
 8001768:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 800176c:	484d      	ldr	r0, [pc, #308]	; (80018a4 <MX_GPIO_Init+0x244>)
 800176e:	f004 f8cd 	bl	800590c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD2_CS_GPIO_Port, LCD2_CS_Pin, GPIO_PIN_RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001778:	484a      	ldr	r0, [pc, #296]	; (80018a4 <MX_GPIO_Init+0x244>)
 800177a:	f004 f8c7 	bl	800590c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800177e:	2200      	movs	r2, #0
 8001780:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001784:	4848      	ldr	r0, [pc, #288]	; (80018a8 <MX_GPIO_Init+0x248>)
 8001786:	f004 f8c1 	bl	800590c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 800178a:	2200      	movs	r2, #0
 800178c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001790:	4846      	ldr	r0, [pc, #280]	; (80018ac <MX_GPIO_Init+0x24c>)
 8001792:	f004 f8bb 	bl	800590c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8001796:	2201      	movs	r2, #1
 8001798:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800179c:	4844      	ldr	r0, [pc, #272]	; (80018b0 <MX_GPIO_Init+0x250>)
 800179e:	f004 f8b5 	bl	800590c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TURN_BUTTON_Pin YES2_Pin YES1_Pin */
  GPIO_InitStruct.Pin = TURN_BUTTON_Pin|YES2_Pin|YES1_Pin;
 80017a2:	230d      	movs	r3, #13
 80017a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a6:	2300      	movs	r3, #0
 80017a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017b2:	4619      	mov	r1, r3
 80017b4:	483f      	ldr	r0, [pc, #252]	; (80018b4 <MX_GPIO_Init+0x254>)
 80017b6:	f003 fee1 	bl	800557c <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 80017ba:	2308      	movs	r3, #8
 80017bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017be:	2300      	movs	r3, #0
 80017c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c2:	2300      	movs	r3, #0
 80017c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80017c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ca:	4619      	mov	r1, r3
 80017cc:	483a      	ldr	r0, [pc, #232]	; (80018b8 <MX_GPIO_Init+0x258>)
 80017ce:	f003 fed5 	bl	800557c <HAL_GPIO_Init>

  /*Configure GPIO pin : NO1_Pin */
  GPIO_InitStruct.Pin = NO1_Pin;
 80017d2:	2302      	movs	r3, #2
 80017d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d6:	2300      	movs	r3, #0
 80017d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017da:	2300      	movs	r3, #0
 80017dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NO1_GPIO_Port, &GPIO_InitStruct);
 80017de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017e2:	4619      	mov	r1, r3
 80017e4:	4830      	ldr	r0, [pc, #192]	; (80018a8 <MX_GPIO_Init+0x248>)
 80017e6:	f003 fec9 	bl	800557c <HAL_GPIO_Init>

  /*Configure GPIO pin : NO2_Pin */
  GPIO_InitStruct.Pin = NO2_Pin;
 80017ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017f0:	2300      	movs	r3, #0
 80017f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NO2_GPIO_Port, &GPIO_InitStruct);
 80017f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fc:	4619      	mov	r1, r3
 80017fe:	482f      	ldr	r0, [pc, #188]	; (80018bc <MX_GPIO_Init+0x25c>)
 8001800:	f003 febc 	bl	800557c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD2_CS_Pin LCD1_CS_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD2_CS_Pin|LCD1_CS_Pin;
 8001804:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180a:	2301      	movs	r3, #1
 800180c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001816:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800181a:	4619      	mov	r1, r3
 800181c:	4821      	ldr	r0, [pc, #132]	; (80018a4 <MX_GPIO_Init+0x244>)
 800181e:	f003 fead 	bl	800557c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001822:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001826:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001828:	2301      	movs	r3, #1
 800182a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001830:	2300      	movs	r3, #0
 8001832:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001834:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001838:	4619      	mov	r1, r3
 800183a:	481b      	ldr	r0, [pc, #108]	; (80018a8 <MX_GPIO_Init+0x248>)
 800183c:	f003 fe9e 	bl	800557c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8001840:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001846:	2301      	movs	r3, #1
 8001848:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184e:	2300      	movs	r3, #0
 8001850:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001852:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001856:	4619      	mov	r1, r3
 8001858:	4814      	ldr	r0, [pc, #80]	; (80018ac <MX_GPIO_Init+0x24c>)
 800185a:	f003 fe8f 	bl	800557c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 800185e:	2380      	movs	r3, #128	; 0x80
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001862:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001866:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 800186c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001870:	4619      	mov	r1, r3
 8001872:	480f      	ldr	r0, [pc, #60]	; (80018b0 <MX_GPIO_Init+0x250>)
 8001874:	f003 fe82 	bl	800557c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 8001878:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187e:	2301      	movs	r3, #1
 8001880:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001886:	2300      	movs	r3, #0
 8001888:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 800188a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800188e:	4619      	mov	r1, r3
 8001890:	4807      	ldr	r0, [pc, #28]	; (80018b0 <MX_GPIO_Init+0x250>)
 8001892:	f003 fe73 	bl	800557c <HAL_GPIO_Init>

}
 8001896:	bf00      	nop
 8001898:	3738      	adds	r7, #56	; 0x38
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	58024400 	.word	0x58024400
 80018a4:	58021000 	.word	0x58021000
 80018a8:	58020400 	.word	0x58020400
 80018ac:	58020c00 	.word	0x58020c00
 80018b0:	58021800 	.word	0x58021800
 80018b4:	58020800 	.word	0x58020800
 80018b8:	58020000 	.word	0x58020000
 80018bc:	58021400 	.word	0x58021400

080018c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018c4:	b672      	cpsid	i
}
 80018c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80018c8:	e7fe      	b.n	80018c8 <Error_Handler+0x8>
	...

080018cc <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80018d0:	2200      	movs	r2, #0
 80018d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018d6:	4802      	ldr	r0, [pc, #8]	; (80018e0 <ST7735_Select+0x14>)
 80018d8:	f004 f818 	bl	800590c <HAL_GPIO_WritePin>
}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	58021000 	.word	0x58021000

080018e4 <ST7735_Unselect>:

void ST7735_Unselect() {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 80018e8:	2201      	movs	r2, #1
 80018ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018ee:	4802      	ldr	r0, [pc, #8]	; (80018f8 <ST7735_Unselect+0x14>)
 80018f0:	f004 f80c 	bl	800590c <HAL_GPIO_WritePin>
}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	58021000 	.word	0x58021000

080018fc <ST7735_Select1>:
static void ST7735_Select1() {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port1, ST7735_CS_Pin1, GPIO_PIN_RESET);
 8001900:	2200      	movs	r2, #0
 8001902:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001906:	4802      	ldr	r0, [pc, #8]	; (8001910 <ST7735_Select1+0x14>)
 8001908:	f004 f800 	bl	800590c <HAL_GPIO_WritePin>
}
 800190c:	bf00      	nop
 800190e:	bd80      	pop	{r7, pc}
 8001910:	58021000 	.word	0x58021000

08001914 <ST7735_Unselect1>:

void ST7735_Unselect1() {
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port1, ST7735_CS_Pin1, GPIO_PIN_SET);
 8001918:	2201      	movs	r2, #1
 800191a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800191e:	4802      	ldr	r0, [pc, #8]	; (8001928 <ST7735_Unselect1+0x14>)
 8001920:	f003 fff4 	bl	800590c <HAL_GPIO_WritePin>
}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}
 8001928:	58021000 	.word	0x58021000

0800192c <ST7735_Reset>:

static void ST7735_Reset() {
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8001930:	2200      	movs	r2, #0
 8001932:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001936:	4807      	ldr	r0, [pc, #28]	; (8001954 <ST7735_Reset+0x28>)
 8001938:	f003 ffe8 	bl	800590c <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800193c:	2005      	movs	r0, #5
 800193e:	f000 fe7f 	bl	8002640 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8001942:	2201      	movs	r2, #1
 8001944:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001948:	4802      	ldr	r0, [pc, #8]	; (8001954 <ST7735_Reset+0x28>)
 800194a:	f003 ffdf 	bl	800590c <HAL_GPIO_WritePin>
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	58021000 	.word	0x58021000

08001958 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001962:	2200      	movs	r2, #0
 8001964:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001968:	4806      	ldr	r0, [pc, #24]	; (8001984 <ST7735_WriteCommand+0x2c>)
 800196a:	f003 ffcf 	bl	800590c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800196e:	1df9      	adds	r1, r7, #7
 8001970:	f04f 33ff 	mov.w	r3, #4294967295
 8001974:	2201      	movs	r2, #1
 8001976:	4804      	ldr	r0, [pc, #16]	; (8001988 <ST7735_WriteCommand+0x30>)
 8001978:	f006 fe04 	bl	8008584 <HAL_SPI_Transmit>
}
 800197c:	bf00      	nop
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	58021800 	.word	0x58021800
 8001988:	240001e4 	.word	0x240001e4

0800198c <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001996:	2201      	movs	r2, #1
 8001998:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800199c:	4807      	ldr	r0, [pc, #28]	; (80019bc <ST7735_WriteData+0x30>)
 800199e:	f003 ffb5 	bl	800590c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	f04f 33ff 	mov.w	r3, #4294967295
 80019aa:	6879      	ldr	r1, [r7, #4]
 80019ac:	4804      	ldr	r0, [pc, #16]	; (80019c0 <ST7735_WriteData+0x34>)
 80019ae:	f006 fde9 	bl	8008584 <HAL_SPI_Transmit>
}
 80019b2:	bf00      	nop
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	58021800 	.word	0x58021800
 80019c0:	240001e4 	.word	0x240001e4

080019c4 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	1c5a      	adds	r2, r3, #1
 80019d0:	607a      	str	r2, [r7, #4]
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 80019d6:	e034      	b.n	8001a42 <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	1c5a      	adds	r2, r3, #1
 80019dc:	607a      	str	r2, [r7, #4]
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 80019e2:	7afb      	ldrb	r3, [r7, #11]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff ffb7 	bl	8001958 <ST7735_WriteCommand>

        numArgs = *addr++;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	1c5a      	adds	r2, r3, #1
 80019ee:	607a      	str	r2, [r7, #4]
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80019f4:	7abb      	ldrb	r3, [r7, #10]
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019fc:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 80019fe:	7abb      	ldrb	r3, [r7, #10]
 8001a00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a04:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8001a06:	7abb      	ldrb	r3, [r7, #10]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d008      	beq.n	8001a1e <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001a0c:	7abb      	ldrb	r3, [r7, #10]
 8001a0e:	4619      	mov	r1, r3
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff ffbb 	bl	800198c <ST7735_WriteData>
            addr += numArgs;
 8001a16:	7abb      	ldrb	r3, [r7, #10]
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8001a1e:	89bb      	ldrh	r3, [r7, #12]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d00e      	beq.n	8001a42 <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	1c5a      	adds	r2, r3, #1
 8001a28:	607a      	str	r2, [r7, #4]
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001a2e:	89bb      	ldrh	r3, [r7, #12]
 8001a30:	2bff      	cmp	r3, #255	; 0xff
 8001a32:	d102      	bne.n	8001a3a <ST7735_ExecuteCommandList+0x76>
 8001a34:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001a38:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8001a3a:	89bb      	ldrh	r3, [r7, #12]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f000 fdff 	bl	8002640 <HAL_Delay>
    while(numCommands--) {
 8001a42:	7bfb      	ldrb	r3, [r7, #15]
 8001a44:	1e5a      	subs	r2, r3, #1
 8001a46:	73fa      	strb	r2, [r7, #15]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d1c5      	bne.n	80019d8 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8001a4c:	bf00      	nop
 8001a4e:	bf00      	nop
 8001a50:	3710      	adds	r7, #16
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8001a56:	b590      	push	{r4, r7, lr}
 8001a58:	b085      	sub	sp, #20
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	4604      	mov	r4, r0
 8001a5e:	4608      	mov	r0, r1
 8001a60:	4611      	mov	r1, r2
 8001a62:	461a      	mov	r2, r3
 8001a64:	4623      	mov	r3, r4
 8001a66:	71fb      	strb	r3, [r7, #7]
 8001a68:	4603      	mov	r3, r0
 8001a6a:	71bb      	strb	r3, [r7, #6]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	717b      	strb	r3, [r7, #5]
 8001a70:	4613      	mov	r3, r2
 8001a72:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001a74:	202a      	movs	r0, #42	; 0x2a
 8001a76:	f7ff ff6f 	bl	8001958 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	733b      	strb	r3, [r7, #12]
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	3302      	adds	r3, #2
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	737b      	strb	r3, [r7, #13]
 8001a86:	2300      	movs	r3, #0
 8001a88:	73bb      	strb	r3, [r7, #14]
 8001a8a:	797b      	ldrb	r3, [r7, #5]
 8001a8c:	3302      	adds	r3, #2
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001a92:	f107 030c 	add.w	r3, r7, #12
 8001a96:	2104      	movs	r1, #4
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff ff77 	bl	800198c <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001a9e:	202b      	movs	r0, #43	; 0x2b
 8001aa0:	f7ff ff5a 	bl	8001958 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 8001aa4:	79bb      	ldrb	r3, [r7, #6]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8001aac:	793b      	ldrb	r3, [r7, #4]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001ab4:	f107 030c 	add.w	r3, r7, #12
 8001ab8:	2104      	movs	r1, #4
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7ff ff66 	bl	800198c <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8001ac0:	202c      	movs	r0, #44	; 0x2c
 8001ac2:	f7ff ff49 	bl	8001958 <ST7735_WriteCommand>
}
 8001ac6:	bf00      	nop
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd90      	pop	{r4, r7, pc}
	...

08001ad0 <ST7735_Init>:

void ST7735_Init() {
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
    ST7735_Select();
 8001ad4:	f7ff fefa 	bl	80018cc <ST7735_Select>
    ST7735_Select1();
 8001ad8:	f7ff ff10 	bl	80018fc <ST7735_Select1>
    ST7735_Reset();
 8001adc:	f7ff ff26 	bl	800192c <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8001ae0:	4807      	ldr	r0, [pc, #28]	; (8001b00 <ST7735_Init+0x30>)
 8001ae2:	f7ff ff6f 	bl	80019c4 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8001ae6:	4807      	ldr	r0, [pc, #28]	; (8001b04 <ST7735_Init+0x34>)
 8001ae8:	f7ff ff6c 	bl	80019c4 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001aec:	4806      	ldr	r0, [pc, #24]	; (8001b08 <ST7735_Init+0x38>)
 8001aee:	f7ff ff69 	bl	80019c4 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 8001af2:	f7ff fef7 	bl	80018e4 <ST7735_Unselect>
    ST7735_Unselect1();
 8001af6:	f7ff ff0d 	bl	8001914 <ST7735_Unselect1>
}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	0800c0ec 	.word	0x0800c0ec
 8001b04:	0800c128 	.word	0x0800c128
 8001b08:	0800c138 	.word	0x0800c138

08001b0c <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	b590      	push	{r4, r7, lr}
 8001b10:	b089      	sub	sp, #36	; 0x24
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	637b      	str	r3, [r7, #52]	; 0x34
 8001b16:	4603      	mov	r3, r0
 8001b18:	80fb      	strh	r3, [r7, #6]
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	80bb      	strh	r3, [r7, #4]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8001b22:	88fb      	ldrh	r3, [r7, #6]
 8001b24:	b2d8      	uxtb	r0, r3
 8001b26:	88bb      	ldrh	r3, [r7, #4]
 8001b28:	b2d9      	uxtb	r1, r3
 8001b2a:	88fb      	ldrh	r3, [r7, #6]
 8001b2c:	b2da      	uxtb	r2, r3
 8001b2e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001b32:	4413      	add	r3, r2
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	3b01      	subs	r3, #1
 8001b38:	b2dc      	uxtb	r4, r3
 8001b3a:	88bb      	ldrh	r3, [r7, #4]
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001b42:	4413      	add	r3, r2
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	3b01      	subs	r3, #1
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	4622      	mov	r2, r4
 8001b4c:	f7ff ff83 	bl	8001a56 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8001b50:	2300      	movs	r3, #0
 8001b52:	61fb      	str	r3, [r7, #28]
 8001b54:	e043      	b.n	8001bde <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 8001b56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b58:	78fb      	ldrb	r3, [r7, #3]
 8001b5a:	3b20      	subs	r3, #32
 8001b5c:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8001b60:	fb01 f303 	mul.w	r3, r1, r3
 8001b64:	4619      	mov	r1, r3
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	440b      	add	r3, r1
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	4413      	add	r3, r2
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8001b72:	2300      	movs	r3, #0
 8001b74:	61bb      	str	r3, [r7, #24]
 8001b76:	e029      	b.n	8001bcc <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8001b78:	697a      	ldr	r2, [r7, #20]
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d00e      	beq.n	8001ba6 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001b88:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001b8a:	0a1b      	lsrs	r3, r3, #8
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	743b      	strb	r3, [r7, #16]
 8001b92:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8001b98:	f107 0310 	add.w	r3, r7, #16
 8001b9c:	2102      	movs	r1, #2
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff fef4 	bl	800198c <ST7735_WriteData>
 8001ba4:	e00f      	b.n	8001bc6 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8001ba6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001baa:	0a1b      	lsrs	r3, r3, #8
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	733b      	strb	r3, [r7, #12]
 8001bb2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8001bba:	f107 030c 	add.w	r3, r7, #12
 8001bbe:	2102      	movs	r1, #2
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff fee3 	bl	800198c <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	61bb      	str	r3, [r7, #24]
 8001bcc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d3cf      	bcc.n	8001b78 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	61fb      	str	r3, [r7, #28]
 8001bde:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001be2:	461a      	mov	r2, r3
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d3b5      	bcc.n	8001b56 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8001bea:	bf00      	nop
 8001bec:	bf00      	nop
 8001bee:	3724      	adds	r7, #36	; 0x24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001bf6:	b002      	add	sp, #8
 8001bf8:	4770      	bx	lr

08001bfa <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af04      	add	r7, sp, #16
 8001c02:	603a      	str	r2, [r7, #0]
 8001c04:	617b      	str	r3, [r7, #20]
 8001c06:	4603      	mov	r3, r0
 8001c08:	80fb      	strh	r3, [r7, #6]
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8001c0e:	f7ff fe5d 	bl	80018cc <ST7735_Select>

    while(*str) {
 8001c12:	e02d      	b.n	8001c70 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 8001c14:	88fb      	ldrh	r3, [r7, #6]
 8001c16:	7d3a      	ldrb	r2, [r7, #20]
 8001c18:	4413      	add	r3, r2
 8001c1a:	2b7f      	cmp	r3, #127	; 0x7f
 8001c1c:	dd13      	ble.n	8001c46 <ST7735_WriteString+0x4c>
            x = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001c22:	7d7b      	ldrb	r3, [r7, #21]
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	88bb      	ldrh	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 8001c2c:	88bb      	ldrh	r3, [r7, #4]
 8001c2e:	7d7a      	ldrb	r2, [r7, #21]
 8001c30:	4413      	add	r3, r2
 8001c32:	2b7f      	cmp	r3, #127	; 0x7f
 8001c34:	dc21      	bgt.n	8001c7a <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b20      	cmp	r3, #32
 8001c3c:	d103      	bne.n	8001c46 <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	3301      	adds	r3, #1
 8001c42:	603b      	str	r3, [r7, #0]
                continue;
 8001c44:	e014      	b.n	8001c70 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	781a      	ldrb	r2, [r3, #0]
 8001c4a:	88b9      	ldrh	r1, [r7, #4]
 8001c4c:	88f8      	ldrh	r0, [r7, #6]
 8001c4e:	8c3b      	ldrh	r3, [r7, #32]
 8001c50:	9302      	str	r3, [sp, #8]
 8001c52:	8bbb      	ldrh	r3, [r7, #28]
 8001c54:	9301      	str	r3, [sp, #4]
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	f7ff ff56 	bl	8001b0c <ST7735_WriteChar>
        x += font.width;
 8001c60:	7d3b      	ldrb	r3, [r7, #20]
 8001c62:	b29a      	uxth	r2, r3
 8001c64:	88fb      	ldrh	r3, [r7, #6]
 8001c66:	4413      	add	r3, r2
 8001c68:	80fb      	strh	r3, [r7, #6]
        str++;
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	603b      	str	r3, [r7, #0]
    while(*str) {
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d1cd      	bne.n	8001c14 <ST7735_WriteString+0x1a>
 8001c78:	e000      	b.n	8001c7c <ST7735_WriteString+0x82>
                break;
 8001c7a:	bf00      	nop
    }

    ST7735_Unselect();
 8001c7c:	f7ff fe32 	bl	80018e4 <ST7735_Unselect>
}
 8001c80:	bf00      	nop
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001c8a:	b002      	add	sp, #8
 8001c8c:	4770      	bx	lr

08001c8e <ST7735_WriteString1>:

void ST7735_WriteString1(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001c8e:	b082      	sub	sp, #8
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af04      	add	r7, sp, #16
 8001c96:	603a      	str	r2, [r7, #0]
 8001c98:	617b      	str	r3, [r7, #20]
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	80fb      	strh	r3, [r7, #6]
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	80bb      	strh	r3, [r7, #4]
    ST7735_Select1();
 8001ca2:	f7ff fe2b 	bl	80018fc <ST7735_Select1>

    while(*str) {
 8001ca6:	e02d      	b.n	8001d04 <ST7735_WriteString1+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	7d3a      	ldrb	r2, [r7, #20]
 8001cac:	4413      	add	r3, r2
 8001cae:	2b7f      	cmp	r3, #127	; 0x7f
 8001cb0:	dd13      	ble.n	8001cda <ST7735_WriteString1+0x4c>
            x = 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001cb6:	7d7b      	ldrb	r3, [r7, #21]
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	88bb      	ldrh	r3, [r7, #4]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 8001cc0:	88bb      	ldrh	r3, [r7, #4]
 8001cc2:	7d7a      	ldrb	r2, [r7, #21]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	2b7f      	cmp	r3, #127	; 0x7f
 8001cc8:	dc21      	bgt.n	8001d0e <ST7735_WriteString1+0x80>
                break;
            }

            if(*str == ' ') {
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	2b20      	cmp	r3, #32
 8001cd0:	d103      	bne.n	8001cda <ST7735_WriteString1+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	603b      	str	r3, [r7, #0]
                continue;
 8001cd8:	e014      	b.n	8001d04 <ST7735_WriteString1+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	781a      	ldrb	r2, [r3, #0]
 8001cde:	88b9      	ldrh	r1, [r7, #4]
 8001ce0:	88f8      	ldrh	r0, [r7, #6]
 8001ce2:	8c3b      	ldrh	r3, [r7, #32]
 8001ce4:	9302      	str	r3, [sp, #8]
 8001ce6:	8bbb      	ldrh	r3, [r7, #28]
 8001ce8:	9301      	str	r3, [sp, #4]
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	f7ff ff0c 	bl	8001b0c <ST7735_WriteChar>
        x += font.width;
 8001cf4:	7d3b      	ldrb	r3, [r7, #20]
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	88fb      	ldrh	r3, [r7, #6]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	80fb      	strh	r3, [r7, #6]
        str++;
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	3301      	adds	r3, #1
 8001d02:	603b      	str	r3, [r7, #0]
    while(*str) {
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1cd      	bne.n	8001ca8 <ST7735_WriteString1+0x1a>
 8001d0c:	e000      	b.n	8001d10 <ST7735_WriteString1+0x82>
                break;
 8001d0e:	bf00      	nop
    }

    ST7735_Unselect1();
 8001d10:	f7ff fe00 	bl	8001914 <ST7735_Unselect1>
}
 8001d14:	bf00      	nop
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d1e:	b002      	add	sp, #8
 8001d20:	4770      	bx	lr
	...

08001d24 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001d24:	b590      	push	{r4, r7, lr}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4604      	mov	r4, r0
 8001d2c:	4608      	mov	r0, r1
 8001d2e:	4611      	mov	r1, r2
 8001d30:	461a      	mov	r2, r3
 8001d32:	4623      	mov	r3, r4
 8001d34:	80fb      	strh	r3, [r7, #6]
 8001d36:	4603      	mov	r3, r0
 8001d38:	80bb      	strh	r3, [r7, #4]
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	807b      	strh	r3, [r7, #2]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001d42:	88fb      	ldrh	r3, [r7, #6]
 8001d44:	2b7f      	cmp	r3, #127	; 0x7f
 8001d46:	d858      	bhi.n	8001dfa <ST7735_FillRectangle+0xd6>
 8001d48:	88bb      	ldrh	r3, [r7, #4]
 8001d4a:	2b7f      	cmp	r3, #127	; 0x7f
 8001d4c:	d855      	bhi.n	8001dfa <ST7735_FillRectangle+0xd6>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8001d4e:	88fa      	ldrh	r2, [r7, #6]
 8001d50:	887b      	ldrh	r3, [r7, #2]
 8001d52:	4413      	add	r3, r2
 8001d54:	2b80      	cmp	r3, #128	; 0x80
 8001d56:	dd03      	ble.n	8001d60 <ST7735_FillRectangle+0x3c>
 8001d58:	88fb      	ldrh	r3, [r7, #6]
 8001d5a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001d5e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8001d60:	88ba      	ldrh	r2, [r7, #4]
 8001d62:	883b      	ldrh	r3, [r7, #0]
 8001d64:	4413      	add	r3, r2
 8001d66:	2b80      	cmp	r3, #128	; 0x80
 8001d68:	dd03      	ble.n	8001d72 <ST7735_FillRectangle+0x4e>
 8001d6a:	88bb      	ldrh	r3, [r7, #4]
 8001d6c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001d70:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001d72:	f7ff fdab 	bl	80018cc <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001d76:	88fb      	ldrh	r3, [r7, #6]
 8001d78:	b2d8      	uxtb	r0, r3
 8001d7a:	88bb      	ldrh	r3, [r7, #4]
 8001d7c:	b2d9      	uxtb	r1, r3
 8001d7e:	88fb      	ldrh	r3, [r7, #6]
 8001d80:	b2da      	uxtb	r2, r3
 8001d82:	887b      	ldrh	r3, [r7, #2]
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	4413      	add	r3, r2
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	b2dc      	uxtb	r4, r3
 8001d8e:	88bb      	ldrh	r3, [r7, #4]
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	883b      	ldrh	r3, [r7, #0]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	4413      	add	r3, r2
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	4622      	mov	r2, r4
 8001da0:	f7ff fe59 	bl	8001a56 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001da4:	8c3b      	ldrh	r3, [r7, #32]
 8001da6:	0a1b      	lsrs	r3, r3, #8
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	733b      	strb	r3, [r7, #12]
 8001dae:	8c3b      	ldrh	r3, [r7, #32]
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001db4:	2201      	movs	r2, #1
 8001db6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dba:	4812      	ldr	r0, [pc, #72]	; (8001e04 <ST7735_FillRectangle+0xe0>)
 8001dbc:	f003 fda6 	bl	800590c <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8001dc0:	883b      	ldrh	r3, [r7, #0]
 8001dc2:	80bb      	strh	r3, [r7, #4]
 8001dc4:	e013      	b.n	8001dee <ST7735_FillRectangle+0xca>
        for(x = w; x > 0; x--) {
 8001dc6:	887b      	ldrh	r3, [r7, #2]
 8001dc8:	80fb      	strh	r3, [r7, #6]
 8001dca:	e00a      	b.n	8001de2 <ST7735_FillRectangle+0xbe>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8001dcc:	f107 010c 	add.w	r1, r7, #12
 8001dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd4:	2202      	movs	r2, #2
 8001dd6:	480c      	ldr	r0, [pc, #48]	; (8001e08 <ST7735_FillRectangle+0xe4>)
 8001dd8:	f006 fbd4 	bl	8008584 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8001ddc:	88fb      	ldrh	r3, [r7, #6]
 8001dde:	3b01      	subs	r3, #1
 8001de0:	80fb      	strh	r3, [r7, #6]
 8001de2:	88fb      	ldrh	r3, [r7, #6]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d1f1      	bne.n	8001dcc <ST7735_FillRectangle+0xa8>
    for(y = h; y > 0; y--) {
 8001de8:	88bb      	ldrh	r3, [r7, #4]
 8001dea:	3b01      	subs	r3, #1
 8001dec:	80bb      	strh	r3, [r7, #4]
 8001dee:	88bb      	ldrh	r3, [r7, #4]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1e8      	bne.n	8001dc6 <ST7735_FillRectangle+0xa2>
        }
    }

    ST7735_Unselect();
 8001df4:	f7ff fd76 	bl	80018e4 <ST7735_Unselect>
 8001df8:	e000      	b.n	8001dfc <ST7735_FillRectangle+0xd8>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001dfa:	bf00      	nop
}
 8001dfc:	3714      	adds	r7, #20
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd90      	pop	{r4, r7, pc}
 8001e02:	bf00      	nop
 8001e04:	58021800 	.word	0x58021800
 8001e08:	240001e4 	.word	0x240001e4

08001e0c <ST7735_FillRectangle1>:
void ST7735_FillRectangle1(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001e0c:	b590      	push	{r4, r7, lr}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4604      	mov	r4, r0
 8001e14:	4608      	mov	r0, r1
 8001e16:	4611      	mov	r1, r2
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4623      	mov	r3, r4
 8001e1c:	80fb      	strh	r3, [r7, #6]
 8001e1e:	4603      	mov	r3, r0
 8001e20:	80bb      	strh	r3, [r7, #4]
 8001e22:	460b      	mov	r3, r1
 8001e24:	807b      	strh	r3, [r7, #2]
 8001e26:	4613      	mov	r3, r2
 8001e28:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001e2a:	88fb      	ldrh	r3, [r7, #6]
 8001e2c:	2b7f      	cmp	r3, #127	; 0x7f
 8001e2e:	d858      	bhi.n	8001ee2 <ST7735_FillRectangle1+0xd6>
 8001e30:	88bb      	ldrh	r3, [r7, #4]
 8001e32:	2b7f      	cmp	r3, #127	; 0x7f
 8001e34:	d855      	bhi.n	8001ee2 <ST7735_FillRectangle1+0xd6>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 8001e36:	88fa      	ldrh	r2, [r7, #6]
 8001e38:	887b      	ldrh	r3, [r7, #2]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	2b80      	cmp	r3, #128	; 0x80
 8001e3e:	dd03      	ble.n	8001e48 <ST7735_FillRectangle1+0x3c>
 8001e40:	88fb      	ldrh	r3, [r7, #6]
 8001e42:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001e46:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8001e48:	88ba      	ldrh	r2, [r7, #4]
 8001e4a:	883b      	ldrh	r3, [r7, #0]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	2b80      	cmp	r3, #128	; 0x80
 8001e50:	dd03      	ble.n	8001e5a <ST7735_FillRectangle1+0x4e>
 8001e52:	88bb      	ldrh	r3, [r7, #4]
 8001e54:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001e58:	803b      	strh	r3, [r7, #0]

    ST7735_Select1();
 8001e5a:	f7ff fd4f 	bl	80018fc <ST7735_Select1>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001e5e:	88fb      	ldrh	r3, [r7, #6]
 8001e60:	b2d8      	uxtb	r0, r3
 8001e62:	88bb      	ldrh	r3, [r7, #4]
 8001e64:	b2d9      	uxtb	r1, r3
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	887b      	ldrh	r3, [r7, #2]
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	4413      	add	r3, r2
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	3b01      	subs	r3, #1
 8001e74:	b2dc      	uxtb	r4, r3
 8001e76:	88bb      	ldrh	r3, [r7, #4]
 8001e78:	b2da      	uxtb	r2, r3
 8001e7a:	883b      	ldrh	r3, [r7, #0]
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	4413      	add	r3, r2
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	3b01      	subs	r3, #1
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	4622      	mov	r2, r4
 8001e88:	f7ff fde5 	bl	8001a56 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001e8c:	8c3b      	ldrh	r3, [r7, #32]
 8001e8e:	0a1b      	lsrs	r3, r3, #8
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	733b      	strb	r3, [r7, #12]
 8001e96:	8c3b      	ldrh	r3, [r7, #32]
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ea2:	4812      	ldr	r0, [pc, #72]	; (8001eec <ST7735_FillRectangle1+0xe0>)
 8001ea4:	f003 fd32 	bl	800590c <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8001ea8:	883b      	ldrh	r3, [r7, #0]
 8001eaa:	80bb      	strh	r3, [r7, #4]
 8001eac:	e013      	b.n	8001ed6 <ST7735_FillRectangle1+0xca>
        for(x = w; x > 0; x--) {
 8001eae:	887b      	ldrh	r3, [r7, #2]
 8001eb0:	80fb      	strh	r3, [r7, #6]
 8001eb2:	e00a      	b.n	8001eca <ST7735_FillRectangle1+0xbe>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8001eb4:	f107 010c 	add.w	r1, r7, #12
 8001eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	480c      	ldr	r0, [pc, #48]	; (8001ef0 <ST7735_FillRectangle1+0xe4>)
 8001ec0:	f006 fb60 	bl	8008584 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8001ec4:	88fb      	ldrh	r3, [r7, #6]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	80fb      	strh	r3, [r7, #6]
 8001eca:	88fb      	ldrh	r3, [r7, #6]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1f1      	bne.n	8001eb4 <ST7735_FillRectangle1+0xa8>
    for(y = h; y > 0; y--) {
 8001ed0:	88bb      	ldrh	r3, [r7, #4]
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	80bb      	strh	r3, [r7, #4]
 8001ed6:	88bb      	ldrh	r3, [r7, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d1e8      	bne.n	8001eae <ST7735_FillRectangle1+0xa2>
        }
    }

    ST7735_Unselect1();
 8001edc:	f7ff fd1a 	bl	8001914 <ST7735_Unselect1>
 8001ee0:	e000      	b.n	8001ee4 <ST7735_FillRectangle1+0xd8>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001ee2:	bf00      	nop
}
 8001ee4:	3714      	adds	r7, #20
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd90      	pop	{r4, r7, pc}
 8001eea:	bf00      	nop
 8001eec:	58021800 	.word	0x58021800
 8001ef0:	240001e4 	.word	0x240001e4

08001ef4 <ST7735_FillScreen>:

    free(line);
    ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af02      	add	r7, sp, #8
 8001efa:	4603      	mov	r3, r0
 8001efc:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8001efe:	88fb      	ldrh	r3, [r7, #6]
 8001f00:	9300      	str	r3, [sp, #0]
 8001f02:	2380      	movs	r3, #128	; 0x80
 8001f04:	2280      	movs	r2, #128	; 0x80
 8001f06:	2100      	movs	r1, #0
 8001f08:	2000      	movs	r0, #0
 8001f0a:	f7ff ff0b 	bl	8001d24 <ST7735_FillRectangle>
}
 8001f0e:	bf00      	nop
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <ST7735_FillScreen1>:
void ST7735_FillScreen1(uint16_t color) {
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b084      	sub	sp, #16
 8001f1a:	af02      	add	r7, sp, #8
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle1(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8001f20:	88fb      	ldrh	r3, [r7, #6]
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	2380      	movs	r3, #128	; 0x80
 8001f26:	2280      	movs	r2, #128	; 0x80
 8001f28:	2100      	movs	r1, #0
 8001f2a:	2000      	movs	r0, #0
 8001f2c:	f7ff ff6e 	bl	8001e0c <ST7735_FillRectangle1>
}
 8001f30:	bf00      	nop
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	; (8001f68 <HAL_MspInit+0x30>)
 8001f40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001f44:	4a08      	ldr	r2, [pc, #32]	; (8001f68 <HAL_MspInit+0x30>)
 8001f46:	f043 0302 	orr.w	r3, r3, #2
 8001f4a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001f4e:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <HAL_MspInit+0x30>)
 8001f50:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	607b      	str	r3, [r7, #4]
 8001f5a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	58024400 	.word	0x58024400

08001f6c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08e      	sub	sp, #56	; 0x38
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a59      	ldr	r2, [pc, #356]	; (80020f0 <HAL_ETH_MspInit+0x184>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	f040 80ab 	bne.w	80020e6 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8001f90:	4b58      	ldr	r3, [pc, #352]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001f92:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001f96:	4a57      	ldr	r2, [pc, #348]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001f98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f9c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001fa0:	4b54      	ldr	r3, [pc, #336]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001fa2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001fa6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001faa:	623b      	str	r3, [r7, #32]
 8001fac:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8001fae:	4b51      	ldr	r3, [pc, #324]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001fb0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001fb4:	4a4f      	ldr	r2, [pc, #316]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001fb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fba:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001fbe:	4b4d      	ldr	r3, [pc, #308]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001fc0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001fc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fc8:	61fb      	str	r3, [r7, #28]
 8001fca:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8001fcc:	4b49      	ldr	r3, [pc, #292]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001fce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001fd2:	4a48      	ldr	r2, [pc, #288]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001fd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fd8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001fdc:	4b45      	ldr	r3, [pc, #276]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001fde:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe6:	61bb      	str	r3, [r7, #24]
 8001fe8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fea:	4b42      	ldr	r3, [pc, #264]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ff0:	4a40      	ldr	r2, [pc, #256]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001ff2:	f043 0304 	orr.w	r3, r3, #4
 8001ff6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ffa:	4b3e      	ldr	r3, [pc, #248]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8001ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002000:	f003 0304 	and.w	r3, r3, #4
 8002004:	617b      	str	r3, [r7, #20]
 8002006:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002008:	4b3a      	ldr	r3, [pc, #232]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 800200a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800200e:	4a39      	ldr	r2, [pc, #228]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002018:	4b36      	ldr	r3, [pc, #216]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 800201a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	613b      	str	r3, [r7, #16]
 8002024:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002026:	4b33      	ldr	r3, [pc, #204]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8002028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800202c:	4a31      	ldr	r2, [pc, #196]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 800202e:	f043 0302 	orr.w	r3, r3, #2
 8002032:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002036:	4b2f      	ldr	r3, [pc, #188]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8002038:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800203c:	f003 0302 	and.w	r3, r3, #2
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002044:	4b2b      	ldr	r3, [pc, #172]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8002046:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800204a:	4a2a      	ldr	r2, [pc, #168]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 800204c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002050:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002054:	4b27      	ldr	r3, [pc, #156]	; (80020f4 <HAL_ETH_MspInit+0x188>)
 8002056:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800205a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800205e:	60bb      	str	r3, [r7, #8]
 8002060:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002062:	2332      	movs	r3, #50	; 0x32
 8002064:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002066:	2302      	movs	r3, #2
 8002068:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206a:	2300      	movs	r3, #0
 800206c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206e:	2300      	movs	r3, #0
 8002070:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002072:	230b      	movs	r3, #11
 8002074:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800207a:	4619      	mov	r1, r3
 800207c:	481e      	ldr	r0, [pc, #120]	; (80020f8 <HAL_ETH_MspInit+0x18c>)
 800207e:	f003 fa7d 	bl	800557c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8002082:	2386      	movs	r3, #134	; 0x86
 8002084:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	2302      	movs	r3, #2
 8002088:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208e:	2300      	movs	r3, #0
 8002090:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002092:	230b      	movs	r3, #11
 8002094:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002096:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800209a:	4619      	mov	r1, r3
 800209c:	4817      	ldr	r0, [pc, #92]	; (80020fc <HAL_ETH_MspInit+0x190>)
 800209e:	f003 fa6d 	bl	800557c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80020a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a8:	2302      	movs	r3, #2
 80020aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b0:	2300      	movs	r3, #0
 80020b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020b4:	230b      	movs	r3, #11
 80020b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020bc:	4619      	mov	r1, r3
 80020be:	4810      	ldr	r0, [pc, #64]	; (8002100 <HAL_ETH_MspInit+0x194>)
 80020c0:	f003 fa5c 	bl	800557c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80020c4:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	2302      	movs	r3, #2
 80020cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d2:	2300      	movs	r3, #0
 80020d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020d6:	230b      	movs	r3, #11
 80020d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020de:	4619      	mov	r1, r3
 80020e0:	4808      	ldr	r0, [pc, #32]	; (8002104 <HAL_ETH_MspInit+0x198>)
 80020e2:	f003 fa4b 	bl	800557c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80020e6:	bf00      	nop
 80020e8:	3738      	adds	r7, #56	; 0x38
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40028000 	.word	0x40028000
 80020f4:	58024400 	.word	0x58024400
 80020f8:	58020800 	.word	0x58020800
 80020fc:	58020000 	.word	0x58020000
 8002100:	58020400 	.word	0x58020400
 8002104:	58021800 	.word	0x58021800

08002108 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b08a      	sub	sp, #40	; 0x28
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002110:	f107 0314 	add.w	r3, r7, #20
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a2a      	ldr	r2, [pc, #168]	; (80021d0 <HAL_SPI_MspInit+0xc8>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d14d      	bne.n	80021c6 <HAL_SPI_MspInit+0xbe>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800212a:	4b2a      	ldr	r3, [pc, #168]	; (80021d4 <HAL_SPI_MspInit+0xcc>)
 800212c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002130:	4a28      	ldr	r2, [pc, #160]	; (80021d4 <HAL_SPI_MspInit+0xcc>)
 8002132:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002136:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800213a:	4b26      	ldr	r3, [pc, #152]	; (80021d4 <HAL_SPI_MspInit+0xcc>)
 800213c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002140:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002144:	613b      	str	r3, [r7, #16]
 8002146:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002148:	4b22      	ldr	r3, [pc, #136]	; (80021d4 <HAL_SPI_MspInit+0xcc>)
 800214a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800214e:	4a21      	ldr	r2, [pc, #132]	; (80021d4 <HAL_SPI_MspInit+0xcc>)
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002158:	4b1e      	ldr	r3, [pc, #120]	; (80021d4 <HAL_SPI_MspInit+0xcc>)
 800215a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002166:	4b1b      	ldr	r3, [pc, #108]	; (80021d4 <HAL_SPI_MspInit+0xcc>)
 8002168:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800216c:	4a19      	ldr	r2, [pc, #100]	; (80021d4 <HAL_SPI_MspInit+0xcc>)
 800216e:	f043 0304 	orr.w	r3, r3, #4
 8002172:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002176:	4b17      	ldr	r3, [pc, #92]	; (80021d4 <HAL_SPI_MspInit+0xcc>)
 8002178:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800217c:	f003 0304 	and.w	r3, r3, #4
 8002180:	60bb      	str	r3, [r7, #8]
 8002182:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002184:	2304      	movs	r3, #4
 8002186:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002188:	2302      	movs	r3, #2
 800218a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800218c:	2302      	movs	r3, #2
 800218e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002190:	2300      	movs	r3, #0
 8002192:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8002194:	2307      	movs	r3, #7
 8002196:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002198:	f107 0314 	add.w	r3, r7, #20
 800219c:	4619      	mov	r1, r3
 800219e:	480e      	ldr	r0, [pc, #56]	; (80021d8 <HAL_SPI_MspInit+0xd0>)
 80021a0:	f003 f9ec 	bl	800557c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021aa:	2302      	movs	r3, #2
 80021ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80021ae:	2302      	movs	r3, #2
 80021b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b2:	2300      	movs	r3, #0
 80021b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80021b6:	2306      	movs	r3, #6
 80021b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ba:	f107 0314 	add.w	r3, r7, #20
 80021be:	4619      	mov	r1, r3
 80021c0:	4806      	ldr	r0, [pc, #24]	; (80021dc <HAL_SPI_MspInit+0xd4>)
 80021c2:	f003 f9db 	bl	800557c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80021c6:	bf00      	nop
 80021c8:	3728      	adds	r7, #40	; 0x28
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40003c00 	.word	0x40003c00
 80021d4:	58024400 	.word	0x58024400
 80021d8:	58020400 	.word	0x58020400
 80021dc:	58020800 	.word	0x58020800

080021e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b0b8      	sub	sp, #224	; 0xe0
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]
 80021f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021f8:	f107 0310 	add.w	r3, r7, #16
 80021fc:	22bc      	movs	r2, #188	; 0xbc
 80021fe:	2100      	movs	r1, #0
 8002200:	4618      	mov	r0, r3
 8002202:	f008 fcbd 	bl	800ab80 <memset>
  if(huart->Instance==USART3)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a57      	ldr	r2, [pc, #348]	; (8002368 <HAL_UART_MspInit+0x188>)
 800220c:	4293      	cmp	r3, r2
 800220e:	f040 80a6 	bne.w	800235e <HAL_UART_MspInit+0x17e>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002212:	2302      	movs	r3, #2
 8002214:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002216:	2300      	movs	r3, #0
 8002218:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800221c:	f107 0310 	add.w	r3, r7, #16
 8002220:	4618      	mov	r0, r3
 8002222:	f004 fd41 	bl	8006ca8 <HAL_RCCEx_PeriphCLKConfig>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 800222c:	f7ff fb48 	bl	80018c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002230:	4b4e      	ldr	r3, [pc, #312]	; (800236c <HAL_UART_MspInit+0x18c>)
 8002232:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002236:	4a4d      	ldr	r2, [pc, #308]	; (800236c <HAL_UART_MspInit+0x18c>)
 8002238:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800223c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002240:	4b4a      	ldr	r3, [pc, #296]	; (800236c <HAL_UART_MspInit+0x18c>)
 8002242:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002246:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800224e:	4b47      	ldr	r3, [pc, #284]	; (800236c <HAL_UART_MspInit+0x18c>)
 8002250:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002254:	4a45      	ldr	r2, [pc, #276]	; (800236c <HAL_UART_MspInit+0x18c>)
 8002256:	f043 0308 	orr.w	r3, r3, #8
 800225a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800225e:	4b43      	ldr	r3, [pc, #268]	; (800236c <HAL_UART_MspInit+0x18c>)
 8002260:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002264:	f003 0308 	and.w	r3, r3, #8
 8002268:	60bb      	str	r3, [r7, #8]
 800226a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800226c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002270:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002274:	2302      	movs	r3, #2
 8002276:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227a:	2300      	movs	r3, #0
 800227c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002280:	2300      	movs	r3, #0
 8002282:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002286:	2307      	movs	r3, #7
 8002288:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800228c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002290:	4619      	mov	r1, r3
 8002292:	4837      	ldr	r0, [pc, #220]	; (8002370 <HAL_UART_MspInit+0x190>)
 8002294:	f003 f972 	bl	800557c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002298:	4b36      	ldr	r3, [pc, #216]	; (8002374 <HAL_UART_MspInit+0x194>)
 800229a:	4a37      	ldr	r2, [pc, #220]	; (8002378 <HAL_UART_MspInit+0x198>)
 800229c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800229e:	4b35      	ldr	r3, [pc, #212]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022a0:	222d      	movs	r2, #45	; 0x2d
 80022a2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022a4:	4b33      	ldr	r3, [pc, #204]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022aa:	4b32      	ldr	r3, [pc, #200]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022b0:	4b30      	ldr	r3, [pc, #192]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022b6:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022b8:	4b2e      	ldr	r3, [pc, #184]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022be:	4b2d      	ldr	r3, [pc, #180]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80022c4:	4b2b      	ldr	r3, [pc, #172]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022ca:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022cc:	4b29      	ldr	r3, [pc, #164]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022d2:	4b28      	ldr	r3, [pc, #160]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80022d8:	4826      	ldr	r0, [pc, #152]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022da:	f000 fb05 	bl	80028e8 <HAL_DMA_Init>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 80022e4:	f7ff faec 	bl	80018c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	4a22      	ldr	r2, [pc, #136]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022ec:	67da      	str	r2, [r3, #124]	; 0x7c
 80022ee:	4a21      	ldr	r2, [pc, #132]	; (8002374 <HAL_UART_MspInit+0x194>)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream4;
 80022f4:	4b21      	ldr	r3, [pc, #132]	; (800237c <HAL_UART_MspInit+0x19c>)
 80022f6:	4a22      	ldr	r2, [pc, #136]	; (8002380 <HAL_UART_MspInit+0x1a0>)
 80022f8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80022fa:	4b20      	ldr	r3, [pc, #128]	; (800237c <HAL_UART_MspInit+0x19c>)
 80022fc:	222e      	movs	r2, #46	; 0x2e
 80022fe:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002300:	4b1e      	ldr	r3, [pc, #120]	; (800237c <HAL_UART_MspInit+0x19c>)
 8002302:	2240      	movs	r2, #64	; 0x40
 8002304:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002306:	4b1d      	ldr	r3, [pc, #116]	; (800237c <HAL_UART_MspInit+0x19c>)
 8002308:	2200      	movs	r2, #0
 800230a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800230c:	4b1b      	ldr	r3, [pc, #108]	; (800237c <HAL_UART_MspInit+0x19c>)
 800230e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002312:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002314:	4b19      	ldr	r3, [pc, #100]	; (800237c <HAL_UART_MspInit+0x19c>)
 8002316:	2200      	movs	r2, #0
 8002318:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800231a:	4b18      	ldr	r3, [pc, #96]	; (800237c <HAL_UART_MspInit+0x19c>)
 800231c:	2200      	movs	r2, #0
 800231e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002320:	4b16      	ldr	r3, [pc, #88]	; (800237c <HAL_UART_MspInit+0x19c>)
 8002322:	2200      	movs	r2, #0
 8002324:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002326:	4b15      	ldr	r3, [pc, #84]	; (800237c <HAL_UART_MspInit+0x19c>)
 8002328:	2200      	movs	r2, #0
 800232a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800232c:	4b13      	ldr	r3, [pc, #76]	; (800237c <HAL_UART_MspInit+0x19c>)
 800232e:	2200      	movs	r2, #0
 8002330:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002332:	4812      	ldr	r0, [pc, #72]	; (800237c <HAL_UART_MspInit+0x19c>)
 8002334:	f000 fad8 	bl	80028e8 <HAL_DMA_Init>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_UART_MspInit+0x162>
    {
      Error_Handler();
 800233e:	f7ff fabf 	bl	80018c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a0d      	ldr	r2, [pc, #52]	; (800237c <HAL_UART_MspInit+0x19c>)
 8002346:	679a      	str	r2, [r3, #120]	; 0x78
 8002348:	4a0c      	ldr	r2, [pc, #48]	; (800237c <HAL_UART_MspInit+0x19c>)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800234e:	2200      	movs	r2, #0
 8002350:	2100      	movs	r1, #0
 8002352:	2027      	movs	r0, #39	; 0x27
 8002354:	f000 fa93 	bl	800287e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002358:	2027      	movs	r0, #39	; 0x27
 800235a:	f000 faaa 	bl	80028b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800235e:	bf00      	nop
 8002360:	37e0      	adds	r7, #224	; 0xe0
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40004800 	.word	0x40004800
 800236c:	58024400 	.word	0x58024400
 8002370:	58020c00 	.word	0x58020c00
 8002374:	240002fc 	.word	0x240002fc
 8002378:	40020028 	.word	0x40020028
 800237c:	24000374 	.word	0x24000374
 8002380:	40020070 	.word	0x40020070

08002384 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	; 0x28
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a22      	ldr	r2, [pc, #136]	; (800242c <HAL_PCD_MspInit+0xa8>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d13d      	bne.n	8002422 <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80023a6:	f003 fcb5 	bl	8005d14 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023aa:	4b21      	ldr	r3, [pc, #132]	; (8002430 <HAL_PCD_MspInit+0xac>)
 80023ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023b0:	4a1f      	ldr	r2, [pc, #124]	; (8002430 <HAL_PCD_MspInit+0xac>)
 80023b2:	f043 0301 	orr.w	r3, r3, #1
 80023b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80023ba:	4b1d      	ldr	r3, [pc, #116]	; (8002430 <HAL_PCD_MspInit+0xac>)
 80023bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	613b      	str	r3, [r7, #16]
 80023c6:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80023c8:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80023cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ce:	2302      	movs	r3, #2
 80023d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d6:	2300      	movs	r3, #0
 80023d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80023da:	230a      	movs	r3, #10
 80023dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023de:	f107 0314 	add.w	r3, r7, #20
 80023e2:	4619      	mov	r1, r3
 80023e4:	4813      	ldr	r0, [pc, #76]	; (8002434 <HAL_PCD_MspInit+0xb0>)
 80023e6:	f003 f8c9 	bl	800557c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f0:	2300      	movs	r3, #0
 80023f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f4:	2300      	movs	r3, #0
 80023f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f8:	f107 0314 	add.w	r3, r7, #20
 80023fc:	4619      	mov	r1, r3
 80023fe:	480d      	ldr	r0, [pc, #52]	; (8002434 <HAL_PCD_MspInit+0xb0>)
 8002400:	f003 f8bc 	bl	800557c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002404:	4b0a      	ldr	r3, [pc, #40]	; (8002430 <HAL_PCD_MspInit+0xac>)
 8002406:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800240a:	4a09      	ldr	r2, [pc, #36]	; (8002430 <HAL_PCD_MspInit+0xac>)
 800240c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002410:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002414:	4b06      	ldr	r3, [pc, #24]	; (8002430 <HAL_PCD_MspInit+0xac>)
 8002416:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800241a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002422:	bf00      	nop
 8002424:	3728      	adds	r7, #40	; 0x28
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40080000 	.word	0x40080000
 8002430:	58024400 	.word	0x58024400
 8002434:	58020000 	.word	0x58020000

08002438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800243c:	e7fe      	b.n	800243c <NMI_Handler+0x4>

0800243e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800243e:	b480      	push	{r7}
 8002440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002442:	e7fe      	b.n	8002442 <HardFault_Handler+0x4>

08002444 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002448:	e7fe      	b.n	8002448 <MemManage_Handler+0x4>

0800244a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800244a:	b480      	push	{r7}
 800244c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800244e:	e7fe      	b.n	800244e <BusFault_Handler+0x4>

08002450 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002454:	e7fe      	b.n	8002454 <UsageFault_Handler+0x4>

08002456 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002456:	b480      	push	{r7}
 8002458:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002472:	b480      	push	{r7}
 8002474:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002476:	bf00      	nop
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002484:	f000 f8bc 	bl	8002600 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002488:	bf00      	nop
 800248a:	bd80      	pop	{r7, pc}

0800248c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002490:	4802      	ldr	r0, [pc, #8]	; (800249c <DMA1_Stream1_IRQHandler+0x10>)
 8002492:	f001 fae9 	bl	8003a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	240002fc 	.word	0x240002fc

080024a0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80024a4:	4802      	ldr	r0, [pc, #8]	; (80024b0 <DMA1_Stream4_IRQHandler+0x10>)
 80024a6:	f001 fadf 	bl	8003a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	24000374 	.word	0x24000374

080024b4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80024b8:	4802      	ldr	r0, [pc, #8]	; (80024c4 <USART3_IRQHandler+0x10>)
 80024ba:	f006 fb8f 	bl	8008bdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	2400026c 	.word	0x2400026c

080024c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80024c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002500 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80024cc:	f7fe fdb4 	bl	8001038 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024d0:	480c      	ldr	r0, [pc, #48]	; (8002504 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024d2:	490d      	ldr	r1, [pc, #52]	; (8002508 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024d4:	4a0d      	ldr	r2, [pc, #52]	; (800250c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024d8:	e002      	b.n	80024e0 <LoopCopyDataInit>

080024da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024de:	3304      	adds	r3, #4

080024e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024e4:	d3f9      	bcc.n	80024da <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024e6:	4a0a      	ldr	r2, [pc, #40]	; (8002510 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024e8:	4c0a      	ldr	r4, [pc, #40]	; (8002514 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024ec:	e001      	b.n	80024f2 <LoopFillZerobss>

080024ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024f0:	3204      	adds	r2, #4

080024f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024f4:	d3fb      	bcc.n	80024ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024f6:	f008 fb1f 	bl	800ab38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024fa:	f7fe fe33 	bl	8001164 <main>
  bx  lr
 80024fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002500:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002504:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002508:	24000020 	.word	0x24000020
  ldr r2, =_sidata
 800250c:	0800c1a4 	.word	0x0800c1a4
  ldr r2, =_sbss
 8002510:	240000e0 	.word	0x240000e0
  ldr r4, =_ebss
 8002514:	24000c3c 	.word	0x24000c3c

08002518 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002518:	e7fe      	b.n	8002518 <ADC3_IRQHandler>
	...

0800251c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002522:	2003      	movs	r0, #3
 8002524:	f000 f9a0 	bl	8002868 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002528:	f004 f9e8 	bl	80068fc <HAL_RCC_GetSysClockFreq>
 800252c:	4602      	mov	r2, r0
 800252e:	4b15      	ldr	r3, [pc, #84]	; (8002584 <HAL_Init+0x68>)
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	0a1b      	lsrs	r3, r3, #8
 8002534:	f003 030f 	and.w	r3, r3, #15
 8002538:	4913      	ldr	r1, [pc, #76]	; (8002588 <HAL_Init+0x6c>)
 800253a:	5ccb      	ldrb	r3, [r1, r3]
 800253c:	f003 031f 	and.w	r3, r3, #31
 8002540:	fa22 f303 	lsr.w	r3, r2, r3
 8002544:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002546:	4b0f      	ldr	r3, [pc, #60]	; (8002584 <HAL_Init+0x68>)
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	4a0e      	ldr	r2, [pc, #56]	; (8002588 <HAL_Init+0x6c>)
 8002550:	5cd3      	ldrb	r3, [r2, r3]
 8002552:	f003 031f 	and.w	r3, r3, #31
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	fa22 f303 	lsr.w	r3, r2, r3
 800255c:	4a0b      	ldr	r2, [pc, #44]	; (800258c <HAL_Init+0x70>)
 800255e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002560:	4a0b      	ldr	r2, [pc, #44]	; (8002590 <HAL_Init+0x74>)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002566:	2000      	movs	r0, #0
 8002568:	f000 f814 	bl	8002594 <HAL_InitTick>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e002      	b.n	800257c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002576:	f7ff fcdf 	bl	8001f38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	58024400 	.word	0x58024400
 8002588:	0800ac14 	.word	0x0800ac14
 800258c:	24000004 	.word	0x24000004
 8002590:	24000000 	.word	0x24000000

08002594 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800259c:	4b15      	ldr	r3, [pc, #84]	; (80025f4 <HAL_InitTick+0x60>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d101      	bne.n	80025a8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e021      	b.n	80025ec <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80025a8:	4b13      	ldr	r3, [pc, #76]	; (80025f8 <HAL_InitTick+0x64>)
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	4b11      	ldr	r3, [pc, #68]	; (80025f4 <HAL_InitTick+0x60>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	4619      	mov	r1, r3
 80025b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80025ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80025be:	4618      	mov	r0, r3
 80025c0:	f000 f985 	bl	80028ce <HAL_SYSTICK_Config>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e00e      	b.n	80025ec <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b0f      	cmp	r3, #15
 80025d2:	d80a      	bhi.n	80025ea <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025d4:	2200      	movs	r2, #0
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	f04f 30ff 	mov.w	r0, #4294967295
 80025dc:	f000 f94f 	bl	800287e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025e0:	4a06      	ldr	r2, [pc, #24]	; (80025fc <HAL_InitTick+0x68>)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	e000      	b.n	80025ec <HAL_InitTick+0x58>
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3708      	adds	r7, #8
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	2400001c 	.word	0x2400001c
 80025f8:	24000000 	.word	0x24000000
 80025fc:	24000018 	.word	0x24000018

08002600 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002604:	4b06      	ldr	r3, [pc, #24]	; (8002620 <HAL_IncTick+0x20>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	461a      	mov	r2, r3
 800260a:	4b06      	ldr	r3, [pc, #24]	; (8002624 <HAL_IncTick+0x24>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4413      	add	r3, r2
 8002610:	4a04      	ldr	r2, [pc, #16]	; (8002624 <HAL_IncTick+0x24>)
 8002612:	6013      	str	r3, [r2, #0]
}
 8002614:	bf00      	nop
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	2400001c 	.word	0x2400001c
 8002624:	24000c38 	.word	0x24000c38

08002628 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  return uwTick;
 800262c:	4b03      	ldr	r3, [pc, #12]	; (800263c <HAL_GetTick+0x14>)
 800262e:	681b      	ldr	r3, [r3, #0]
}
 8002630:	4618      	mov	r0, r3
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	24000c38 	.word	0x24000c38

08002640 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002648:	f7ff ffee 	bl	8002628 <HAL_GetTick>
 800264c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002658:	d005      	beq.n	8002666 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800265a:	4b0a      	ldr	r3, [pc, #40]	; (8002684 <HAL_Delay+0x44>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	461a      	mov	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4413      	add	r3, r2
 8002664:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002666:	bf00      	nop
 8002668:	f7ff ffde 	bl	8002628 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	429a      	cmp	r2, r3
 8002676:	d8f7      	bhi.n	8002668 <HAL_Delay+0x28>
  {
  }
}
 8002678:	bf00      	nop
 800267a:	bf00      	nop
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	2400001c 	.word	0x2400001c

08002688 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800268c:	4b03      	ldr	r3, [pc, #12]	; (800269c <HAL_GetREVID+0x14>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	0c1b      	lsrs	r3, r3, #16
}
 8002692:	4618      	mov	r0, r3
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	5c001000 	.word	0x5c001000

080026a0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80026a8:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80026b0:	4904      	ldr	r1, [pc, #16]	; (80026c4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	604b      	str	r3, [r1, #4]
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	58000400 	.word	0x58000400

080026c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026d8:	4b0b      	ldr	r3, [pc, #44]	; (8002708 <__NVIC_SetPriorityGrouping+0x40>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026de:	68ba      	ldr	r2, [r7, #8]
 80026e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026e4:	4013      	ands	r3, r2
 80026e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80026f0:	4b06      	ldr	r3, [pc, #24]	; (800270c <__NVIC_SetPriorityGrouping+0x44>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026f6:	4a04      	ldr	r2, [pc, #16]	; (8002708 <__NVIC_SetPriorityGrouping+0x40>)
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	60d3      	str	r3, [r2, #12]
}
 80026fc:	bf00      	nop
 80026fe:	3714      	adds	r7, #20
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr
 8002708:	e000ed00 	.word	0xe000ed00
 800270c:	05fa0000 	.word	0x05fa0000

08002710 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002714:	4b04      	ldr	r3, [pc, #16]	; (8002728 <__NVIC_GetPriorityGrouping+0x18>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	0a1b      	lsrs	r3, r3, #8
 800271a:	f003 0307 	and.w	r3, r3, #7
}
 800271e:	4618      	mov	r0, r3
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr
 8002728:	e000ed00 	.word	0xe000ed00

0800272c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002736:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800273a:	2b00      	cmp	r3, #0
 800273c:	db0b      	blt.n	8002756 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800273e:	88fb      	ldrh	r3, [r7, #6]
 8002740:	f003 021f 	and.w	r2, r3, #31
 8002744:	4907      	ldr	r1, [pc, #28]	; (8002764 <__NVIC_EnableIRQ+0x38>)
 8002746:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	2001      	movs	r0, #1
 800274e:	fa00 f202 	lsl.w	r2, r0, r2
 8002752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	e000e100 	.word	0xe000e100

08002768 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	6039      	str	r1, [r7, #0]
 8002772:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002774:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002778:	2b00      	cmp	r3, #0
 800277a:	db0a      	blt.n	8002792 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	b2da      	uxtb	r2, r3
 8002780:	490c      	ldr	r1, [pc, #48]	; (80027b4 <__NVIC_SetPriority+0x4c>)
 8002782:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002786:	0112      	lsls	r2, r2, #4
 8002788:	b2d2      	uxtb	r2, r2
 800278a:	440b      	add	r3, r1
 800278c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002790:	e00a      	b.n	80027a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	b2da      	uxtb	r2, r3
 8002796:	4908      	ldr	r1, [pc, #32]	; (80027b8 <__NVIC_SetPriority+0x50>)
 8002798:	88fb      	ldrh	r3, [r7, #6]
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	3b04      	subs	r3, #4
 80027a0:	0112      	lsls	r2, r2, #4
 80027a2:	b2d2      	uxtb	r2, r2
 80027a4:	440b      	add	r3, r1
 80027a6:	761a      	strb	r2, [r3, #24]
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	e000e100 	.word	0xe000e100
 80027b8:	e000ed00 	.word	0xe000ed00

080027bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027bc:	b480      	push	{r7}
 80027be:	b089      	sub	sp, #36	; 0x24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	f1c3 0307 	rsb	r3, r3, #7
 80027d6:	2b04      	cmp	r3, #4
 80027d8:	bf28      	it	cs
 80027da:	2304      	movcs	r3, #4
 80027dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	3304      	adds	r3, #4
 80027e2:	2b06      	cmp	r3, #6
 80027e4:	d902      	bls.n	80027ec <NVIC_EncodePriority+0x30>
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	3b03      	subs	r3, #3
 80027ea:	e000      	b.n	80027ee <NVIC_EncodePriority+0x32>
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027f0:	f04f 32ff 	mov.w	r2, #4294967295
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	43da      	mvns	r2, r3
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	401a      	ands	r2, r3
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002804:	f04f 31ff 	mov.w	r1, #4294967295
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	fa01 f303 	lsl.w	r3, r1, r3
 800280e:	43d9      	mvns	r1, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002814:	4313      	orrs	r3, r2
         );
}
 8002816:	4618      	mov	r0, r3
 8002818:	3724      	adds	r7, #36	; 0x24
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
	...

08002824 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	3b01      	subs	r3, #1
 8002830:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002834:	d301      	bcc.n	800283a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002836:	2301      	movs	r3, #1
 8002838:	e00f      	b.n	800285a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800283a:	4a0a      	ldr	r2, [pc, #40]	; (8002864 <SysTick_Config+0x40>)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	3b01      	subs	r3, #1
 8002840:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002842:	210f      	movs	r1, #15
 8002844:	f04f 30ff 	mov.w	r0, #4294967295
 8002848:	f7ff ff8e 	bl	8002768 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800284c:	4b05      	ldr	r3, [pc, #20]	; (8002864 <SysTick_Config+0x40>)
 800284e:	2200      	movs	r2, #0
 8002850:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002852:	4b04      	ldr	r3, [pc, #16]	; (8002864 <SysTick_Config+0x40>)
 8002854:	2207      	movs	r2, #7
 8002856:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	3708      	adds	r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	e000e010 	.word	0xe000e010

08002868 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7ff ff29 	bl	80026c8 <__NVIC_SetPriorityGrouping>
}
 8002876:	bf00      	nop
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b086      	sub	sp, #24
 8002882:	af00      	add	r7, sp, #0
 8002884:	4603      	mov	r3, r0
 8002886:	60b9      	str	r1, [r7, #8]
 8002888:	607a      	str	r2, [r7, #4]
 800288a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800288c:	f7ff ff40 	bl	8002710 <__NVIC_GetPriorityGrouping>
 8002890:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	68b9      	ldr	r1, [r7, #8]
 8002896:	6978      	ldr	r0, [r7, #20]
 8002898:	f7ff ff90 	bl	80027bc <NVIC_EncodePriority>
 800289c:	4602      	mov	r2, r0
 800289e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80028a2:	4611      	mov	r1, r2
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7ff ff5f 	bl	8002768 <__NVIC_SetPriority>
}
 80028aa:	bf00      	nop
 80028ac:	3718      	adds	r7, #24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b082      	sub	sp, #8
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	4603      	mov	r3, r0
 80028ba:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff ff33 	bl	800272c <__NVIC_EnableIRQ>
}
 80028c6:	bf00      	nop
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b082      	sub	sp, #8
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7ff ffa4 	bl	8002824 <SysTick_Config>
 80028dc:	4603      	mov	r3, r0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
	...

080028e8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80028f0:	f7ff fe9a 	bl	8002628 <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e316      	b.n	8002f2e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a66      	ldr	r2, [pc, #408]	; (8002aa0 <HAL_DMA_Init+0x1b8>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d04a      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a65      	ldr	r2, [pc, #404]	; (8002aa4 <HAL_DMA_Init+0x1bc>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d045      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a63      	ldr	r2, [pc, #396]	; (8002aa8 <HAL_DMA_Init+0x1c0>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d040      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a62      	ldr	r2, [pc, #392]	; (8002aac <HAL_DMA_Init+0x1c4>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d03b      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a60      	ldr	r2, [pc, #384]	; (8002ab0 <HAL_DMA_Init+0x1c8>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d036      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a5f      	ldr	r2, [pc, #380]	; (8002ab4 <HAL_DMA_Init+0x1cc>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d031      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a5d      	ldr	r2, [pc, #372]	; (8002ab8 <HAL_DMA_Init+0x1d0>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d02c      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a5c      	ldr	r2, [pc, #368]	; (8002abc <HAL_DMA_Init+0x1d4>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d027      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a5a      	ldr	r2, [pc, #360]	; (8002ac0 <HAL_DMA_Init+0x1d8>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d022      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a59      	ldr	r2, [pc, #356]	; (8002ac4 <HAL_DMA_Init+0x1dc>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d01d      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a57      	ldr	r2, [pc, #348]	; (8002ac8 <HAL_DMA_Init+0x1e0>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d018      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a56      	ldr	r2, [pc, #344]	; (8002acc <HAL_DMA_Init+0x1e4>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d013      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a54      	ldr	r2, [pc, #336]	; (8002ad0 <HAL_DMA_Init+0x1e8>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d00e      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a53      	ldr	r2, [pc, #332]	; (8002ad4 <HAL_DMA_Init+0x1ec>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d009      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a51      	ldr	r2, [pc, #324]	; (8002ad8 <HAL_DMA_Init+0x1f0>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d004      	beq.n	80029a0 <HAL_DMA_Init+0xb8>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a50      	ldr	r2, [pc, #320]	; (8002adc <HAL_DMA_Init+0x1f4>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d101      	bne.n	80029a4 <HAL_DMA_Init+0xbc>
 80029a0:	2301      	movs	r3, #1
 80029a2:	e000      	b.n	80029a6 <HAL_DMA_Init+0xbe>
 80029a4:	2300      	movs	r3, #0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f000 813b 	beq.w	8002c22 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2202      	movs	r2, #2
 80029b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a37      	ldr	r2, [pc, #220]	; (8002aa0 <HAL_DMA_Init+0x1b8>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d04a      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a36      	ldr	r2, [pc, #216]	; (8002aa4 <HAL_DMA_Init+0x1bc>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d045      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a34      	ldr	r2, [pc, #208]	; (8002aa8 <HAL_DMA_Init+0x1c0>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d040      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a33      	ldr	r2, [pc, #204]	; (8002aac <HAL_DMA_Init+0x1c4>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d03b      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a31      	ldr	r2, [pc, #196]	; (8002ab0 <HAL_DMA_Init+0x1c8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d036      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a30      	ldr	r2, [pc, #192]	; (8002ab4 <HAL_DMA_Init+0x1cc>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d031      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a2e      	ldr	r2, [pc, #184]	; (8002ab8 <HAL_DMA_Init+0x1d0>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d02c      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a2d      	ldr	r2, [pc, #180]	; (8002abc <HAL_DMA_Init+0x1d4>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d027      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a2b      	ldr	r2, [pc, #172]	; (8002ac0 <HAL_DMA_Init+0x1d8>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d022      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a2a      	ldr	r2, [pc, #168]	; (8002ac4 <HAL_DMA_Init+0x1dc>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d01d      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a28      	ldr	r2, [pc, #160]	; (8002ac8 <HAL_DMA_Init+0x1e0>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d018      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a27      	ldr	r2, [pc, #156]	; (8002acc <HAL_DMA_Init+0x1e4>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d013      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a25      	ldr	r2, [pc, #148]	; (8002ad0 <HAL_DMA_Init+0x1e8>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d00e      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a24      	ldr	r2, [pc, #144]	; (8002ad4 <HAL_DMA_Init+0x1ec>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d009      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a22      	ldr	r2, [pc, #136]	; (8002ad8 <HAL_DMA_Init+0x1f0>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d004      	beq.n	8002a5c <HAL_DMA_Init+0x174>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a21      	ldr	r2, [pc, #132]	; (8002adc <HAL_DMA_Init+0x1f4>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d108      	bne.n	8002a6e <HAL_DMA_Init+0x186>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 0201 	bic.w	r2, r2, #1
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	e007      	b.n	8002a7e <HAL_DMA_Init+0x196>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0201 	bic.w	r2, r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002a7e:	e02f      	b.n	8002ae0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a80:	f7ff fdd2 	bl	8002628 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b05      	cmp	r3, #5
 8002a8c:	d928      	bls.n	8002ae0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2220      	movs	r2, #32
 8002a92:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2203      	movs	r2, #3
 8002a98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e246      	b.n	8002f2e <HAL_DMA_Init+0x646>
 8002aa0:	40020010 	.word	0x40020010
 8002aa4:	40020028 	.word	0x40020028
 8002aa8:	40020040 	.word	0x40020040
 8002aac:	40020058 	.word	0x40020058
 8002ab0:	40020070 	.word	0x40020070
 8002ab4:	40020088 	.word	0x40020088
 8002ab8:	400200a0 	.word	0x400200a0
 8002abc:	400200b8 	.word	0x400200b8
 8002ac0:	40020410 	.word	0x40020410
 8002ac4:	40020428 	.word	0x40020428
 8002ac8:	40020440 	.word	0x40020440
 8002acc:	40020458 	.word	0x40020458
 8002ad0:	40020470 	.word	0x40020470
 8002ad4:	40020488 	.word	0x40020488
 8002ad8:	400204a0 	.word	0x400204a0
 8002adc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1c8      	bne.n	8002a80 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	4b83      	ldr	r3, [pc, #524]	; (8002d08 <HAL_DMA_Init+0x420>)
 8002afa:	4013      	ands	r3, r2
 8002afc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002b06:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b12:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b1e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b30:	2b04      	cmp	r3, #4
 8002b32:	d107      	bne.n	8002b44 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002b44:	4b71      	ldr	r3, [pc, #452]	; (8002d0c <HAL_DMA_Init+0x424>)
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	4b71      	ldr	r3, [pc, #452]	; (8002d10 <HAL_DMA_Init+0x428>)
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b50:	d328      	bcc.n	8002ba4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b28      	cmp	r3, #40	; 0x28
 8002b58:	d903      	bls.n	8002b62 <HAL_DMA_Init+0x27a>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	2b2e      	cmp	r3, #46	; 0x2e
 8002b60:	d917      	bls.n	8002b92 <HAL_DMA_Init+0x2aa>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2b3e      	cmp	r3, #62	; 0x3e
 8002b68:	d903      	bls.n	8002b72 <HAL_DMA_Init+0x28a>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	2b42      	cmp	r3, #66	; 0x42
 8002b70:	d90f      	bls.n	8002b92 <HAL_DMA_Init+0x2aa>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2b46      	cmp	r3, #70	; 0x46
 8002b78:	d903      	bls.n	8002b82 <HAL_DMA_Init+0x29a>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	2b48      	cmp	r3, #72	; 0x48
 8002b80:	d907      	bls.n	8002b92 <HAL_DMA_Init+0x2aa>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	2b4e      	cmp	r3, #78	; 0x4e
 8002b88:	d905      	bls.n	8002b96 <HAL_DMA_Init+0x2ae>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	2b52      	cmp	r3, #82	; 0x52
 8002b90:	d801      	bhi.n	8002b96 <HAL_DMA_Init+0x2ae>
 8002b92:	2301      	movs	r3, #1
 8002b94:	e000      	b.n	8002b98 <HAL_DMA_Init+0x2b0>
 8002b96:	2300      	movs	r3, #0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d003      	beq.n	8002ba4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ba2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	697a      	ldr	r2, [r7, #20]
 8002baa:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	f023 0307 	bic.w	r3, r3, #7
 8002bba:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	d117      	bne.n	8002bfe <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd2:	697a      	ldr	r2, [r7, #20]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00e      	beq.n	8002bfe <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f001 ff1d 	bl	8004a20 <DMA_CheckFifoParam>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d008      	beq.n	8002bfe <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2240      	movs	r2, #64	; 0x40
 8002bf0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e197      	b.n	8002f2e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	697a      	ldr	r2, [r7, #20]
 8002c04:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f001 fe58 	bl	80048bc <DMA_CalcBaseAndBitshift>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c14:	f003 031f 	and.w	r3, r3, #31
 8002c18:	223f      	movs	r2, #63	; 0x3f
 8002c1a:	409a      	lsls	r2, r3
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	609a      	str	r2, [r3, #8]
 8002c20:	e0cd      	b.n	8002dbe <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a3b      	ldr	r2, [pc, #236]	; (8002d14 <HAL_DMA_Init+0x42c>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d022      	beq.n	8002c72 <HAL_DMA_Init+0x38a>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a39      	ldr	r2, [pc, #228]	; (8002d18 <HAL_DMA_Init+0x430>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d01d      	beq.n	8002c72 <HAL_DMA_Init+0x38a>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a38      	ldr	r2, [pc, #224]	; (8002d1c <HAL_DMA_Init+0x434>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d018      	beq.n	8002c72 <HAL_DMA_Init+0x38a>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a36      	ldr	r2, [pc, #216]	; (8002d20 <HAL_DMA_Init+0x438>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d013      	beq.n	8002c72 <HAL_DMA_Init+0x38a>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a35      	ldr	r2, [pc, #212]	; (8002d24 <HAL_DMA_Init+0x43c>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d00e      	beq.n	8002c72 <HAL_DMA_Init+0x38a>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a33      	ldr	r2, [pc, #204]	; (8002d28 <HAL_DMA_Init+0x440>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d009      	beq.n	8002c72 <HAL_DMA_Init+0x38a>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a32      	ldr	r2, [pc, #200]	; (8002d2c <HAL_DMA_Init+0x444>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d004      	beq.n	8002c72 <HAL_DMA_Init+0x38a>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a30      	ldr	r2, [pc, #192]	; (8002d30 <HAL_DMA_Init+0x448>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d101      	bne.n	8002c76 <HAL_DMA_Init+0x38e>
 8002c72:	2301      	movs	r3, #1
 8002c74:	e000      	b.n	8002c78 <HAL_DMA_Init+0x390>
 8002c76:	2300      	movs	r3, #0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 8097 	beq.w	8002dac <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a24      	ldr	r2, [pc, #144]	; (8002d14 <HAL_DMA_Init+0x42c>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d021      	beq.n	8002ccc <HAL_DMA_Init+0x3e4>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a22      	ldr	r2, [pc, #136]	; (8002d18 <HAL_DMA_Init+0x430>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d01c      	beq.n	8002ccc <HAL_DMA_Init+0x3e4>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a21      	ldr	r2, [pc, #132]	; (8002d1c <HAL_DMA_Init+0x434>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d017      	beq.n	8002ccc <HAL_DMA_Init+0x3e4>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a1f      	ldr	r2, [pc, #124]	; (8002d20 <HAL_DMA_Init+0x438>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d012      	beq.n	8002ccc <HAL_DMA_Init+0x3e4>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a1e      	ldr	r2, [pc, #120]	; (8002d24 <HAL_DMA_Init+0x43c>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d00d      	beq.n	8002ccc <HAL_DMA_Init+0x3e4>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a1c      	ldr	r2, [pc, #112]	; (8002d28 <HAL_DMA_Init+0x440>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d008      	beq.n	8002ccc <HAL_DMA_Init+0x3e4>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a1b      	ldr	r2, [pc, #108]	; (8002d2c <HAL_DMA_Init+0x444>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d003      	beq.n	8002ccc <HAL_DMA_Init+0x3e4>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a19      	ldr	r2, [pc, #100]	; (8002d30 <HAL_DMA_Init+0x448>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	4b12      	ldr	r3, [pc, #72]	; (8002d34 <HAL_DMA_Init+0x44c>)
 8002cea:	4013      	ands	r3, r2
 8002cec:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	2b40      	cmp	r3, #64	; 0x40
 8002cf4:	d020      	beq.n	8002d38 <HAL_DMA_Init+0x450>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	2b80      	cmp	r3, #128	; 0x80
 8002cfc:	d102      	bne.n	8002d04 <HAL_DMA_Init+0x41c>
 8002cfe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d02:	e01a      	b.n	8002d3a <HAL_DMA_Init+0x452>
 8002d04:	2300      	movs	r3, #0
 8002d06:	e018      	b.n	8002d3a <HAL_DMA_Init+0x452>
 8002d08:	fe10803f 	.word	0xfe10803f
 8002d0c:	5c001000 	.word	0x5c001000
 8002d10:	ffff0000 	.word	0xffff0000
 8002d14:	58025408 	.word	0x58025408
 8002d18:	5802541c 	.word	0x5802541c
 8002d1c:	58025430 	.word	0x58025430
 8002d20:	58025444 	.word	0x58025444
 8002d24:	58025458 	.word	0x58025458
 8002d28:	5802546c 	.word	0x5802546c
 8002d2c:	58025480 	.word	0x58025480
 8002d30:	58025494 	.word	0x58025494
 8002d34:	fffe000f 	.word	0xfffe000f
 8002d38:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	68d2      	ldr	r2, [r2, #12]
 8002d3e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002d40:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002d48:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	695b      	ldr	r3, [r3, #20]
 8002d4e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002d50:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002d58:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002d60:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002d68:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	697a      	ldr	r2, [r7, #20]
 8002d76:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	4b6e      	ldr	r3, [pc, #440]	; (8002f38 <HAL_DMA_Init+0x650>)
 8002d80:	4413      	add	r3, r2
 8002d82:	4a6e      	ldr	r2, [pc, #440]	; (8002f3c <HAL_DMA_Init+0x654>)
 8002d84:	fba2 2303 	umull	r2, r3, r2, r3
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	009a      	lsls	r2, r3, #2
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f001 fd93 	bl	80048bc <DMA_CalcBaseAndBitshift>
 8002d96:	4603      	mov	r3, r0
 8002d98:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d9e:	f003 031f 	and.w	r3, r3, #31
 8002da2:	2201      	movs	r2, #1
 8002da4:	409a      	lsls	r2, r3
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	605a      	str	r2, [r3, #4]
 8002daa:	e008      	b.n	8002dbe <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2240      	movs	r2, #64	; 0x40
 8002db0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2203      	movs	r2, #3
 8002db6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e0b7      	b.n	8002f2e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a5f      	ldr	r2, [pc, #380]	; (8002f40 <HAL_DMA_Init+0x658>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d072      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a5d      	ldr	r2, [pc, #372]	; (8002f44 <HAL_DMA_Init+0x65c>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d06d      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a5c      	ldr	r2, [pc, #368]	; (8002f48 <HAL_DMA_Init+0x660>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d068      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a5a      	ldr	r2, [pc, #360]	; (8002f4c <HAL_DMA_Init+0x664>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d063      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a59      	ldr	r2, [pc, #356]	; (8002f50 <HAL_DMA_Init+0x668>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d05e      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a57      	ldr	r2, [pc, #348]	; (8002f54 <HAL_DMA_Init+0x66c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d059      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a56      	ldr	r2, [pc, #344]	; (8002f58 <HAL_DMA_Init+0x670>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d054      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a54      	ldr	r2, [pc, #336]	; (8002f5c <HAL_DMA_Init+0x674>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d04f      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a53      	ldr	r2, [pc, #332]	; (8002f60 <HAL_DMA_Init+0x678>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d04a      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a51      	ldr	r2, [pc, #324]	; (8002f64 <HAL_DMA_Init+0x67c>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d045      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a50      	ldr	r2, [pc, #320]	; (8002f68 <HAL_DMA_Init+0x680>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d040      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a4e      	ldr	r2, [pc, #312]	; (8002f6c <HAL_DMA_Init+0x684>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d03b      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a4d      	ldr	r2, [pc, #308]	; (8002f70 <HAL_DMA_Init+0x688>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d036      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a4b      	ldr	r2, [pc, #300]	; (8002f74 <HAL_DMA_Init+0x68c>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d031      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a4a      	ldr	r2, [pc, #296]	; (8002f78 <HAL_DMA_Init+0x690>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d02c      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a48      	ldr	r2, [pc, #288]	; (8002f7c <HAL_DMA_Init+0x694>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d027      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a47      	ldr	r2, [pc, #284]	; (8002f80 <HAL_DMA_Init+0x698>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d022      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a45      	ldr	r2, [pc, #276]	; (8002f84 <HAL_DMA_Init+0x69c>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d01d      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a44      	ldr	r2, [pc, #272]	; (8002f88 <HAL_DMA_Init+0x6a0>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d018      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a42      	ldr	r2, [pc, #264]	; (8002f8c <HAL_DMA_Init+0x6a4>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d013      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a41      	ldr	r2, [pc, #260]	; (8002f90 <HAL_DMA_Init+0x6a8>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d00e      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a3f      	ldr	r2, [pc, #252]	; (8002f94 <HAL_DMA_Init+0x6ac>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d009      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a3e      	ldr	r2, [pc, #248]	; (8002f98 <HAL_DMA_Init+0x6b0>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d004      	beq.n	8002eae <HAL_DMA_Init+0x5c6>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a3c      	ldr	r2, [pc, #240]	; (8002f9c <HAL_DMA_Init+0x6b4>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d101      	bne.n	8002eb2 <HAL_DMA_Init+0x5ca>
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e000      	b.n	8002eb4 <HAL_DMA_Init+0x5cc>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d032      	beq.n	8002f1e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f001 fe2d 	bl	8004b18 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	2b80      	cmp	r3, #128	; 0x80
 8002ec4:	d102      	bne.n	8002ecc <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ed4:	b2d2      	uxtb	r2, r2
 8002ed6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002ee0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d010      	beq.n	8002f0c <HAL_DMA_Init+0x624>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	2b08      	cmp	r3, #8
 8002ef0:	d80c      	bhi.n	8002f0c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f001 feaa 	bl	8004c4c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002f08:	605a      	str	r2, [r3, #4]
 8002f0a:	e008      	b.n	8002f1e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	a7fdabf8 	.word	0xa7fdabf8
 8002f3c:	cccccccd 	.word	0xcccccccd
 8002f40:	40020010 	.word	0x40020010
 8002f44:	40020028 	.word	0x40020028
 8002f48:	40020040 	.word	0x40020040
 8002f4c:	40020058 	.word	0x40020058
 8002f50:	40020070 	.word	0x40020070
 8002f54:	40020088 	.word	0x40020088
 8002f58:	400200a0 	.word	0x400200a0
 8002f5c:	400200b8 	.word	0x400200b8
 8002f60:	40020410 	.word	0x40020410
 8002f64:	40020428 	.word	0x40020428
 8002f68:	40020440 	.word	0x40020440
 8002f6c:	40020458 	.word	0x40020458
 8002f70:	40020470 	.word	0x40020470
 8002f74:	40020488 	.word	0x40020488
 8002f78:	400204a0 	.word	0x400204a0
 8002f7c:	400204b8 	.word	0x400204b8
 8002f80:	58025408 	.word	0x58025408
 8002f84:	5802541c 	.word	0x5802541c
 8002f88:	58025430 	.word	0x58025430
 8002f8c:	58025444 	.word	0x58025444
 8002f90:	58025458 	.word	0x58025458
 8002f94:	5802546c 	.word	0x5802546c
 8002f98:	58025480 	.word	0x58025480
 8002f9c:	58025494 	.word	0x58025494

08002fa0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002fa8:	f7ff fb3e 	bl	8002628 <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d101      	bne.n	8002fb8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e2dc      	b.n	8003572 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d008      	beq.n	8002fd6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2280      	movs	r2, #128	; 0x80
 8002fc8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e2cd      	b.n	8003572 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a76      	ldr	r2, [pc, #472]	; (80031b4 <HAL_DMA_Abort+0x214>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d04a      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a74      	ldr	r2, [pc, #464]	; (80031b8 <HAL_DMA_Abort+0x218>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d045      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a73      	ldr	r2, [pc, #460]	; (80031bc <HAL_DMA_Abort+0x21c>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d040      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a71      	ldr	r2, [pc, #452]	; (80031c0 <HAL_DMA_Abort+0x220>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d03b      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a70      	ldr	r2, [pc, #448]	; (80031c4 <HAL_DMA_Abort+0x224>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d036      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a6e      	ldr	r2, [pc, #440]	; (80031c8 <HAL_DMA_Abort+0x228>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d031      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a6d      	ldr	r2, [pc, #436]	; (80031cc <HAL_DMA_Abort+0x22c>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d02c      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a6b      	ldr	r2, [pc, #428]	; (80031d0 <HAL_DMA_Abort+0x230>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d027      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a6a      	ldr	r2, [pc, #424]	; (80031d4 <HAL_DMA_Abort+0x234>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d022      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a68      	ldr	r2, [pc, #416]	; (80031d8 <HAL_DMA_Abort+0x238>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d01d      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a67      	ldr	r2, [pc, #412]	; (80031dc <HAL_DMA_Abort+0x23c>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d018      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a65      	ldr	r2, [pc, #404]	; (80031e0 <HAL_DMA_Abort+0x240>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d013      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a64      	ldr	r2, [pc, #400]	; (80031e4 <HAL_DMA_Abort+0x244>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d00e      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a62      	ldr	r2, [pc, #392]	; (80031e8 <HAL_DMA_Abort+0x248>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d009      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a61      	ldr	r2, [pc, #388]	; (80031ec <HAL_DMA_Abort+0x24c>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d004      	beq.n	8003076 <HAL_DMA_Abort+0xd6>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a5f      	ldr	r2, [pc, #380]	; (80031f0 <HAL_DMA_Abort+0x250>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d101      	bne.n	800307a <HAL_DMA_Abort+0xda>
 8003076:	2301      	movs	r3, #1
 8003078:	e000      	b.n	800307c <HAL_DMA_Abort+0xdc>
 800307a:	2300      	movs	r3, #0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d013      	beq.n	80030a8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 021e 	bic.w	r2, r2, #30
 800308e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	695a      	ldr	r2, [r3, #20]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800309e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	617b      	str	r3, [r7, #20]
 80030a6:	e00a      	b.n	80030be <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 020e 	bic.w	r2, r2, #14
 80030b6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a3c      	ldr	r2, [pc, #240]	; (80031b4 <HAL_DMA_Abort+0x214>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d072      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a3a      	ldr	r2, [pc, #232]	; (80031b8 <HAL_DMA_Abort+0x218>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d06d      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a39      	ldr	r2, [pc, #228]	; (80031bc <HAL_DMA_Abort+0x21c>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d068      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a37      	ldr	r2, [pc, #220]	; (80031c0 <HAL_DMA_Abort+0x220>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d063      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a36      	ldr	r2, [pc, #216]	; (80031c4 <HAL_DMA_Abort+0x224>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d05e      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a34      	ldr	r2, [pc, #208]	; (80031c8 <HAL_DMA_Abort+0x228>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d059      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a33      	ldr	r2, [pc, #204]	; (80031cc <HAL_DMA_Abort+0x22c>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d054      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a31      	ldr	r2, [pc, #196]	; (80031d0 <HAL_DMA_Abort+0x230>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d04f      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a30      	ldr	r2, [pc, #192]	; (80031d4 <HAL_DMA_Abort+0x234>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d04a      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a2e      	ldr	r2, [pc, #184]	; (80031d8 <HAL_DMA_Abort+0x238>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d045      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a2d      	ldr	r2, [pc, #180]	; (80031dc <HAL_DMA_Abort+0x23c>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d040      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a2b      	ldr	r2, [pc, #172]	; (80031e0 <HAL_DMA_Abort+0x240>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d03b      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a2a      	ldr	r2, [pc, #168]	; (80031e4 <HAL_DMA_Abort+0x244>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d036      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a28      	ldr	r2, [pc, #160]	; (80031e8 <HAL_DMA_Abort+0x248>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d031      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a27      	ldr	r2, [pc, #156]	; (80031ec <HAL_DMA_Abort+0x24c>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d02c      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a25      	ldr	r2, [pc, #148]	; (80031f0 <HAL_DMA_Abort+0x250>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d027      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a24      	ldr	r2, [pc, #144]	; (80031f4 <HAL_DMA_Abort+0x254>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d022      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a22      	ldr	r2, [pc, #136]	; (80031f8 <HAL_DMA_Abort+0x258>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d01d      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a21      	ldr	r2, [pc, #132]	; (80031fc <HAL_DMA_Abort+0x25c>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d018      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a1f      	ldr	r2, [pc, #124]	; (8003200 <HAL_DMA_Abort+0x260>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d013      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a1e      	ldr	r2, [pc, #120]	; (8003204 <HAL_DMA_Abort+0x264>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d00e      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a1c      	ldr	r2, [pc, #112]	; (8003208 <HAL_DMA_Abort+0x268>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d009      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a1b      	ldr	r2, [pc, #108]	; (800320c <HAL_DMA_Abort+0x26c>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d004      	beq.n	80031ae <HAL_DMA_Abort+0x20e>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a19      	ldr	r2, [pc, #100]	; (8003210 <HAL_DMA_Abort+0x270>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d132      	bne.n	8003214 <HAL_DMA_Abort+0x274>
 80031ae:	2301      	movs	r3, #1
 80031b0:	e031      	b.n	8003216 <HAL_DMA_Abort+0x276>
 80031b2:	bf00      	nop
 80031b4:	40020010 	.word	0x40020010
 80031b8:	40020028 	.word	0x40020028
 80031bc:	40020040 	.word	0x40020040
 80031c0:	40020058 	.word	0x40020058
 80031c4:	40020070 	.word	0x40020070
 80031c8:	40020088 	.word	0x40020088
 80031cc:	400200a0 	.word	0x400200a0
 80031d0:	400200b8 	.word	0x400200b8
 80031d4:	40020410 	.word	0x40020410
 80031d8:	40020428 	.word	0x40020428
 80031dc:	40020440 	.word	0x40020440
 80031e0:	40020458 	.word	0x40020458
 80031e4:	40020470 	.word	0x40020470
 80031e8:	40020488 	.word	0x40020488
 80031ec:	400204a0 	.word	0x400204a0
 80031f0:	400204b8 	.word	0x400204b8
 80031f4:	58025408 	.word	0x58025408
 80031f8:	5802541c 	.word	0x5802541c
 80031fc:	58025430 	.word	0x58025430
 8003200:	58025444 	.word	0x58025444
 8003204:	58025458 	.word	0x58025458
 8003208:	5802546c 	.word	0x5802546c
 800320c:	58025480 	.word	0x58025480
 8003210:	58025494 	.word	0x58025494
 8003214:	2300      	movs	r3, #0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d007      	beq.n	800322a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003224:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003228:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a6d      	ldr	r2, [pc, #436]	; (80033e4 <HAL_DMA_Abort+0x444>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d04a      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a6b      	ldr	r2, [pc, #428]	; (80033e8 <HAL_DMA_Abort+0x448>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d045      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a6a      	ldr	r2, [pc, #424]	; (80033ec <HAL_DMA_Abort+0x44c>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d040      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a68      	ldr	r2, [pc, #416]	; (80033f0 <HAL_DMA_Abort+0x450>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d03b      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a67      	ldr	r2, [pc, #412]	; (80033f4 <HAL_DMA_Abort+0x454>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d036      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a65      	ldr	r2, [pc, #404]	; (80033f8 <HAL_DMA_Abort+0x458>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d031      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a64      	ldr	r2, [pc, #400]	; (80033fc <HAL_DMA_Abort+0x45c>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d02c      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a62      	ldr	r2, [pc, #392]	; (8003400 <HAL_DMA_Abort+0x460>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d027      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a61      	ldr	r2, [pc, #388]	; (8003404 <HAL_DMA_Abort+0x464>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d022      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a5f      	ldr	r2, [pc, #380]	; (8003408 <HAL_DMA_Abort+0x468>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d01d      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a5e      	ldr	r2, [pc, #376]	; (800340c <HAL_DMA_Abort+0x46c>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d018      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a5c      	ldr	r2, [pc, #368]	; (8003410 <HAL_DMA_Abort+0x470>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d013      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a5b      	ldr	r2, [pc, #364]	; (8003414 <HAL_DMA_Abort+0x474>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d00e      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a59      	ldr	r2, [pc, #356]	; (8003418 <HAL_DMA_Abort+0x478>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d009      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a58      	ldr	r2, [pc, #352]	; (800341c <HAL_DMA_Abort+0x47c>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d004      	beq.n	80032ca <HAL_DMA_Abort+0x32a>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a56      	ldr	r2, [pc, #344]	; (8003420 <HAL_DMA_Abort+0x480>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d108      	bne.n	80032dc <HAL_DMA_Abort+0x33c>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f022 0201 	bic.w	r2, r2, #1
 80032d8:	601a      	str	r2, [r3, #0]
 80032da:	e007      	b.n	80032ec <HAL_DMA_Abort+0x34c>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f022 0201 	bic.w	r2, r2, #1
 80032ea:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80032ec:	e013      	b.n	8003316 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032ee:	f7ff f99b 	bl	8002628 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b05      	cmp	r3, #5
 80032fa:	d90c      	bls.n	8003316 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2220      	movs	r2, #32
 8003300:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2203      	movs	r2, #3
 8003306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e12d      	b.n	8003572 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1e5      	bne.n	80032ee <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a2f      	ldr	r2, [pc, #188]	; (80033e4 <HAL_DMA_Abort+0x444>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d04a      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a2d      	ldr	r2, [pc, #180]	; (80033e8 <HAL_DMA_Abort+0x448>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d045      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a2c      	ldr	r2, [pc, #176]	; (80033ec <HAL_DMA_Abort+0x44c>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d040      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a2a      	ldr	r2, [pc, #168]	; (80033f0 <HAL_DMA_Abort+0x450>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d03b      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a29      	ldr	r2, [pc, #164]	; (80033f4 <HAL_DMA_Abort+0x454>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d036      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a27      	ldr	r2, [pc, #156]	; (80033f8 <HAL_DMA_Abort+0x458>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d031      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a26      	ldr	r2, [pc, #152]	; (80033fc <HAL_DMA_Abort+0x45c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d02c      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a24      	ldr	r2, [pc, #144]	; (8003400 <HAL_DMA_Abort+0x460>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d027      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a23      	ldr	r2, [pc, #140]	; (8003404 <HAL_DMA_Abort+0x464>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d022      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a21      	ldr	r2, [pc, #132]	; (8003408 <HAL_DMA_Abort+0x468>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d01d      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a20      	ldr	r2, [pc, #128]	; (800340c <HAL_DMA_Abort+0x46c>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d018      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a1e      	ldr	r2, [pc, #120]	; (8003410 <HAL_DMA_Abort+0x470>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d013      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a1d      	ldr	r2, [pc, #116]	; (8003414 <HAL_DMA_Abort+0x474>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d00e      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a1b      	ldr	r2, [pc, #108]	; (8003418 <HAL_DMA_Abort+0x478>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d009      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a1a      	ldr	r2, [pc, #104]	; (800341c <HAL_DMA_Abort+0x47c>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d004      	beq.n	80033c2 <HAL_DMA_Abort+0x422>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a18      	ldr	r2, [pc, #96]	; (8003420 <HAL_DMA_Abort+0x480>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d101      	bne.n	80033c6 <HAL_DMA_Abort+0x426>
 80033c2:	2301      	movs	r3, #1
 80033c4:	e000      	b.n	80033c8 <HAL_DMA_Abort+0x428>
 80033c6:	2300      	movs	r3, #0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d02b      	beq.n	8003424 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d6:	f003 031f 	and.w	r3, r3, #31
 80033da:	223f      	movs	r2, #63	; 0x3f
 80033dc:	409a      	lsls	r2, r3
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	609a      	str	r2, [r3, #8]
 80033e2:	e02a      	b.n	800343a <HAL_DMA_Abort+0x49a>
 80033e4:	40020010 	.word	0x40020010
 80033e8:	40020028 	.word	0x40020028
 80033ec:	40020040 	.word	0x40020040
 80033f0:	40020058 	.word	0x40020058
 80033f4:	40020070 	.word	0x40020070
 80033f8:	40020088 	.word	0x40020088
 80033fc:	400200a0 	.word	0x400200a0
 8003400:	400200b8 	.word	0x400200b8
 8003404:	40020410 	.word	0x40020410
 8003408:	40020428 	.word	0x40020428
 800340c:	40020440 	.word	0x40020440
 8003410:	40020458 	.word	0x40020458
 8003414:	40020470 	.word	0x40020470
 8003418:	40020488 	.word	0x40020488
 800341c:	400204a0 	.word	0x400204a0
 8003420:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003428:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800342e:	f003 031f 	and.w	r3, r3, #31
 8003432:	2201      	movs	r2, #1
 8003434:	409a      	lsls	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a4f      	ldr	r2, [pc, #316]	; (800357c <HAL_DMA_Abort+0x5dc>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d072      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a4d      	ldr	r2, [pc, #308]	; (8003580 <HAL_DMA_Abort+0x5e0>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d06d      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a4c      	ldr	r2, [pc, #304]	; (8003584 <HAL_DMA_Abort+0x5e4>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d068      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a4a      	ldr	r2, [pc, #296]	; (8003588 <HAL_DMA_Abort+0x5e8>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d063      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a49      	ldr	r2, [pc, #292]	; (800358c <HAL_DMA_Abort+0x5ec>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d05e      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a47      	ldr	r2, [pc, #284]	; (8003590 <HAL_DMA_Abort+0x5f0>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d059      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a46      	ldr	r2, [pc, #280]	; (8003594 <HAL_DMA_Abort+0x5f4>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d054      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a44      	ldr	r2, [pc, #272]	; (8003598 <HAL_DMA_Abort+0x5f8>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d04f      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a43      	ldr	r2, [pc, #268]	; (800359c <HAL_DMA_Abort+0x5fc>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d04a      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a41      	ldr	r2, [pc, #260]	; (80035a0 <HAL_DMA_Abort+0x600>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d045      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a40      	ldr	r2, [pc, #256]	; (80035a4 <HAL_DMA_Abort+0x604>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d040      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a3e      	ldr	r2, [pc, #248]	; (80035a8 <HAL_DMA_Abort+0x608>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d03b      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a3d      	ldr	r2, [pc, #244]	; (80035ac <HAL_DMA_Abort+0x60c>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d036      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a3b      	ldr	r2, [pc, #236]	; (80035b0 <HAL_DMA_Abort+0x610>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d031      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a3a      	ldr	r2, [pc, #232]	; (80035b4 <HAL_DMA_Abort+0x614>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d02c      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a38      	ldr	r2, [pc, #224]	; (80035b8 <HAL_DMA_Abort+0x618>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d027      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a37      	ldr	r2, [pc, #220]	; (80035bc <HAL_DMA_Abort+0x61c>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d022      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a35      	ldr	r2, [pc, #212]	; (80035c0 <HAL_DMA_Abort+0x620>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d01d      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a34      	ldr	r2, [pc, #208]	; (80035c4 <HAL_DMA_Abort+0x624>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d018      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a32      	ldr	r2, [pc, #200]	; (80035c8 <HAL_DMA_Abort+0x628>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d013      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a31      	ldr	r2, [pc, #196]	; (80035cc <HAL_DMA_Abort+0x62c>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d00e      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a2f      	ldr	r2, [pc, #188]	; (80035d0 <HAL_DMA_Abort+0x630>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d009      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a2e      	ldr	r2, [pc, #184]	; (80035d4 <HAL_DMA_Abort+0x634>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d004      	beq.n	800352a <HAL_DMA_Abort+0x58a>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a2c      	ldr	r2, [pc, #176]	; (80035d8 <HAL_DMA_Abort+0x638>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d101      	bne.n	800352e <HAL_DMA_Abort+0x58e>
 800352a:	2301      	movs	r3, #1
 800352c:	e000      	b.n	8003530 <HAL_DMA_Abort+0x590>
 800352e:	2300      	movs	r3, #0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d015      	beq.n	8003560 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800353c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00c      	beq.n	8003560 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003550:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003554:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800355e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3718      	adds	r7, #24
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	40020010 	.word	0x40020010
 8003580:	40020028 	.word	0x40020028
 8003584:	40020040 	.word	0x40020040
 8003588:	40020058 	.word	0x40020058
 800358c:	40020070 	.word	0x40020070
 8003590:	40020088 	.word	0x40020088
 8003594:	400200a0 	.word	0x400200a0
 8003598:	400200b8 	.word	0x400200b8
 800359c:	40020410 	.word	0x40020410
 80035a0:	40020428 	.word	0x40020428
 80035a4:	40020440 	.word	0x40020440
 80035a8:	40020458 	.word	0x40020458
 80035ac:	40020470 	.word	0x40020470
 80035b0:	40020488 	.word	0x40020488
 80035b4:	400204a0 	.word	0x400204a0
 80035b8:	400204b8 	.word	0x400204b8
 80035bc:	58025408 	.word	0x58025408
 80035c0:	5802541c 	.word	0x5802541c
 80035c4:	58025430 	.word	0x58025430
 80035c8:	58025444 	.word	0x58025444
 80035cc:	58025458 	.word	0x58025458
 80035d0:	5802546c 	.word	0x5802546c
 80035d4:	58025480 	.word	0x58025480
 80035d8:	58025494 	.word	0x58025494

080035dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e237      	b.n	8003a5e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d004      	beq.n	8003604 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2280      	movs	r2, #128	; 0x80
 80035fe:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e22c      	b.n	8003a5e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a5c      	ldr	r2, [pc, #368]	; (800377c <HAL_DMA_Abort_IT+0x1a0>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d04a      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a5b      	ldr	r2, [pc, #364]	; (8003780 <HAL_DMA_Abort_IT+0x1a4>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d045      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a59      	ldr	r2, [pc, #356]	; (8003784 <HAL_DMA_Abort_IT+0x1a8>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d040      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a58      	ldr	r2, [pc, #352]	; (8003788 <HAL_DMA_Abort_IT+0x1ac>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d03b      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a56      	ldr	r2, [pc, #344]	; (800378c <HAL_DMA_Abort_IT+0x1b0>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d036      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a55      	ldr	r2, [pc, #340]	; (8003790 <HAL_DMA_Abort_IT+0x1b4>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d031      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a53      	ldr	r2, [pc, #332]	; (8003794 <HAL_DMA_Abort_IT+0x1b8>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d02c      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a52      	ldr	r2, [pc, #328]	; (8003798 <HAL_DMA_Abort_IT+0x1bc>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d027      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a50      	ldr	r2, [pc, #320]	; (800379c <HAL_DMA_Abort_IT+0x1c0>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d022      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a4f      	ldr	r2, [pc, #316]	; (80037a0 <HAL_DMA_Abort_IT+0x1c4>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d01d      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a4d      	ldr	r2, [pc, #308]	; (80037a4 <HAL_DMA_Abort_IT+0x1c8>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d018      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a4c      	ldr	r2, [pc, #304]	; (80037a8 <HAL_DMA_Abort_IT+0x1cc>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d013      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a4a      	ldr	r2, [pc, #296]	; (80037ac <HAL_DMA_Abort_IT+0x1d0>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d00e      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a49      	ldr	r2, [pc, #292]	; (80037b0 <HAL_DMA_Abort_IT+0x1d4>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d009      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a47      	ldr	r2, [pc, #284]	; (80037b4 <HAL_DMA_Abort_IT+0x1d8>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d004      	beq.n	80036a4 <HAL_DMA_Abort_IT+0xc8>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a46      	ldr	r2, [pc, #280]	; (80037b8 <HAL_DMA_Abort_IT+0x1dc>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d101      	bne.n	80036a8 <HAL_DMA_Abort_IT+0xcc>
 80036a4:	2301      	movs	r3, #1
 80036a6:	e000      	b.n	80036aa <HAL_DMA_Abort_IT+0xce>
 80036a8:	2300      	movs	r3, #0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f000 8086 	beq.w	80037bc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2204      	movs	r2, #4
 80036b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a2f      	ldr	r2, [pc, #188]	; (800377c <HAL_DMA_Abort_IT+0x1a0>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d04a      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a2e      	ldr	r2, [pc, #184]	; (8003780 <HAL_DMA_Abort_IT+0x1a4>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d045      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a2c      	ldr	r2, [pc, #176]	; (8003784 <HAL_DMA_Abort_IT+0x1a8>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d040      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a2b      	ldr	r2, [pc, #172]	; (8003788 <HAL_DMA_Abort_IT+0x1ac>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d03b      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a29      	ldr	r2, [pc, #164]	; (800378c <HAL_DMA_Abort_IT+0x1b0>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d036      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a28      	ldr	r2, [pc, #160]	; (8003790 <HAL_DMA_Abort_IT+0x1b4>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d031      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a26      	ldr	r2, [pc, #152]	; (8003794 <HAL_DMA_Abort_IT+0x1b8>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d02c      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a25      	ldr	r2, [pc, #148]	; (8003798 <HAL_DMA_Abort_IT+0x1bc>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d027      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a23      	ldr	r2, [pc, #140]	; (800379c <HAL_DMA_Abort_IT+0x1c0>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d022      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a22      	ldr	r2, [pc, #136]	; (80037a0 <HAL_DMA_Abort_IT+0x1c4>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d01d      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a20      	ldr	r2, [pc, #128]	; (80037a4 <HAL_DMA_Abort_IT+0x1c8>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d018      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a1f      	ldr	r2, [pc, #124]	; (80037a8 <HAL_DMA_Abort_IT+0x1cc>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d013      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a1d      	ldr	r2, [pc, #116]	; (80037ac <HAL_DMA_Abort_IT+0x1d0>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d00e      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a1c      	ldr	r2, [pc, #112]	; (80037b0 <HAL_DMA_Abort_IT+0x1d4>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d009      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a1a      	ldr	r2, [pc, #104]	; (80037b4 <HAL_DMA_Abort_IT+0x1d8>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d004      	beq.n	8003758 <HAL_DMA_Abort_IT+0x17c>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a19      	ldr	r2, [pc, #100]	; (80037b8 <HAL_DMA_Abort_IT+0x1dc>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d108      	bne.n	800376a <HAL_DMA_Abort_IT+0x18e>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f022 0201 	bic.w	r2, r2, #1
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	e178      	b.n	8003a5c <HAL_DMA_Abort_IT+0x480>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f022 0201 	bic.w	r2, r2, #1
 8003778:	601a      	str	r2, [r3, #0]
 800377a:	e16f      	b.n	8003a5c <HAL_DMA_Abort_IT+0x480>
 800377c:	40020010 	.word	0x40020010
 8003780:	40020028 	.word	0x40020028
 8003784:	40020040 	.word	0x40020040
 8003788:	40020058 	.word	0x40020058
 800378c:	40020070 	.word	0x40020070
 8003790:	40020088 	.word	0x40020088
 8003794:	400200a0 	.word	0x400200a0
 8003798:	400200b8 	.word	0x400200b8
 800379c:	40020410 	.word	0x40020410
 80037a0:	40020428 	.word	0x40020428
 80037a4:	40020440 	.word	0x40020440
 80037a8:	40020458 	.word	0x40020458
 80037ac:	40020470 	.word	0x40020470
 80037b0:	40020488 	.word	0x40020488
 80037b4:	400204a0 	.word	0x400204a0
 80037b8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f022 020e 	bic.w	r2, r2, #14
 80037ca:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a6c      	ldr	r2, [pc, #432]	; (8003984 <HAL_DMA_Abort_IT+0x3a8>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d04a      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a6b      	ldr	r2, [pc, #428]	; (8003988 <HAL_DMA_Abort_IT+0x3ac>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d045      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a69      	ldr	r2, [pc, #420]	; (800398c <HAL_DMA_Abort_IT+0x3b0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d040      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a68      	ldr	r2, [pc, #416]	; (8003990 <HAL_DMA_Abort_IT+0x3b4>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d03b      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a66      	ldr	r2, [pc, #408]	; (8003994 <HAL_DMA_Abort_IT+0x3b8>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d036      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a65      	ldr	r2, [pc, #404]	; (8003998 <HAL_DMA_Abort_IT+0x3bc>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d031      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a63      	ldr	r2, [pc, #396]	; (800399c <HAL_DMA_Abort_IT+0x3c0>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d02c      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a62      	ldr	r2, [pc, #392]	; (80039a0 <HAL_DMA_Abort_IT+0x3c4>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d027      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a60      	ldr	r2, [pc, #384]	; (80039a4 <HAL_DMA_Abort_IT+0x3c8>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d022      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a5f      	ldr	r2, [pc, #380]	; (80039a8 <HAL_DMA_Abort_IT+0x3cc>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d01d      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a5d      	ldr	r2, [pc, #372]	; (80039ac <HAL_DMA_Abort_IT+0x3d0>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d018      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a5c      	ldr	r2, [pc, #368]	; (80039b0 <HAL_DMA_Abort_IT+0x3d4>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d013      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a5a      	ldr	r2, [pc, #360]	; (80039b4 <HAL_DMA_Abort_IT+0x3d8>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d00e      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a59      	ldr	r2, [pc, #356]	; (80039b8 <HAL_DMA_Abort_IT+0x3dc>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d009      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a57      	ldr	r2, [pc, #348]	; (80039bc <HAL_DMA_Abort_IT+0x3e0>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d004      	beq.n	800386c <HAL_DMA_Abort_IT+0x290>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a56      	ldr	r2, [pc, #344]	; (80039c0 <HAL_DMA_Abort_IT+0x3e4>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d108      	bne.n	800387e <HAL_DMA_Abort_IT+0x2a2>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 0201 	bic.w	r2, r2, #1
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	e007      	b.n	800388e <HAL_DMA_Abort_IT+0x2b2>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f022 0201 	bic.w	r2, r2, #1
 800388c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a3c      	ldr	r2, [pc, #240]	; (8003984 <HAL_DMA_Abort_IT+0x3a8>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d072      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a3a      	ldr	r2, [pc, #232]	; (8003988 <HAL_DMA_Abort_IT+0x3ac>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d06d      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a39      	ldr	r2, [pc, #228]	; (800398c <HAL_DMA_Abort_IT+0x3b0>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d068      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a37      	ldr	r2, [pc, #220]	; (8003990 <HAL_DMA_Abort_IT+0x3b4>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d063      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a36      	ldr	r2, [pc, #216]	; (8003994 <HAL_DMA_Abort_IT+0x3b8>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d05e      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a34      	ldr	r2, [pc, #208]	; (8003998 <HAL_DMA_Abort_IT+0x3bc>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d059      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a33      	ldr	r2, [pc, #204]	; (800399c <HAL_DMA_Abort_IT+0x3c0>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d054      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a31      	ldr	r2, [pc, #196]	; (80039a0 <HAL_DMA_Abort_IT+0x3c4>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d04f      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a30      	ldr	r2, [pc, #192]	; (80039a4 <HAL_DMA_Abort_IT+0x3c8>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d04a      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a2e      	ldr	r2, [pc, #184]	; (80039a8 <HAL_DMA_Abort_IT+0x3cc>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d045      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a2d      	ldr	r2, [pc, #180]	; (80039ac <HAL_DMA_Abort_IT+0x3d0>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d040      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a2b      	ldr	r2, [pc, #172]	; (80039b0 <HAL_DMA_Abort_IT+0x3d4>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d03b      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a2a      	ldr	r2, [pc, #168]	; (80039b4 <HAL_DMA_Abort_IT+0x3d8>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d036      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a28      	ldr	r2, [pc, #160]	; (80039b8 <HAL_DMA_Abort_IT+0x3dc>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d031      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a27      	ldr	r2, [pc, #156]	; (80039bc <HAL_DMA_Abort_IT+0x3e0>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d02c      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a25      	ldr	r2, [pc, #148]	; (80039c0 <HAL_DMA_Abort_IT+0x3e4>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d027      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a24      	ldr	r2, [pc, #144]	; (80039c4 <HAL_DMA_Abort_IT+0x3e8>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d022      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a22      	ldr	r2, [pc, #136]	; (80039c8 <HAL_DMA_Abort_IT+0x3ec>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d01d      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a21      	ldr	r2, [pc, #132]	; (80039cc <HAL_DMA_Abort_IT+0x3f0>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d018      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a1f      	ldr	r2, [pc, #124]	; (80039d0 <HAL_DMA_Abort_IT+0x3f4>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d013      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a1e      	ldr	r2, [pc, #120]	; (80039d4 <HAL_DMA_Abort_IT+0x3f8>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d00e      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a1c      	ldr	r2, [pc, #112]	; (80039d8 <HAL_DMA_Abort_IT+0x3fc>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d009      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a1b      	ldr	r2, [pc, #108]	; (80039dc <HAL_DMA_Abort_IT+0x400>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d004      	beq.n	800397e <HAL_DMA_Abort_IT+0x3a2>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a19      	ldr	r2, [pc, #100]	; (80039e0 <HAL_DMA_Abort_IT+0x404>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d132      	bne.n	80039e4 <HAL_DMA_Abort_IT+0x408>
 800397e:	2301      	movs	r3, #1
 8003980:	e031      	b.n	80039e6 <HAL_DMA_Abort_IT+0x40a>
 8003982:	bf00      	nop
 8003984:	40020010 	.word	0x40020010
 8003988:	40020028 	.word	0x40020028
 800398c:	40020040 	.word	0x40020040
 8003990:	40020058 	.word	0x40020058
 8003994:	40020070 	.word	0x40020070
 8003998:	40020088 	.word	0x40020088
 800399c:	400200a0 	.word	0x400200a0
 80039a0:	400200b8 	.word	0x400200b8
 80039a4:	40020410 	.word	0x40020410
 80039a8:	40020428 	.word	0x40020428
 80039ac:	40020440 	.word	0x40020440
 80039b0:	40020458 	.word	0x40020458
 80039b4:	40020470 	.word	0x40020470
 80039b8:	40020488 	.word	0x40020488
 80039bc:	400204a0 	.word	0x400204a0
 80039c0:	400204b8 	.word	0x400204b8
 80039c4:	58025408 	.word	0x58025408
 80039c8:	5802541c 	.word	0x5802541c
 80039cc:	58025430 	.word	0x58025430
 80039d0:	58025444 	.word	0x58025444
 80039d4:	58025458 	.word	0x58025458
 80039d8:	5802546c 	.word	0x5802546c
 80039dc:	58025480 	.word	0x58025480
 80039e0:	58025494 	.word	0x58025494
 80039e4:	2300      	movs	r3, #0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d028      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039f8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039fe:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a04:	f003 031f 	and.w	r3, r3, #31
 8003a08:	2201      	movs	r2, #1
 8003a0a:	409a      	lsls	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003a18:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00c      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a30:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003a3a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d003      	beq.n	8003a5c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3710      	adds	r7, #16
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop

08003a68 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b08a      	sub	sp, #40	; 0x28
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a74:	4b67      	ldr	r3, [pc, #412]	; (8003c14 <HAL_DMA_IRQHandler+0x1ac>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a67      	ldr	r2, [pc, #412]	; (8003c18 <HAL_DMA_IRQHandler+0x1b0>)
 8003a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7e:	0a9b      	lsrs	r3, r3, #10
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a86:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a8c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003a8e:	6a3b      	ldr	r3, [r7, #32]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a5f      	ldr	r2, [pc, #380]	; (8003c1c <HAL_DMA_IRQHandler+0x1b4>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d04a      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a5d      	ldr	r2, [pc, #372]	; (8003c20 <HAL_DMA_IRQHandler+0x1b8>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d045      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a5c      	ldr	r2, [pc, #368]	; (8003c24 <HAL_DMA_IRQHandler+0x1bc>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d040      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a5a      	ldr	r2, [pc, #360]	; (8003c28 <HAL_DMA_IRQHandler+0x1c0>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d03b      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a59      	ldr	r2, [pc, #356]	; (8003c2c <HAL_DMA_IRQHandler+0x1c4>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d036      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a57      	ldr	r2, [pc, #348]	; (8003c30 <HAL_DMA_IRQHandler+0x1c8>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d031      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a56      	ldr	r2, [pc, #344]	; (8003c34 <HAL_DMA_IRQHandler+0x1cc>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d02c      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a54      	ldr	r2, [pc, #336]	; (8003c38 <HAL_DMA_IRQHandler+0x1d0>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d027      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a53      	ldr	r2, [pc, #332]	; (8003c3c <HAL_DMA_IRQHandler+0x1d4>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d022      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a51      	ldr	r2, [pc, #324]	; (8003c40 <HAL_DMA_IRQHandler+0x1d8>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d01d      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a50      	ldr	r2, [pc, #320]	; (8003c44 <HAL_DMA_IRQHandler+0x1dc>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d018      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a4e      	ldr	r2, [pc, #312]	; (8003c48 <HAL_DMA_IRQHandler+0x1e0>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d013      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a4d      	ldr	r2, [pc, #308]	; (8003c4c <HAL_DMA_IRQHandler+0x1e4>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d00e      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a4b      	ldr	r2, [pc, #300]	; (8003c50 <HAL_DMA_IRQHandler+0x1e8>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d009      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a4a      	ldr	r2, [pc, #296]	; (8003c54 <HAL_DMA_IRQHandler+0x1ec>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d004      	beq.n	8003b3a <HAL_DMA_IRQHandler+0xd2>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a48      	ldr	r2, [pc, #288]	; (8003c58 <HAL_DMA_IRQHandler+0x1f0>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d101      	bne.n	8003b3e <HAL_DMA_IRQHandler+0xd6>
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e000      	b.n	8003b40 <HAL_DMA_IRQHandler+0xd8>
 8003b3e:	2300      	movs	r3, #0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f000 842b 	beq.w	800439c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b4a:	f003 031f 	and.w	r3, r3, #31
 8003b4e:	2208      	movs	r2, #8
 8003b50:	409a      	lsls	r2, r3
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	4013      	ands	r3, r2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	f000 80a2 	beq.w	8003ca0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a2e      	ldr	r2, [pc, #184]	; (8003c1c <HAL_DMA_IRQHandler+0x1b4>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d04a      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a2d      	ldr	r2, [pc, #180]	; (8003c20 <HAL_DMA_IRQHandler+0x1b8>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d045      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a2b      	ldr	r2, [pc, #172]	; (8003c24 <HAL_DMA_IRQHandler+0x1bc>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d040      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a2a      	ldr	r2, [pc, #168]	; (8003c28 <HAL_DMA_IRQHandler+0x1c0>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d03b      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a28      	ldr	r2, [pc, #160]	; (8003c2c <HAL_DMA_IRQHandler+0x1c4>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d036      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a27      	ldr	r2, [pc, #156]	; (8003c30 <HAL_DMA_IRQHandler+0x1c8>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d031      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a25      	ldr	r2, [pc, #148]	; (8003c34 <HAL_DMA_IRQHandler+0x1cc>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d02c      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a24      	ldr	r2, [pc, #144]	; (8003c38 <HAL_DMA_IRQHandler+0x1d0>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d027      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a22      	ldr	r2, [pc, #136]	; (8003c3c <HAL_DMA_IRQHandler+0x1d4>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d022      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a21      	ldr	r2, [pc, #132]	; (8003c40 <HAL_DMA_IRQHandler+0x1d8>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d01d      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a1f      	ldr	r2, [pc, #124]	; (8003c44 <HAL_DMA_IRQHandler+0x1dc>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d018      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a1e      	ldr	r2, [pc, #120]	; (8003c48 <HAL_DMA_IRQHandler+0x1e0>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d013      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a1c      	ldr	r2, [pc, #112]	; (8003c4c <HAL_DMA_IRQHandler+0x1e4>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d00e      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a1b      	ldr	r2, [pc, #108]	; (8003c50 <HAL_DMA_IRQHandler+0x1e8>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d009      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a19      	ldr	r2, [pc, #100]	; (8003c54 <HAL_DMA_IRQHandler+0x1ec>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d004      	beq.n	8003bfc <HAL_DMA_IRQHandler+0x194>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a18      	ldr	r2, [pc, #96]	; (8003c58 <HAL_DMA_IRQHandler+0x1f0>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d12f      	bne.n	8003c5c <HAL_DMA_IRQHandler+0x1f4>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0304 	and.w	r3, r3, #4
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	bf14      	ite	ne
 8003c0a:	2301      	movne	r3, #1
 8003c0c:	2300      	moveq	r3, #0
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	e02e      	b.n	8003c70 <HAL_DMA_IRQHandler+0x208>
 8003c12:	bf00      	nop
 8003c14:	24000000 	.word	0x24000000
 8003c18:	1b4e81b5 	.word	0x1b4e81b5
 8003c1c:	40020010 	.word	0x40020010
 8003c20:	40020028 	.word	0x40020028
 8003c24:	40020040 	.word	0x40020040
 8003c28:	40020058 	.word	0x40020058
 8003c2c:	40020070 	.word	0x40020070
 8003c30:	40020088 	.word	0x40020088
 8003c34:	400200a0 	.word	0x400200a0
 8003c38:	400200b8 	.word	0x400200b8
 8003c3c:	40020410 	.word	0x40020410
 8003c40:	40020428 	.word	0x40020428
 8003c44:	40020440 	.word	0x40020440
 8003c48:	40020458 	.word	0x40020458
 8003c4c:	40020470 	.word	0x40020470
 8003c50:	40020488 	.word	0x40020488
 8003c54:	400204a0 	.word	0x400204a0
 8003c58:	400204b8 	.word	0x400204b8
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0308 	and.w	r3, r3, #8
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	bf14      	ite	ne
 8003c6a:	2301      	movne	r3, #1
 8003c6c:	2300      	moveq	r3, #0
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d015      	beq.n	8003ca0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f022 0204 	bic.w	r2, r2, #4
 8003c82:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c88:	f003 031f 	and.w	r3, r3, #31
 8003c8c:	2208      	movs	r2, #8
 8003c8e:	409a      	lsls	r2, r3
 8003c90:	6a3b      	ldr	r3, [r7, #32]
 8003c92:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c98:	f043 0201 	orr.w	r2, r3, #1
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca4:	f003 031f 	and.w	r3, r3, #31
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	fa22 f303 	lsr.w	r3, r2, r3
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d06e      	beq.n	8003d94 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a69      	ldr	r2, [pc, #420]	; (8003e60 <HAL_DMA_IRQHandler+0x3f8>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d04a      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a67      	ldr	r2, [pc, #412]	; (8003e64 <HAL_DMA_IRQHandler+0x3fc>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d045      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a66      	ldr	r2, [pc, #408]	; (8003e68 <HAL_DMA_IRQHandler+0x400>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d040      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a64      	ldr	r2, [pc, #400]	; (8003e6c <HAL_DMA_IRQHandler+0x404>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d03b      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a63      	ldr	r2, [pc, #396]	; (8003e70 <HAL_DMA_IRQHandler+0x408>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d036      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a61      	ldr	r2, [pc, #388]	; (8003e74 <HAL_DMA_IRQHandler+0x40c>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d031      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a60      	ldr	r2, [pc, #384]	; (8003e78 <HAL_DMA_IRQHandler+0x410>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d02c      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a5e      	ldr	r2, [pc, #376]	; (8003e7c <HAL_DMA_IRQHandler+0x414>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d027      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a5d      	ldr	r2, [pc, #372]	; (8003e80 <HAL_DMA_IRQHandler+0x418>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d022      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a5b      	ldr	r2, [pc, #364]	; (8003e84 <HAL_DMA_IRQHandler+0x41c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d01d      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a5a      	ldr	r2, [pc, #360]	; (8003e88 <HAL_DMA_IRQHandler+0x420>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d018      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a58      	ldr	r2, [pc, #352]	; (8003e8c <HAL_DMA_IRQHandler+0x424>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d013      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a57      	ldr	r2, [pc, #348]	; (8003e90 <HAL_DMA_IRQHandler+0x428>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d00e      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a55      	ldr	r2, [pc, #340]	; (8003e94 <HAL_DMA_IRQHandler+0x42c>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d009      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a54      	ldr	r2, [pc, #336]	; (8003e98 <HAL_DMA_IRQHandler+0x430>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d004      	beq.n	8003d56 <HAL_DMA_IRQHandler+0x2ee>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a52      	ldr	r2, [pc, #328]	; (8003e9c <HAL_DMA_IRQHandler+0x434>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d10a      	bne.n	8003d6c <HAL_DMA_IRQHandler+0x304>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	bf14      	ite	ne
 8003d64:	2301      	movne	r3, #1
 8003d66:	2300      	moveq	r3, #0
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	e003      	b.n	8003d74 <HAL_DMA_IRQHandler+0x30c>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2300      	movs	r3, #0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00d      	beq.n	8003d94 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d7c:	f003 031f 	and.w	r3, r3, #31
 8003d80:	2201      	movs	r2, #1
 8003d82:	409a      	lsls	r2, r3
 8003d84:	6a3b      	ldr	r3, [r7, #32]
 8003d86:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d8c:	f043 0202 	orr.w	r2, r3, #2
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d98:	f003 031f 	and.w	r3, r3, #31
 8003d9c:	2204      	movs	r2, #4
 8003d9e:	409a      	lsls	r2, r3
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	4013      	ands	r3, r2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 808f 	beq.w	8003ec8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a2c      	ldr	r2, [pc, #176]	; (8003e60 <HAL_DMA_IRQHandler+0x3f8>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d04a      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a2a      	ldr	r2, [pc, #168]	; (8003e64 <HAL_DMA_IRQHandler+0x3fc>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d045      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a29      	ldr	r2, [pc, #164]	; (8003e68 <HAL_DMA_IRQHandler+0x400>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d040      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a27      	ldr	r2, [pc, #156]	; (8003e6c <HAL_DMA_IRQHandler+0x404>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d03b      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a26      	ldr	r2, [pc, #152]	; (8003e70 <HAL_DMA_IRQHandler+0x408>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d036      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a24      	ldr	r2, [pc, #144]	; (8003e74 <HAL_DMA_IRQHandler+0x40c>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d031      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a23      	ldr	r2, [pc, #140]	; (8003e78 <HAL_DMA_IRQHandler+0x410>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d02c      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a21      	ldr	r2, [pc, #132]	; (8003e7c <HAL_DMA_IRQHandler+0x414>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d027      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a20      	ldr	r2, [pc, #128]	; (8003e80 <HAL_DMA_IRQHandler+0x418>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d022      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a1e      	ldr	r2, [pc, #120]	; (8003e84 <HAL_DMA_IRQHandler+0x41c>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d01d      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a1d      	ldr	r2, [pc, #116]	; (8003e88 <HAL_DMA_IRQHandler+0x420>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d018      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a1b      	ldr	r2, [pc, #108]	; (8003e8c <HAL_DMA_IRQHandler+0x424>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d013      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a1a      	ldr	r2, [pc, #104]	; (8003e90 <HAL_DMA_IRQHandler+0x428>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d00e      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a18      	ldr	r2, [pc, #96]	; (8003e94 <HAL_DMA_IRQHandler+0x42c>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d009      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a17      	ldr	r2, [pc, #92]	; (8003e98 <HAL_DMA_IRQHandler+0x430>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d004      	beq.n	8003e4a <HAL_DMA_IRQHandler+0x3e2>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a15      	ldr	r2, [pc, #84]	; (8003e9c <HAL_DMA_IRQHandler+0x434>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d12a      	bne.n	8003ea0 <HAL_DMA_IRQHandler+0x438>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0302 	and.w	r3, r3, #2
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	bf14      	ite	ne
 8003e58:	2301      	movne	r3, #1
 8003e5a:	2300      	moveq	r3, #0
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	e023      	b.n	8003ea8 <HAL_DMA_IRQHandler+0x440>
 8003e60:	40020010 	.word	0x40020010
 8003e64:	40020028 	.word	0x40020028
 8003e68:	40020040 	.word	0x40020040
 8003e6c:	40020058 	.word	0x40020058
 8003e70:	40020070 	.word	0x40020070
 8003e74:	40020088 	.word	0x40020088
 8003e78:	400200a0 	.word	0x400200a0
 8003e7c:	400200b8 	.word	0x400200b8
 8003e80:	40020410 	.word	0x40020410
 8003e84:	40020428 	.word	0x40020428
 8003e88:	40020440 	.word	0x40020440
 8003e8c:	40020458 	.word	0x40020458
 8003e90:	40020470 	.word	0x40020470
 8003e94:	40020488 	.word	0x40020488
 8003e98:	400204a0 	.word	0x400204a0
 8003e9c:	400204b8 	.word	0x400204b8
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00d      	beq.n	8003ec8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb0:	f003 031f 	and.w	r3, r3, #31
 8003eb4:	2204      	movs	r2, #4
 8003eb6:	409a      	lsls	r2, r3
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec0:	f043 0204 	orr.w	r2, r3, #4
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ecc:	f003 031f 	and.w	r3, r3, #31
 8003ed0:	2210      	movs	r2, #16
 8003ed2:	409a      	lsls	r2, r3
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	f000 80a6 	beq.w	800402a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a85      	ldr	r2, [pc, #532]	; (80040f8 <HAL_DMA_IRQHandler+0x690>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d04a      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a83      	ldr	r2, [pc, #524]	; (80040fc <HAL_DMA_IRQHandler+0x694>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d045      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a82      	ldr	r2, [pc, #520]	; (8004100 <HAL_DMA_IRQHandler+0x698>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d040      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a80      	ldr	r2, [pc, #512]	; (8004104 <HAL_DMA_IRQHandler+0x69c>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d03b      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a7f      	ldr	r2, [pc, #508]	; (8004108 <HAL_DMA_IRQHandler+0x6a0>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d036      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a7d      	ldr	r2, [pc, #500]	; (800410c <HAL_DMA_IRQHandler+0x6a4>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d031      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a7c      	ldr	r2, [pc, #496]	; (8004110 <HAL_DMA_IRQHandler+0x6a8>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d02c      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a7a      	ldr	r2, [pc, #488]	; (8004114 <HAL_DMA_IRQHandler+0x6ac>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d027      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a79      	ldr	r2, [pc, #484]	; (8004118 <HAL_DMA_IRQHandler+0x6b0>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d022      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a77      	ldr	r2, [pc, #476]	; (800411c <HAL_DMA_IRQHandler+0x6b4>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d01d      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a76      	ldr	r2, [pc, #472]	; (8004120 <HAL_DMA_IRQHandler+0x6b8>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d018      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a74      	ldr	r2, [pc, #464]	; (8004124 <HAL_DMA_IRQHandler+0x6bc>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d013      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a73      	ldr	r2, [pc, #460]	; (8004128 <HAL_DMA_IRQHandler+0x6c0>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d00e      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a71      	ldr	r2, [pc, #452]	; (800412c <HAL_DMA_IRQHandler+0x6c4>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d009      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a70      	ldr	r2, [pc, #448]	; (8004130 <HAL_DMA_IRQHandler+0x6c8>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d004      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x516>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a6e      	ldr	r2, [pc, #440]	; (8004134 <HAL_DMA_IRQHandler+0x6cc>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d10a      	bne.n	8003f94 <HAL_DMA_IRQHandler+0x52c>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0308 	and.w	r3, r3, #8
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	bf14      	ite	ne
 8003f8c:	2301      	movne	r3, #1
 8003f8e:	2300      	moveq	r3, #0
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	e009      	b.n	8003fa8 <HAL_DMA_IRQHandler+0x540>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0304 	and.w	r3, r3, #4
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	bf14      	ite	ne
 8003fa2:	2301      	movne	r3, #1
 8003fa4:	2300      	moveq	r3, #0
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d03e      	beq.n	800402a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb0:	f003 031f 	and.w	r3, r3, #31
 8003fb4:	2210      	movs	r2, #16
 8003fb6:	409a      	lsls	r2, r3
 8003fb8:	6a3b      	ldr	r3, [r7, #32]
 8003fba:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d018      	beq.n	8003ffc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d108      	bne.n	8003fea <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d024      	beq.n	800402a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	4798      	blx	r3
 8003fe8:	e01f      	b.n	800402a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d01b      	beq.n	800402a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	4798      	blx	r3
 8003ffa:	e016      	b.n	800402a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004006:	2b00      	cmp	r3, #0
 8004008:	d107      	bne.n	800401a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0208 	bic.w	r2, r2, #8
 8004018:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401e:	2b00      	cmp	r3, #0
 8004020:	d003      	beq.n	800402a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800402e:	f003 031f 	and.w	r3, r3, #31
 8004032:	2220      	movs	r2, #32
 8004034:	409a      	lsls	r2, r3
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	4013      	ands	r3, r2
 800403a:	2b00      	cmp	r3, #0
 800403c:	f000 8110 	beq.w	8004260 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a2c      	ldr	r2, [pc, #176]	; (80040f8 <HAL_DMA_IRQHandler+0x690>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d04a      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a2b      	ldr	r2, [pc, #172]	; (80040fc <HAL_DMA_IRQHandler+0x694>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d045      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a29      	ldr	r2, [pc, #164]	; (8004100 <HAL_DMA_IRQHandler+0x698>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d040      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a28      	ldr	r2, [pc, #160]	; (8004104 <HAL_DMA_IRQHandler+0x69c>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d03b      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a26      	ldr	r2, [pc, #152]	; (8004108 <HAL_DMA_IRQHandler+0x6a0>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d036      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a25      	ldr	r2, [pc, #148]	; (800410c <HAL_DMA_IRQHandler+0x6a4>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d031      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a23      	ldr	r2, [pc, #140]	; (8004110 <HAL_DMA_IRQHandler+0x6a8>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d02c      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a22      	ldr	r2, [pc, #136]	; (8004114 <HAL_DMA_IRQHandler+0x6ac>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d027      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a20      	ldr	r2, [pc, #128]	; (8004118 <HAL_DMA_IRQHandler+0x6b0>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d022      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a1f      	ldr	r2, [pc, #124]	; (800411c <HAL_DMA_IRQHandler+0x6b4>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d01d      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a1d      	ldr	r2, [pc, #116]	; (8004120 <HAL_DMA_IRQHandler+0x6b8>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d018      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a1c      	ldr	r2, [pc, #112]	; (8004124 <HAL_DMA_IRQHandler+0x6bc>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d013      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a1a      	ldr	r2, [pc, #104]	; (8004128 <HAL_DMA_IRQHandler+0x6c0>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d00e      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a19      	ldr	r2, [pc, #100]	; (800412c <HAL_DMA_IRQHandler+0x6c4>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d009      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a17      	ldr	r2, [pc, #92]	; (8004130 <HAL_DMA_IRQHandler+0x6c8>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d004      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x678>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a16      	ldr	r2, [pc, #88]	; (8004134 <HAL_DMA_IRQHandler+0x6cc>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d12b      	bne.n	8004138 <HAL_DMA_IRQHandler+0x6d0>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0310 	and.w	r3, r3, #16
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	bf14      	ite	ne
 80040ee:	2301      	movne	r3, #1
 80040f0:	2300      	moveq	r3, #0
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	e02a      	b.n	800414c <HAL_DMA_IRQHandler+0x6e4>
 80040f6:	bf00      	nop
 80040f8:	40020010 	.word	0x40020010
 80040fc:	40020028 	.word	0x40020028
 8004100:	40020040 	.word	0x40020040
 8004104:	40020058 	.word	0x40020058
 8004108:	40020070 	.word	0x40020070
 800410c:	40020088 	.word	0x40020088
 8004110:	400200a0 	.word	0x400200a0
 8004114:	400200b8 	.word	0x400200b8
 8004118:	40020410 	.word	0x40020410
 800411c:	40020428 	.word	0x40020428
 8004120:	40020440 	.word	0x40020440
 8004124:	40020458 	.word	0x40020458
 8004128:	40020470 	.word	0x40020470
 800412c:	40020488 	.word	0x40020488
 8004130:	400204a0 	.word	0x400204a0
 8004134:	400204b8 	.word	0x400204b8
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	bf14      	ite	ne
 8004146:	2301      	movne	r3, #1
 8004148:	2300      	moveq	r3, #0
 800414a:	b2db      	uxtb	r3, r3
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 8087 	beq.w	8004260 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004156:	f003 031f 	and.w	r3, r3, #31
 800415a:	2220      	movs	r2, #32
 800415c:	409a      	lsls	r2, r3
 800415e:	6a3b      	ldr	r3, [r7, #32]
 8004160:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004168:	b2db      	uxtb	r3, r3
 800416a:	2b04      	cmp	r3, #4
 800416c:	d139      	bne.n	80041e2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f022 0216 	bic.w	r2, r2, #22
 800417c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	695a      	ldr	r2, [r3, #20]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800418c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	2b00      	cmp	r3, #0
 8004194:	d103      	bne.n	800419e <HAL_DMA_IRQHandler+0x736>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800419a:	2b00      	cmp	r3, #0
 800419c:	d007      	beq.n	80041ae <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 0208 	bic.w	r2, r2, #8
 80041ac:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b2:	f003 031f 	and.w	r3, r3, #31
 80041b6:	223f      	movs	r2, #63	; 0x3f
 80041b8:	409a      	lsls	r2, r3
 80041ba:	6a3b      	ldr	r3, [r7, #32]
 80041bc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 834a 	beq.w	800486c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	4798      	blx	r3
          }
          return;
 80041e0:	e344      	b.n	800486c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d018      	beq.n	8004222 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d108      	bne.n	8004210 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004202:	2b00      	cmp	r3, #0
 8004204:	d02c      	beq.n	8004260 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	4798      	blx	r3
 800420e:	e027      	b.n	8004260 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004214:	2b00      	cmp	r3, #0
 8004216:	d023      	beq.n	8004260 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	4798      	blx	r3
 8004220:	e01e      	b.n	8004260 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10f      	bne.n	8004250 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0210 	bic.w	r2, r2, #16
 800423e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004254:	2b00      	cmp	r3, #0
 8004256:	d003      	beq.n	8004260 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004264:	2b00      	cmp	r3, #0
 8004266:	f000 8306 	beq.w	8004876 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	f000 8088 	beq.w	8004388 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2204      	movs	r2, #4
 800427c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a7a      	ldr	r2, [pc, #488]	; (8004470 <HAL_DMA_IRQHandler+0xa08>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d04a      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a79      	ldr	r2, [pc, #484]	; (8004474 <HAL_DMA_IRQHandler+0xa0c>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d045      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a77      	ldr	r2, [pc, #476]	; (8004478 <HAL_DMA_IRQHandler+0xa10>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d040      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a76      	ldr	r2, [pc, #472]	; (800447c <HAL_DMA_IRQHandler+0xa14>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d03b      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a74      	ldr	r2, [pc, #464]	; (8004480 <HAL_DMA_IRQHandler+0xa18>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d036      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a73      	ldr	r2, [pc, #460]	; (8004484 <HAL_DMA_IRQHandler+0xa1c>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d031      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a71      	ldr	r2, [pc, #452]	; (8004488 <HAL_DMA_IRQHandler+0xa20>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d02c      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a70      	ldr	r2, [pc, #448]	; (800448c <HAL_DMA_IRQHandler+0xa24>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d027      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a6e      	ldr	r2, [pc, #440]	; (8004490 <HAL_DMA_IRQHandler+0xa28>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d022      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a6d      	ldr	r2, [pc, #436]	; (8004494 <HAL_DMA_IRQHandler+0xa2c>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d01d      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a6b      	ldr	r2, [pc, #428]	; (8004498 <HAL_DMA_IRQHandler+0xa30>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d018      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a6a      	ldr	r2, [pc, #424]	; (800449c <HAL_DMA_IRQHandler+0xa34>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d013      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a68      	ldr	r2, [pc, #416]	; (80044a0 <HAL_DMA_IRQHandler+0xa38>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d00e      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a67      	ldr	r2, [pc, #412]	; (80044a4 <HAL_DMA_IRQHandler+0xa3c>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d009      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a65      	ldr	r2, [pc, #404]	; (80044a8 <HAL_DMA_IRQHandler+0xa40>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d004      	beq.n	8004320 <HAL_DMA_IRQHandler+0x8b8>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a64      	ldr	r2, [pc, #400]	; (80044ac <HAL_DMA_IRQHandler+0xa44>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d108      	bne.n	8004332 <HAL_DMA_IRQHandler+0x8ca>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 0201 	bic.w	r2, r2, #1
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	e007      	b.n	8004342 <HAL_DMA_IRQHandler+0x8da>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 0201 	bic.w	r2, r2, #1
 8004340:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	3301      	adds	r3, #1
 8004346:	60fb      	str	r3, [r7, #12]
 8004348:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800434a:	429a      	cmp	r2, r3
 800434c:	d307      	bcc.n	800435e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0301 	and.w	r3, r3, #1
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1f2      	bne.n	8004342 <HAL_DMA_IRQHandler+0x8da>
 800435c:	e000      	b.n	8004360 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800435e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d004      	beq.n	8004378 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2203      	movs	r2, #3
 8004372:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004376:	e003      	b.n	8004380 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800438c:	2b00      	cmp	r3, #0
 800438e:	f000 8272 	beq.w	8004876 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	4798      	blx	r3
 800439a:	e26c      	b.n	8004876 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a43      	ldr	r2, [pc, #268]	; (80044b0 <HAL_DMA_IRQHandler+0xa48>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d022      	beq.n	80043ec <HAL_DMA_IRQHandler+0x984>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a42      	ldr	r2, [pc, #264]	; (80044b4 <HAL_DMA_IRQHandler+0xa4c>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d01d      	beq.n	80043ec <HAL_DMA_IRQHandler+0x984>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a40      	ldr	r2, [pc, #256]	; (80044b8 <HAL_DMA_IRQHandler+0xa50>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d018      	beq.n	80043ec <HAL_DMA_IRQHandler+0x984>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a3f      	ldr	r2, [pc, #252]	; (80044bc <HAL_DMA_IRQHandler+0xa54>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d013      	beq.n	80043ec <HAL_DMA_IRQHandler+0x984>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a3d      	ldr	r2, [pc, #244]	; (80044c0 <HAL_DMA_IRQHandler+0xa58>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d00e      	beq.n	80043ec <HAL_DMA_IRQHandler+0x984>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a3c      	ldr	r2, [pc, #240]	; (80044c4 <HAL_DMA_IRQHandler+0xa5c>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d009      	beq.n	80043ec <HAL_DMA_IRQHandler+0x984>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a3a      	ldr	r2, [pc, #232]	; (80044c8 <HAL_DMA_IRQHandler+0xa60>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d004      	beq.n	80043ec <HAL_DMA_IRQHandler+0x984>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a39      	ldr	r2, [pc, #228]	; (80044cc <HAL_DMA_IRQHandler+0xa64>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d101      	bne.n	80043f0 <HAL_DMA_IRQHandler+0x988>
 80043ec:	2301      	movs	r3, #1
 80043ee:	e000      	b.n	80043f2 <HAL_DMA_IRQHandler+0x98a>
 80043f0:	2300      	movs	r3, #0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f000 823f 	beq.w	8004876 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004404:	f003 031f 	and.w	r3, r3, #31
 8004408:	2204      	movs	r2, #4
 800440a:	409a      	lsls	r2, r3
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	4013      	ands	r3, r2
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 80cd 	beq.w	80045b0 <HAL_DMA_IRQHandler+0xb48>
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	f003 0304 	and.w	r3, r3, #4
 800441c:	2b00      	cmp	r3, #0
 800441e:	f000 80c7 	beq.w	80045b0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004426:	f003 031f 	and.w	r3, r3, #31
 800442a:	2204      	movs	r2, #4
 800442c:	409a      	lsls	r2, r3
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d049      	beq.n	80044d0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d109      	bne.n	800445a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800444a:	2b00      	cmp	r3, #0
 800444c:	f000 8210 	beq.w	8004870 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004458:	e20a      	b.n	8004870 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	2b00      	cmp	r3, #0
 8004460:	f000 8206 	beq.w	8004870 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800446c:	e200      	b.n	8004870 <HAL_DMA_IRQHandler+0xe08>
 800446e:	bf00      	nop
 8004470:	40020010 	.word	0x40020010
 8004474:	40020028 	.word	0x40020028
 8004478:	40020040 	.word	0x40020040
 800447c:	40020058 	.word	0x40020058
 8004480:	40020070 	.word	0x40020070
 8004484:	40020088 	.word	0x40020088
 8004488:	400200a0 	.word	0x400200a0
 800448c:	400200b8 	.word	0x400200b8
 8004490:	40020410 	.word	0x40020410
 8004494:	40020428 	.word	0x40020428
 8004498:	40020440 	.word	0x40020440
 800449c:	40020458 	.word	0x40020458
 80044a0:	40020470 	.word	0x40020470
 80044a4:	40020488 	.word	0x40020488
 80044a8:	400204a0 	.word	0x400204a0
 80044ac:	400204b8 	.word	0x400204b8
 80044b0:	58025408 	.word	0x58025408
 80044b4:	5802541c 	.word	0x5802541c
 80044b8:	58025430 	.word	0x58025430
 80044bc:	58025444 	.word	0x58025444
 80044c0:	58025458 	.word	0x58025458
 80044c4:	5802546c 	.word	0x5802546c
 80044c8:	58025480 	.word	0x58025480
 80044cc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	f003 0320 	and.w	r3, r3, #32
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d160      	bne.n	800459c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a7f      	ldr	r2, [pc, #508]	; (80046dc <HAL_DMA_IRQHandler+0xc74>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d04a      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a7d      	ldr	r2, [pc, #500]	; (80046e0 <HAL_DMA_IRQHandler+0xc78>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d045      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a7c      	ldr	r2, [pc, #496]	; (80046e4 <HAL_DMA_IRQHandler+0xc7c>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d040      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a7a      	ldr	r2, [pc, #488]	; (80046e8 <HAL_DMA_IRQHandler+0xc80>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d03b      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a79      	ldr	r2, [pc, #484]	; (80046ec <HAL_DMA_IRQHandler+0xc84>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d036      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a77      	ldr	r2, [pc, #476]	; (80046f0 <HAL_DMA_IRQHandler+0xc88>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d031      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a76      	ldr	r2, [pc, #472]	; (80046f4 <HAL_DMA_IRQHandler+0xc8c>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d02c      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a74      	ldr	r2, [pc, #464]	; (80046f8 <HAL_DMA_IRQHandler+0xc90>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d027      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a73      	ldr	r2, [pc, #460]	; (80046fc <HAL_DMA_IRQHandler+0xc94>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d022      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a71      	ldr	r2, [pc, #452]	; (8004700 <HAL_DMA_IRQHandler+0xc98>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d01d      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a70      	ldr	r2, [pc, #448]	; (8004704 <HAL_DMA_IRQHandler+0xc9c>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d018      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a6e      	ldr	r2, [pc, #440]	; (8004708 <HAL_DMA_IRQHandler+0xca0>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d013      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a6d      	ldr	r2, [pc, #436]	; (800470c <HAL_DMA_IRQHandler+0xca4>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d00e      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a6b      	ldr	r2, [pc, #428]	; (8004710 <HAL_DMA_IRQHandler+0xca8>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d009      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a6a      	ldr	r2, [pc, #424]	; (8004714 <HAL_DMA_IRQHandler+0xcac>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d004      	beq.n	800457a <HAL_DMA_IRQHandler+0xb12>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a68      	ldr	r2, [pc, #416]	; (8004718 <HAL_DMA_IRQHandler+0xcb0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d108      	bne.n	800458c <HAL_DMA_IRQHandler+0xb24>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0208 	bic.w	r2, r2, #8
 8004588:	601a      	str	r2, [r3, #0]
 800458a:	e007      	b.n	800459c <HAL_DMA_IRQHandler+0xb34>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f022 0204 	bic.w	r2, r2, #4
 800459a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f000 8165 	beq.w	8004870 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045ae:	e15f      	b.n	8004870 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b4:	f003 031f 	and.w	r3, r3, #31
 80045b8:	2202      	movs	r2, #2
 80045ba:	409a      	lsls	r2, r3
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	4013      	ands	r3, r2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 80c5 	beq.w	8004750 <HAL_DMA_IRQHandler+0xce8>
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	f003 0302 	and.w	r3, r3, #2
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	f000 80bf 	beq.w	8004750 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045d6:	f003 031f 	and.w	r3, r3, #31
 80045da:	2202      	movs	r2, #2
 80045dc:	409a      	lsls	r2, r3
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d018      	beq.n	800461e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d109      	bne.n	800460a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	f000 813a 	beq.w	8004874 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004608:	e134      	b.n	8004874 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800460e:	2b00      	cmp	r3, #0
 8004610:	f000 8130 	beq.w	8004874 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800461c:	e12a      	b.n	8004874 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f003 0320 	and.w	r3, r3, #32
 8004624:	2b00      	cmp	r3, #0
 8004626:	f040 8089 	bne.w	800473c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a2b      	ldr	r2, [pc, #172]	; (80046dc <HAL_DMA_IRQHandler+0xc74>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d04a      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a29      	ldr	r2, [pc, #164]	; (80046e0 <HAL_DMA_IRQHandler+0xc78>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d045      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a28      	ldr	r2, [pc, #160]	; (80046e4 <HAL_DMA_IRQHandler+0xc7c>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d040      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a26      	ldr	r2, [pc, #152]	; (80046e8 <HAL_DMA_IRQHandler+0xc80>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d03b      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a25      	ldr	r2, [pc, #148]	; (80046ec <HAL_DMA_IRQHandler+0xc84>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d036      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a23      	ldr	r2, [pc, #140]	; (80046f0 <HAL_DMA_IRQHandler+0xc88>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d031      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a22      	ldr	r2, [pc, #136]	; (80046f4 <HAL_DMA_IRQHandler+0xc8c>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d02c      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a20      	ldr	r2, [pc, #128]	; (80046f8 <HAL_DMA_IRQHandler+0xc90>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d027      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a1f      	ldr	r2, [pc, #124]	; (80046fc <HAL_DMA_IRQHandler+0xc94>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d022      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a1d      	ldr	r2, [pc, #116]	; (8004700 <HAL_DMA_IRQHandler+0xc98>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d01d      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a1c      	ldr	r2, [pc, #112]	; (8004704 <HAL_DMA_IRQHandler+0xc9c>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d018      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a1a      	ldr	r2, [pc, #104]	; (8004708 <HAL_DMA_IRQHandler+0xca0>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d013      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a19      	ldr	r2, [pc, #100]	; (800470c <HAL_DMA_IRQHandler+0xca4>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d00e      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a17      	ldr	r2, [pc, #92]	; (8004710 <HAL_DMA_IRQHandler+0xca8>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d009      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a16      	ldr	r2, [pc, #88]	; (8004714 <HAL_DMA_IRQHandler+0xcac>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d004      	beq.n	80046ca <HAL_DMA_IRQHandler+0xc62>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a14      	ldr	r2, [pc, #80]	; (8004718 <HAL_DMA_IRQHandler+0xcb0>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d128      	bne.n	800471c <HAL_DMA_IRQHandler+0xcb4>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 0214 	bic.w	r2, r2, #20
 80046d8:	601a      	str	r2, [r3, #0]
 80046da:	e027      	b.n	800472c <HAL_DMA_IRQHandler+0xcc4>
 80046dc:	40020010 	.word	0x40020010
 80046e0:	40020028 	.word	0x40020028
 80046e4:	40020040 	.word	0x40020040
 80046e8:	40020058 	.word	0x40020058
 80046ec:	40020070 	.word	0x40020070
 80046f0:	40020088 	.word	0x40020088
 80046f4:	400200a0 	.word	0x400200a0
 80046f8:	400200b8 	.word	0x400200b8
 80046fc:	40020410 	.word	0x40020410
 8004700:	40020428 	.word	0x40020428
 8004704:	40020440 	.word	0x40020440
 8004708:	40020458 	.word	0x40020458
 800470c:	40020470 	.word	0x40020470
 8004710:	40020488 	.word	0x40020488
 8004714:	400204a0 	.word	0x400204a0
 8004718:	400204b8 	.word	0x400204b8
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f022 020a 	bic.w	r2, r2, #10
 800472a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004740:	2b00      	cmp	r3, #0
 8004742:	f000 8097 	beq.w	8004874 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800474e:	e091      	b.n	8004874 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004754:	f003 031f 	and.w	r3, r3, #31
 8004758:	2208      	movs	r2, #8
 800475a:	409a      	lsls	r2, r3
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	4013      	ands	r3, r2
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 8088 	beq.w	8004876 <HAL_DMA_IRQHandler+0xe0e>
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	f003 0308 	and.w	r3, r3, #8
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 8082 	beq.w	8004876 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a41      	ldr	r2, [pc, #260]	; (800487c <HAL_DMA_IRQHandler+0xe14>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d04a      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a3f      	ldr	r2, [pc, #252]	; (8004880 <HAL_DMA_IRQHandler+0xe18>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d045      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a3e      	ldr	r2, [pc, #248]	; (8004884 <HAL_DMA_IRQHandler+0xe1c>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d040      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a3c      	ldr	r2, [pc, #240]	; (8004888 <HAL_DMA_IRQHandler+0xe20>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d03b      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a3b      	ldr	r2, [pc, #236]	; (800488c <HAL_DMA_IRQHandler+0xe24>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d036      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a39      	ldr	r2, [pc, #228]	; (8004890 <HAL_DMA_IRQHandler+0xe28>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d031      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a38      	ldr	r2, [pc, #224]	; (8004894 <HAL_DMA_IRQHandler+0xe2c>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d02c      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a36      	ldr	r2, [pc, #216]	; (8004898 <HAL_DMA_IRQHandler+0xe30>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d027      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a35      	ldr	r2, [pc, #212]	; (800489c <HAL_DMA_IRQHandler+0xe34>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d022      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a33      	ldr	r2, [pc, #204]	; (80048a0 <HAL_DMA_IRQHandler+0xe38>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d01d      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a32      	ldr	r2, [pc, #200]	; (80048a4 <HAL_DMA_IRQHandler+0xe3c>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d018      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a30      	ldr	r2, [pc, #192]	; (80048a8 <HAL_DMA_IRQHandler+0xe40>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d013      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a2f      	ldr	r2, [pc, #188]	; (80048ac <HAL_DMA_IRQHandler+0xe44>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d00e      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a2d      	ldr	r2, [pc, #180]	; (80048b0 <HAL_DMA_IRQHandler+0xe48>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d009      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a2c      	ldr	r2, [pc, #176]	; (80048b4 <HAL_DMA_IRQHandler+0xe4c>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d004      	beq.n	8004812 <HAL_DMA_IRQHandler+0xdaa>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a2a      	ldr	r2, [pc, #168]	; (80048b8 <HAL_DMA_IRQHandler+0xe50>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d108      	bne.n	8004824 <HAL_DMA_IRQHandler+0xdbc>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 021c 	bic.w	r2, r2, #28
 8004820:	601a      	str	r2, [r3, #0]
 8004822:	e007      	b.n	8004834 <HAL_DMA_IRQHandler+0xdcc>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f022 020e 	bic.w	r2, r2, #14
 8004832:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004838:	f003 031f 	and.w	r3, r3, #31
 800483c:	2201      	movs	r2, #1
 800483e:	409a      	lsls	r2, r3
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2201      	movs	r2, #1
 800484e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800485e:	2b00      	cmp	r3, #0
 8004860:	d009      	beq.n	8004876 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	4798      	blx	r3
 800486a:	e004      	b.n	8004876 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800486c:	bf00      	nop
 800486e:	e002      	b.n	8004876 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004870:	bf00      	nop
 8004872:	e000      	b.n	8004876 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004874:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004876:	3728      	adds	r7, #40	; 0x28
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}
 800487c:	40020010 	.word	0x40020010
 8004880:	40020028 	.word	0x40020028
 8004884:	40020040 	.word	0x40020040
 8004888:	40020058 	.word	0x40020058
 800488c:	40020070 	.word	0x40020070
 8004890:	40020088 	.word	0x40020088
 8004894:	400200a0 	.word	0x400200a0
 8004898:	400200b8 	.word	0x400200b8
 800489c:	40020410 	.word	0x40020410
 80048a0:	40020428 	.word	0x40020428
 80048a4:	40020440 	.word	0x40020440
 80048a8:	40020458 	.word	0x40020458
 80048ac:	40020470 	.word	0x40020470
 80048b0:	40020488 	.word	0x40020488
 80048b4:	400204a0 	.word	0x400204a0
 80048b8:	400204b8 	.word	0x400204b8

080048bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a42      	ldr	r2, [pc, #264]	; (80049d4 <DMA_CalcBaseAndBitshift+0x118>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d04a      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a41      	ldr	r2, [pc, #260]	; (80049d8 <DMA_CalcBaseAndBitshift+0x11c>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d045      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a3f      	ldr	r2, [pc, #252]	; (80049dc <DMA_CalcBaseAndBitshift+0x120>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d040      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a3e      	ldr	r2, [pc, #248]	; (80049e0 <DMA_CalcBaseAndBitshift+0x124>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d03b      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a3c      	ldr	r2, [pc, #240]	; (80049e4 <DMA_CalcBaseAndBitshift+0x128>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d036      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a3b      	ldr	r2, [pc, #236]	; (80049e8 <DMA_CalcBaseAndBitshift+0x12c>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d031      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a39      	ldr	r2, [pc, #228]	; (80049ec <DMA_CalcBaseAndBitshift+0x130>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d02c      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a38      	ldr	r2, [pc, #224]	; (80049f0 <DMA_CalcBaseAndBitshift+0x134>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d027      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a36      	ldr	r2, [pc, #216]	; (80049f4 <DMA_CalcBaseAndBitshift+0x138>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d022      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a35      	ldr	r2, [pc, #212]	; (80049f8 <DMA_CalcBaseAndBitshift+0x13c>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d01d      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a33      	ldr	r2, [pc, #204]	; (80049fc <DMA_CalcBaseAndBitshift+0x140>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d018      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a32      	ldr	r2, [pc, #200]	; (8004a00 <DMA_CalcBaseAndBitshift+0x144>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d013      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a30      	ldr	r2, [pc, #192]	; (8004a04 <DMA_CalcBaseAndBitshift+0x148>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d00e      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a2f      	ldr	r2, [pc, #188]	; (8004a08 <DMA_CalcBaseAndBitshift+0x14c>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d009      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a2d      	ldr	r2, [pc, #180]	; (8004a0c <DMA_CalcBaseAndBitshift+0x150>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d004      	beq.n	8004964 <DMA_CalcBaseAndBitshift+0xa8>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a2c      	ldr	r2, [pc, #176]	; (8004a10 <DMA_CalcBaseAndBitshift+0x154>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d101      	bne.n	8004968 <DMA_CalcBaseAndBitshift+0xac>
 8004964:	2301      	movs	r3, #1
 8004966:	e000      	b.n	800496a <DMA_CalcBaseAndBitshift+0xae>
 8004968:	2300      	movs	r3, #0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d024      	beq.n	80049b8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	b2db      	uxtb	r3, r3
 8004974:	3b10      	subs	r3, #16
 8004976:	4a27      	ldr	r2, [pc, #156]	; (8004a14 <DMA_CalcBaseAndBitshift+0x158>)
 8004978:	fba2 2303 	umull	r2, r3, r2, r3
 800497c:	091b      	lsrs	r3, r3, #4
 800497e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f003 0307 	and.w	r3, r3, #7
 8004986:	4a24      	ldr	r2, [pc, #144]	; (8004a18 <DMA_CalcBaseAndBitshift+0x15c>)
 8004988:	5cd3      	ldrb	r3, [r2, r3]
 800498a:	461a      	mov	r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2b03      	cmp	r3, #3
 8004994:	d908      	bls.n	80049a8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	461a      	mov	r2, r3
 800499c:	4b1f      	ldr	r3, [pc, #124]	; (8004a1c <DMA_CalcBaseAndBitshift+0x160>)
 800499e:	4013      	ands	r3, r2
 80049a0:	1d1a      	adds	r2, r3, #4
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	659a      	str	r2, [r3, #88]	; 0x58
 80049a6:	e00d      	b.n	80049c4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	461a      	mov	r2, r3
 80049ae:	4b1b      	ldr	r3, [pc, #108]	; (8004a1c <DMA_CalcBaseAndBitshift+0x160>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	6593      	str	r3, [r2, #88]	; 0x58
 80049b6:	e005      	b.n	80049c4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3714      	adds	r7, #20
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr
 80049d4:	40020010 	.word	0x40020010
 80049d8:	40020028 	.word	0x40020028
 80049dc:	40020040 	.word	0x40020040
 80049e0:	40020058 	.word	0x40020058
 80049e4:	40020070 	.word	0x40020070
 80049e8:	40020088 	.word	0x40020088
 80049ec:	400200a0 	.word	0x400200a0
 80049f0:	400200b8 	.word	0x400200b8
 80049f4:	40020410 	.word	0x40020410
 80049f8:	40020428 	.word	0x40020428
 80049fc:	40020440 	.word	0x40020440
 8004a00:	40020458 	.word	0x40020458
 8004a04:	40020470 	.word	0x40020470
 8004a08:	40020488 	.word	0x40020488
 8004a0c:	400204a0 	.word	0x400204a0
 8004a10:	400204b8 	.word	0x400204b8
 8004a14:	aaaaaaab 	.word	0xaaaaaaab
 8004a18:	0800c164 	.word	0x0800c164
 8004a1c:	fffffc00 	.word	0xfffffc00

08004a20 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	699b      	ldr	r3, [r3, #24]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d120      	bne.n	8004a76 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a38:	2b03      	cmp	r3, #3
 8004a3a:	d858      	bhi.n	8004aee <DMA_CheckFifoParam+0xce>
 8004a3c:	a201      	add	r2, pc, #4	; (adr r2, 8004a44 <DMA_CheckFifoParam+0x24>)
 8004a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a42:	bf00      	nop
 8004a44:	08004a55 	.word	0x08004a55
 8004a48:	08004a67 	.word	0x08004a67
 8004a4c:	08004a55 	.word	0x08004a55
 8004a50:	08004aef 	.word	0x08004aef
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d048      	beq.n	8004af2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a64:	e045      	b.n	8004af2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a6e:	d142      	bne.n	8004af6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a74:	e03f      	b.n	8004af6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	699b      	ldr	r3, [r3, #24]
 8004a7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a7e:	d123      	bne.n	8004ac8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a84:	2b03      	cmp	r3, #3
 8004a86:	d838      	bhi.n	8004afa <DMA_CheckFifoParam+0xda>
 8004a88:	a201      	add	r2, pc, #4	; (adr r2, 8004a90 <DMA_CheckFifoParam+0x70>)
 8004a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a8e:	bf00      	nop
 8004a90:	08004aa1 	.word	0x08004aa1
 8004a94:	08004aa7 	.word	0x08004aa7
 8004a98:	08004aa1 	.word	0x08004aa1
 8004a9c:	08004ab9 	.word	0x08004ab9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	73fb      	strb	r3, [r7, #15]
        break;
 8004aa4:	e030      	b.n	8004b08 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aaa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d025      	beq.n	8004afe <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004ab6:	e022      	b.n	8004afe <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004abc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ac0:	d11f      	bne.n	8004b02 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004ac6:	e01c      	b.n	8004b02 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d902      	bls.n	8004ad6 <DMA_CheckFifoParam+0xb6>
 8004ad0:	2b03      	cmp	r3, #3
 8004ad2:	d003      	beq.n	8004adc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004ad4:	e018      	b.n	8004b08 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	73fb      	strb	r3, [r7, #15]
        break;
 8004ada:	e015      	b.n	8004b08 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d00e      	beq.n	8004b06 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	73fb      	strb	r3, [r7, #15]
    break;
 8004aec:	e00b      	b.n	8004b06 <DMA_CheckFifoParam+0xe6>
        break;
 8004aee:	bf00      	nop
 8004af0:	e00a      	b.n	8004b08 <DMA_CheckFifoParam+0xe8>
        break;
 8004af2:	bf00      	nop
 8004af4:	e008      	b.n	8004b08 <DMA_CheckFifoParam+0xe8>
        break;
 8004af6:	bf00      	nop
 8004af8:	e006      	b.n	8004b08 <DMA_CheckFifoParam+0xe8>
        break;
 8004afa:	bf00      	nop
 8004afc:	e004      	b.n	8004b08 <DMA_CheckFifoParam+0xe8>
        break;
 8004afe:	bf00      	nop
 8004b00:	e002      	b.n	8004b08 <DMA_CheckFifoParam+0xe8>
        break;
 8004b02:	bf00      	nop
 8004b04:	e000      	b.n	8004b08 <DMA_CheckFifoParam+0xe8>
    break;
 8004b06:	bf00      	nop
    }
  }

  return status;
 8004b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop

08004b18 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a38      	ldr	r2, [pc, #224]	; (8004c0c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d022      	beq.n	8004b76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a36      	ldr	r2, [pc, #216]	; (8004c10 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d01d      	beq.n	8004b76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a35      	ldr	r2, [pc, #212]	; (8004c14 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d018      	beq.n	8004b76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a33      	ldr	r2, [pc, #204]	; (8004c18 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d013      	beq.n	8004b76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a32      	ldr	r2, [pc, #200]	; (8004c1c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d00e      	beq.n	8004b76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a30      	ldr	r2, [pc, #192]	; (8004c20 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d009      	beq.n	8004b76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a2f      	ldr	r2, [pc, #188]	; (8004c24 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d004      	beq.n	8004b76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a2d      	ldr	r2, [pc, #180]	; (8004c28 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d101      	bne.n	8004b7a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004b76:	2301      	movs	r3, #1
 8004b78:	e000      	b.n	8004b7c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d01a      	beq.n	8004bb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	3b08      	subs	r3, #8
 8004b88:	4a28      	ldr	r2, [pc, #160]	; (8004c2c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8e:	091b      	lsrs	r3, r3, #4
 8004b90:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	4b26      	ldr	r3, [pc, #152]	; (8004c30 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004b96:	4413      	add	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a24      	ldr	r2, [pc, #144]	; (8004c34 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004ba4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f003 031f 	and.w	r3, r3, #31
 8004bac:	2201      	movs	r2, #1
 8004bae:	409a      	lsls	r2, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004bb4:	e024      	b.n	8004c00 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	3b10      	subs	r3, #16
 8004bbe:	4a1e      	ldr	r2, [pc, #120]	; (8004c38 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc4:	091b      	lsrs	r3, r3, #4
 8004bc6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	4a1c      	ldr	r2, [pc, #112]	; (8004c3c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d806      	bhi.n	8004bde <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	4a1b      	ldr	r2, [pc, #108]	; (8004c40 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d902      	bls.n	8004bde <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	3308      	adds	r3, #8
 8004bdc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	4b18      	ldr	r3, [pc, #96]	; (8004c44 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004be2:	4413      	add	r3, r2
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	461a      	mov	r2, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a16      	ldr	r2, [pc, #88]	; (8004c48 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004bf0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f003 031f 	and.w	r3, r3, #31
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	409a      	lsls	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004c00:	bf00      	nop
 8004c02:	3714      	adds	r7, #20
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr
 8004c0c:	58025408 	.word	0x58025408
 8004c10:	5802541c 	.word	0x5802541c
 8004c14:	58025430 	.word	0x58025430
 8004c18:	58025444 	.word	0x58025444
 8004c1c:	58025458 	.word	0x58025458
 8004c20:	5802546c 	.word	0x5802546c
 8004c24:	58025480 	.word	0x58025480
 8004c28:	58025494 	.word	0x58025494
 8004c2c:	cccccccd 	.word	0xcccccccd
 8004c30:	16009600 	.word	0x16009600
 8004c34:	58025880 	.word	0x58025880
 8004c38:	aaaaaaab 	.word	0xaaaaaaab
 8004c3c:	400204b8 	.word	0x400204b8
 8004c40:	4002040f 	.word	0x4002040f
 8004c44:	10008200 	.word	0x10008200
 8004c48:	40020880 	.word	0x40020880

08004c4c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d04a      	beq.n	8004cf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2b08      	cmp	r3, #8
 8004c66:	d847      	bhi.n	8004cf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a25      	ldr	r2, [pc, #148]	; (8004d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d022      	beq.n	8004cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a24      	ldr	r2, [pc, #144]	; (8004d08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d01d      	beq.n	8004cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a22      	ldr	r2, [pc, #136]	; (8004d0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d018      	beq.n	8004cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a21      	ldr	r2, [pc, #132]	; (8004d10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d013      	beq.n	8004cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a1f      	ldr	r2, [pc, #124]	; (8004d14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d00e      	beq.n	8004cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a1e      	ldr	r2, [pc, #120]	; (8004d18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d009      	beq.n	8004cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a1c      	ldr	r2, [pc, #112]	; (8004d1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d004      	beq.n	8004cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a1b      	ldr	r2, [pc, #108]	; (8004d20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d101      	bne.n	8004cbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e000      	b.n	8004cbe <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00a      	beq.n	8004cd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	4b17      	ldr	r3, [pc, #92]	; (8004d24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004cc6:	4413      	add	r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	461a      	mov	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a15      	ldr	r2, [pc, #84]	; (8004d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004cd4:	671a      	str	r2, [r3, #112]	; 0x70
 8004cd6:	e009      	b.n	8004cec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004cd8:	68fa      	ldr	r2, [r7, #12]
 8004cda:	4b14      	ldr	r3, [pc, #80]	; (8004d2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004cdc:	4413      	add	r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a11      	ldr	r2, [pc, #68]	; (8004d30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004cea:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	409a      	lsls	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004cf8:	bf00      	nop
 8004cfa:	3714      	adds	r7, #20
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr
 8004d04:	58025408 	.word	0x58025408
 8004d08:	5802541c 	.word	0x5802541c
 8004d0c:	58025430 	.word	0x58025430
 8004d10:	58025444 	.word	0x58025444
 8004d14:	58025458 	.word	0x58025458
 8004d18:	5802546c 	.word	0x5802546c
 8004d1c:	58025480 	.word	0x58025480
 8004d20:	58025494 	.word	0x58025494
 8004d24:	1600963f 	.word	0x1600963f
 8004d28:	58025940 	.word	0x58025940
 8004d2c:	1000823f 	.word	0x1000823f
 8004d30:	40020940 	.word	0x40020940

08004d34 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d101      	bne.n	8004d46 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e0cf      	b.n	8004ee6 <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d106      	bne.n	8004d5e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2223      	movs	r2, #35	; 0x23
 8004d54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f7fd f907 	bl	8001f6c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d5e:	4b64      	ldr	r3, [pc, #400]	; (8004ef0 <HAL_ETH_Init+0x1bc>)
 8004d60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004d64:	4a62      	ldr	r2, [pc, #392]	; (8004ef0 <HAL_ETH_Init+0x1bc>)
 8004d66:	f043 0302 	orr.w	r3, r3, #2
 8004d6a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004d6e:	4b60      	ldr	r3, [pc, #384]	; (8004ef0 <HAL_ETH_Init+0x1bc>)
 8004d70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004d74:	f003 0302 	and.w	r3, r3, #2
 8004d78:	60bb      	str	r3, [r7, #8]
 8004d7a:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	7a1b      	ldrb	r3, [r3, #8]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d103      	bne.n	8004d8c <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8004d84:	2000      	movs	r0, #0
 8004d86:	f7fd fc8b 	bl	80026a0 <HAL_SYSCFG_ETHInterfaceSelect>
 8004d8a:	e003      	b.n	8004d94 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8004d8c:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8004d90:	f7fd fc86 	bl	80026a0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8004d94:	4b57      	ldr	r3, [pc, #348]	; (8004ef4 <HAL_ETH_Init+0x1c0>)
 8004d96:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	6812      	ldr	r2, [r2, #0]
 8004da6:	f043 0301 	orr.w	r3, r3, #1
 8004daa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004dae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004db0:	f7fd fc3a 	bl	8002628 <HAL_GetTick>
 8004db4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004db6:	e011      	b.n	8004ddc <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004db8:	f7fd fc36 	bl	8002628 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004dc6:	d909      	bls.n	8004ddc <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2204      	movs	r2, #4
 8004dcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	22e0      	movs	r2, #224	; 0xe0
 8004dd4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e084      	b.n	8004ee6 <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1e4      	bne.n	8004db8 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 f886 	bl	8004f00 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8004df4:	f001 fefc 	bl	8006bf0 <HAL_RCC_GetHCLKFreq>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	4a3f      	ldr	r2, [pc, #252]	; (8004ef8 <HAL_ETH_Init+0x1c4>)
 8004dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8004e00:	0c9a      	lsrs	r2, r3, #18
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	3a01      	subs	r2, #1
 8004e08:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 fa71 	bl	80052f4 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e1a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004e1e:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6812      	ldr	r2, [r2, #0]
 8004e26:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004e2a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004e2e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	695b      	ldr	r3, [r3, #20]
 8004e36:	f003 0303 	and.w	r3, r3, #3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d009      	beq.n	8004e52 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2201      	movs	r2, #1
 8004e42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	22e0      	movs	r2, #224	; 0xe0
 8004e4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e049      	b.n	8004ee6 <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e5a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8004e5e:	4b27      	ldr	r3, [pc, #156]	; (8004efc <HAL_ETH_Init+0x1c8>)
 8004e60:	4013      	ands	r3, r2
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	6952      	ldr	r2, [r2, #20]
 8004e66:	0051      	lsls	r1, r2, #1
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	6812      	ldr	r2, [r2, #0]
 8004e6c:	430b      	orrs	r3, r1
 8004e6e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004e72:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f000 fad9 	bl	800542e <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 fb1f 	bl	80054c0 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	3305      	adds	r3, #5
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	021a      	lsls	r2, r3, #8
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	3304      	adds	r3, #4
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	4619      	mov	r1, r3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	3303      	adds	r3, #3
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	061a      	lsls	r2, r3, #24
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	3302      	adds	r3, #2
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	041b      	lsls	r3, r3, #16
 8004eb4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	3301      	adds	r3, #1
 8004ebc:	781b      	ldrb	r3, [r3, #0]
 8004ebe:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004ec0:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004ece:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004ed0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2210      	movs	r2, #16
 8004ee0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	58024400 	.word	0x58024400
 8004ef4:	58000400 	.word	0x58000400
 8004ef8:	431bde83 	.word	0x431bde83
 8004efc:	ffff8001 	.word	0xffff8001

08004f00 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004f10:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004f18:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004f1a:	f001 fe69 	bl	8006bf0 <HAL_RCC_GetHCLKFreq>
 8004f1e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	4a1e      	ldr	r2, [pc, #120]	; (8004f9c <HAL_ETH_SetMDIOClockRange+0x9c>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d908      	bls.n	8004f3a <HAL_ETH_SetMDIOClockRange+0x3a>
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	4a1d      	ldr	r2, [pc, #116]	; (8004fa0 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d804      	bhi.n	8004f3a <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	e027      	b.n	8004f8a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	4a18      	ldr	r2, [pc, #96]	; (8004fa0 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d908      	bls.n	8004f54 <HAL_ETH_SetMDIOClockRange+0x54>
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	4a17      	ldr	r2, [pc, #92]	; (8004fa4 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d204      	bcs.n	8004f54 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004f50:	60fb      	str	r3, [r7, #12]
 8004f52:	e01a      	b.n	8004f8a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	4a13      	ldr	r2, [pc, #76]	; (8004fa4 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d303      	bcc.n	8004f64 <HAL_ETH_SetMDIOClockRange+0x64>
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	4a12      	ldr	r2, [pc, #72]	; (8004fa8 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d911      	bls.n	8004f88 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	4a10      	ldr	r2, [pc, #64]	; (8004fa8 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d908      	bls.n	8004f7e <HAL_ETH_SetMDIOClockRange+0x7e>
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	4a0f      	ldr	r2, [pc, #60]	; (8004fac <HAL_ETH_SetMDIOClockRange+0xac>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d804      	bhi.n	8004f7e <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f7a:	60fb      	str	r3, [r7, #12]
 8004f7c:	e005      	b.n	8004f8a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f84:	60fb      	str	r3, [r7, #12]
 8004f86:	e000      	b.n	8004f8a <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8004f88:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8004f94:	bf00      	nop
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	01312cff 	.word	0x01312cff
 8004fa0:	02160ebf 	.word	0x02160ebf
 8004fa4:	03938700 	.word	0x03938700
 8004fa8:	05f5e0ff 	.word	0x05f5e0ff
 8004fac:	08f0d17f 	.word	0x08f0d17f

08004fb0 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8004fc2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	791b      	ldrb	r3, [r3, #4]
 8004fc8:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8004fca:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	7b1b      	ldrb	r3, [r3, #12]
 8004fd0:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8004fd2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	7b5b      	ldrb	r3, [r3, #13]
 8004fd8:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004fda:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	7b9b      	ldrb	r3, [r3, #14]
 8004fe0:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8004fe2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	7bdb      	ldrb	r3, [r3, #15]
 8004fe8:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004fea:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004fec:	683a      	ldr	r2, [r7, #0]
 8004fee:	7c12      	ldrb	r2, [r2, #16]
 8004ff0:	2a00      	cmp	r2, #0
 8004ff2:	d102      	bne.n	8004ffa <ETH_SetMACConfig+0x4a>
 8004ff4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004ff8:	e000      	b.n	8004ffc <ETH_SetMACConfig+0x4c>
 8004ffa:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004ffc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	7c52      	ldrb	r2, [r2, #17]
 8005002:	2a00      	cmp	r2, #0
 8005004:	d102      	bne.n	800500c <ETH_SetMACConfig+0x5c>
 8005006:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800500a:	e000      	b.n	800500e <ETH_SetMACConfig+0x5e>
 800500c:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800500e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	7c9b      	ldrb	r3, [r3, #18]
 8005014:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8005016:	431a      	orrs	r2, r3
               macconf->Speed |
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 800501c:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8005022:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	7f1b      	ldrb	r3, [r3, #28]
 8005028:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 800502a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	7f5b      	ldrb	r3, [r3, #29]
 8005030:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8005032:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8005034:	683a      	ldr	r2, [r7, #0]
 8005036:	7f92      	ldrb	r2, [r2, #30]
 8005038:	2a00      	cmp	r2, #0
 800503a:	d102      	bne.n	8005042 <ETH_SetMACConfig+0x92>
 800503c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005040:	e000      	b.n	8005044 <ETH_SetMACConfig+0x94>
 8005042:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8005044:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	7fdb      	ldrb	r3, [r3, #31]
 800504a:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800504c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800504e:	683a      	ldr	r2, [r7, #0]
 8005050:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005054:	2a00      	cmp	r2, #0
 8005056:	d102      	bne.n	800505e <ETH_SetMACConfig+0xae>
 8005058:	f44f 7280 	mov.w	r2, #256	; 0x100
 800505c:	e000      	b.n	8005060 <ETH_SetMACConfig+0xb0>
 800505e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8005060:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8005066:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800506e:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8005070:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 8005076:	4313      	orrs	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	4b56      	ldr	r3, [pc, #344]	; (80051dc <ETH_SetMACConfig+0x22c>)
 8005082:	4013      	ands	r3, r2
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	6812      	ldr	r2, [r2, #0]
 8005088:	68f9      	ldr	r1, [r7, #12]
 800508a:	430b      	orrs	r3, r1
 800508c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005092:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800509a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800509c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80050a4:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80050a6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80050ae:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80050b0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80050b2:	683a      	ldr	r2, [r7, #0]
 80050b4:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 80050b8:	2a00      	cmp	r2, #0
 80050ba:	d102      	bne.n	80050c2 <ETH_SetMACConfig+0x112>
 80050bc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80050c0:	e000      	b.n	80050c4 <ETH_SetMACConfig+0x114>
 80050c2:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80050c4:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80050ca:	4313      	orrs	r3, r2
 80050cc:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685a      	ldr	r2, [r3, #4]
 80050d4:	4b42      	ldr	r3, [pc, #264]	; (80051e0 <ETH_SetMACConfig+0x230>)
 80050d6:	4013      	ands	r3, r2
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	6812      	ldr	r2, [r2, #0]
 80050dc:	68f9      	ldr	r1, [r7, #12]
 80050de:	430b      	orrs	r3, r1
 80050e0:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050e8:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80050ee:	4313      	orrs	r3, r2
 80050f0:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68da      	ldr	r2, [r3, #12]
 80050f8:	4b3a      	ldr	r3, [pc, #232]	; (80051e4 <ETH_SetMACConfig+0x234>)
 80050fa:	4013      	ands	r3, r2
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	6812      	ldr	r2, [r2, #0]
 8005100:	68f9      	ldr	r1, [r7, #12]
 8005102:	430b      	orrs	r3, r1
 8005104:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800510c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8005112:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8005114:	683a      	ldr	r2, [r7, #0]
 8005116:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800511a:	2a00      	cmp	r2, #0
 800511c:	d101      	bne.n	8005122 <ETH_SetMACConfig+0x172>
 800511e:	2280      	movs	r2, #128	; 0x80
 8005120:	e000      	b.n	8005124 <ETH_SetMACConfig+0x174>
 8005122:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8005124:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800512a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005136:	f64f 730d 	movw	r3, #65293	; 0xff0d
 800513a:	4013      	ands	r3, r2
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	6812      	ldr	r2, [r2, #0]
 8005140:	68f9      	ldr	r1, [r7, #12]
 8005142:	430b      	orrs	r3, r1
 8005144:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800514c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8005154:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8005156:	4313      	orrs	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005162:	f023 0103 	bic.w	r1, r3, #3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	430a      	orrs	r2, r1
 800516e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 800517a:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	430a      	orrs	r2, r1
 8005188:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8005190:	683a      	ldr	r2, [r7, #0]
 8005192:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8005196:	2a00      	cmp	r2, #0
 8005198:	d101      	bne.n	800519e <ETH_SetMACConfig+0x1ee>
 800519a:	2240      	movs	r2, #64	; 0x40
 800519c:	e000      	b.n	80051a0 <ETH_SetMACConfig+0x1f0>
 800519e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80051a0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80051a8:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80051aa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80051b2:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80051b4:	4313      	orrs	r3, r2
 80051b6:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80051c0:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	430a      	orrs	r2, r1
 80051cc:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 80051d0:	bf00      	nop
 80051d2:	3714      	adds	r7, #20
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr
 80051dc:	00048083 	.word	0x00048083
 80051e0:	c0f88000 	.word	0xc0f88000
 80051e4:	fffffef0 	.word	0xfffffef0

080051e8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	4b38      	ldr	r3, [pc, #224]	; (80052e0 <ETH_SetDMAConfig+0xf8>)
 80051fe:	4013      	ands	r3, r2
 8005200:	683a      	ldr	r2, [r7, #0]
 8005202:	6811      	ldr	r1, [r2, #0]
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6812      	ldr	r2, [r2, #0]
 8005208:	430b      	orrs	r3, r1
 800520a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800520e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	791b      	ldrb	r3, [r3, #4]
 8005214:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800521a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	7b1b      	ldrb	r3, [r3, #12]
 8005220:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005222:	4313      	orrs	r3, r2
 8005224:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	4b2c      	ldr	r3, [pc, #176]	; (80052e4 <ETH_SetDMAConfig+0xfc>)
 8005232:	4013      	ands	r3, r2
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	6812      	ldr	r2, [r2, #0]
 8005238:	68f9      	ldr	r1, [r7, #12]
 800523a:	430b      	orrs	r3, r1
 800523c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005240:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	7b5b      	ldrb	r3, [r3, #13]
 8005246:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800524c:	4313      	orrs	r3, r2
 800524e:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005258:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800525c:	4b22      	ldr	r3, [pc, #136]	; (80052e8 <ETH_SetDMAConfig+0x100>)
 800525e:	4013      	ands	r3, r2
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	6812      	ldr	r2, [r2, #0]
 8005264:	68f9      	ldr	r1, [r7, #12]
 8005266:	430b      	orrs	r3, r1
 8005268:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800526c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	7d1b      	ldrb	r3, [r3, #20]
 8005278:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800527a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	7f5b      	ldrb	r3, [r3, #29]
 8005280:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8005282:	4313      	orrs	r3, r2
 8005284:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800528e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8005292:	4b16      	ldr	r3, [pc, #88]	; (80052ec <ETH_SetDMAConfig+0x104>)
 8005294:	4013      	ands	r3, r2
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	6812      	ldr	r2, [r2, #0]
 800529a:	68f9      	ldr	r1, [r7, #12]
 800529c:	430b      	orrs	r3, r1
 800529e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80052a2:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	7f1b      	ldrb	r3, [r3, #28]
 80052aa:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80052b0:	4313      	orrs	r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052bc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80052c0:	4b0b      	ldr	r3, [pc, #44]	; (80052f0 <ETH_SetDMAConfig+0x108>)
 80052c2:	4013      	ands	r3, r2
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	6812      	ldr	r2, [r2, #0]
 80052c8:	68f9      	ldr	r1, [r7, #12]
 80052ca:	430b      	orrs	r3, r1
 80052cc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80052d0:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 80052d4:	bf00      	nop
 80052d6:	3714      	adds	r7, #20
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr
 80052e0:	ffff87fd 	.word	0xffff87fd
 80052e4:	ffff2ffe 	.word	0xffff2ffe
 80052e8:	fffec000 	.word	0xfffec000
 80052ec:	ffc0efef 	.word	0xffc0efef
 80052f0:	7fc0ffff 	.word	0x7fc0ffff

080052f4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b0a4      	sub	sp, #144	; 0x90
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80052fc:	2301      	movs	r3, #1
 80052fe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005302:	2300      	movs	r3, #0
 8005304:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8005306:	2300      	movs	r3, #0
 8005308:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800530c:	2300      	movs	r3, #0
 800530e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8005312:	2301      	movs	r3, #1
 8005314:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8005318:	2301      	movs	r3, #1
 800531a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800531e:	2301      	movs	r3, #1
 8005320:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8005324:	2300      	movs	r3, #0
 8005326:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800532a:	2301      	movs	r3, #1
 800532c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005330:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005334:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8005336:	2300      	movs	r3, #0
 8005338:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 800533c:	2300      	movs	r3, #0
 800533e:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8005340:	2300      	movs	r3, #0
 8005342:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8005346:	2300      	movs	r3, #0
 8005348:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 800534c:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8005350:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8005352:	2300      	movs	r3, #0
 8005354:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8005358:	2300      	movs	r3, #0
 800535a:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 800535c:	2301      	movs	r3, #1
 800535e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8005362:	2300      	movs	r3, #0
 8005364:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8005368:	2300      	movs	r3, #0
 800536a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800536e:	2300      	movs	r3, #0
 8005370:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8005372:	2300      	movs	r3, #0
 8005374:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8005376:	2300      	movs	r3, #0
 8005378:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800537a:	2300      	movs	r3, #0
 800537c:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005380:	2300      	movs	r3, #0
 8005382:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8005386:	2301      	movs	r3, #1
 8005388:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800538c:	2320      	movs	r3, #32
 800538e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8005392:	2301      	movs	r3, #1
 8005394:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8005398:	2300      	movs	r3, #0
 800539a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800539e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80053a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80053a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80053a8:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80053aa:	2300      	movs	r3, #0
 80053ac:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80053b0:	2302      	movs	r3, #2
 80053b2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80053b6:	2300      	movs	r3, #0
 80053b8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80053bc:	2300      	movs	r3, #0
 80053be:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80053c2:	2300      	movs	r3, #0
 80053c4:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80053c8:	2301      	movs	r3, #1
 80053ca:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80053ce:	2300      	movs	r3, #0
 80053d0:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80053d2:	2301      	movs	r3, #1
 80053d4:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80053d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80053dc:	4619      	mov	r1, r3
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7ff fde6 	bl	8004fb0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80053e4:	2301      	movs	r3, #1
 80053e6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80053e8:	2301      	movs	r3, #1
 80053ea:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80053ec:	2300      	movs	r3, #0
 80053ee:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80053f0:	2300      	movs	r3, #0
 80053f2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80053f6:	2300      	movs	r3, #0
 80053f8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80053fa:	2300      	movs	r3, #0
 80053fc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80053fe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005402:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8005404:	2300      	movs	r3, #0
 8005406:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005408:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800540c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800540e:	2300      	movs	r3, #0
 8005410:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8005414:	f44f 7306 	mov.w	r3, #536	; 0x218
 8005418:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800541a:	f107 0308 	add.w	r3, r7, #8
 800541e:	4619      	mov	r1, r3
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f7ff fee1 	bl	80051e8 <ETH_SetDMAConfig>
}
 8005426:	bf00      	nop
 8005428:	3790      	adds	r7, #144	; 0x90
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800542e:	b480      	push	{r7}
 8005430:	b085      	sub	sp, #20
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005436:	2300      	movs	r3, #0
 8005438:	60fb      	str	r3, [r7, #12]
 800543a:	e01d      	b.n	8005478 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	68d9      	ldr	r1, [r3, #12]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	4613      	mov	r3, r2
 8005444:	005b      	lsls	r3, r3, #1
 8005446:	4413      	add	r3, r2
 8005448:	00db      	lsls	r3, r3, #3
 800544a:	440b      	add	r3, r1
 800544c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	2200      	movs	r2, #0
 8005452:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	2200      	movs	r2, #0
 8005458:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	2200      	movs	r2, #0
 800545e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	2200      	movs	r2, #0
 8005464:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005466:	68b9      	ldr	r1, [r7, #8]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	3206      	adds	r2, #6
 800546e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	3301      	adds	r3, #1
 8005476:	60fb      	str	r3, [r7, #12]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2b03      	cmp	r3, #3
 800547c:	d9de      	bls.n	800543c <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800548c:	461a      	mov	r2, r3
 800548e:	2303      	movs	r3, #3
 8005490:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	68da      	ldr	r2, [r3, #12]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054a0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	68da      	ldr	r2, [r3, #12]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054b0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 80054b4:	bf00      	nop
 80054b6:	3714      	adds	r7, #20
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80054c8:	2300      	movs	r3, #0
 80054ca:	60fb      	str	r3, [r7, #12]
 80054cc:	e023      	b.n	8005516 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6919      	ldr	r1, [r3, #16]
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	4613      	mov	r3, r2
 80054d6:	005b      	lsls	r3, r3, #1
 80054d8:	4413      	add	r3, r2
 80054da:	00db      	lsls	r3, r3, #3
 80054dc:	440b      	add	r3, r1
 80054de:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	2200      	movs	r2, #0
 80054e4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	2200      	movs	r2, #0
 80054ea:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	2200      	movs	r2, #0
 80054f0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	2200      	movs	r2, #0
 80054f6:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	2200      	movs	r2, #0
 80054fc:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	2200      	movs	r2, #0
 8005502:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8005504:	68b9      	ldr	r1, [r7, #8]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	3212      	adds	r2, #18
 800550c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	3301      	adds	r3, #1
 8005514:	60fb      	str	r3, [r7, #12]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2b03      	cmp	r3, #3
 800551a:	d9d8      	bls.n	80054ce <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005542:	461a      	mov	r2, r3
 8005544:	2303      	movs	r3, #3
 8005546:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	691a      	ldr	r2, [r3, #16]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005556:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800556a:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 800556e:	bf00      	nop
 8005570:	3714      	adds	r7, #20
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
	...

0800557c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800557c:	b480      	push	{r7}
 800557e:	b089      	sub	sp, #36	; 0x24
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005586:	2300      	movs	r3, #0
 8005588:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800558a:	4b89      	ldr	r3, [pc, #548]	; (80057b0 <HAL_GPIO_Init+0x234>)
 800558c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800558e:	e194      	b.n	80058ba <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	2101      	movs	r1, #1
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	fa01 f303 	lsl.w	r3, r1, r3
 800559c:	4013      	ands	r3, r2
 800559e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f000 8186 	beq.w	80058b4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f003 0303 	and.w	r3, r3, #3
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d005      	beq.n	80055c0 <HAL_GPIO_Init+0x44>
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	f003 0303 	and.w	r3, r3, #3
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d130      	bne.n	8005622 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	005b      	lsls	r3, r3, #1
 80055ca:	2203      	movs	r2, #3
 80055cc:	fa02 f303 	lsl.w	r3, r2, r3
 80055d0:	43db      	mvns	r3, r3
 80055d2:	69ba      	ldr	r2, [r7, #24]
 80055d4:	4013      	ands	r3, r2
 80055d6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	68da      	ldr	r2, [r3, #12]
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	005b      	lsls	r3, r3, #1
 80055e0:	fa02 f303 	lsl.w	r3, r2, r3
 80055e4:	69ba      	ldr	r2, [r7, #24]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80055f6:	2201      	movs	r2, #1
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	fa02 f303 	lsl.w	r3, r2, r3
 80055fe:	43db      	mvns	r3, r3
 8005600:	69ba      	ldr	r2, [r7, #24]
 8005602:	4013      	ands	r3, r2
 8005604:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	091b      	lsrs	r3, r3, #4
 800560c:	f003 0201 	and.w	r2, r3, #1
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	fa02 f303 	lsl.w	r3, r2, r3
 8005616:	69ba      	ldr	r2, [r7, #24]
 8005618:	4313      	orrs	r3, r2
 800561a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	69ba      	ldr	r2, [r7, #24]
 8005620:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	f003 0303 	and.w	r3, r3, #3
 800562a:	2b03      	cmp	r3, #3
 800562c:	d017      	beq.n	800565e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	005b      	lsls	r3, r3, #1
 8005638:	2203      	movs	r2, #3
 800563a:	fa02 f303 	lsl.w	r3, r2, r3
 800563e:	43db      	mvns	r3, r3
 8005640:	69ba      	ldr	r2, [r7, #24]
 8005642:	4013      	ands	r3, r2
 8005644:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	689a      	ldr	r2, [r3, #8]
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	005b      	lsls	r3, r3, #1
 800564e:	fa02 f303 	lsl.w	r3, r2, r3
 8005652:	69ba      	ldr	r2, [r7, #24]
 8005654:	4313      	orrs	r3, r2
 8005656:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	69ba      	ldr	r2, [r7, #24]
 800565c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f003 0303 	and.w	r3, r3, #3
 8005666:	2b02      	cmp	r3, #2
 8005668:	d123      	bne.n	80056b2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	08da      	lsrs	r2, r3, #3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	3208      	adds	r2, #8
 8005672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005676:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005678:	69fb      	ldr	r3, [r7, #28]
 800567a:	f003 0307 	and.w	r3, r3, #7
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	220f      	movs	r2, #15
 8005682:	fa02 f303 	lsl.w	r3, r2, r3
 8005686:	43db      	mvns	r3, r3
 8005688:	69ba      	ldr	r2, [r7, #24]
 800568a:	4013      	ands	r3, r2
 800568c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	691a      	ldr	r2, [r3, #16]
 8005692:	69fb      	ldr	r3, [r7, #28]
 8005694:	f003 0307 	and.w	r3, r3, #7
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	fa02 f303 	lsl.w	r3, r2, r3
 800569e:	69ba      	ldr	r2, [r7, #24]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	08da      	lsrs	r2, r3, #3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	3208      	adds	r2, #8
 80056ac:	69b9      	ldr	r1, [r7, #24]
 80056ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	005b      	lsls	r3, r3, #1
 80056bc:	2203      	movs	r2, #3
 80056be:	fa02 f303 	lsl.w	r3, r2, r3
 80056c2:	43db      	mvns	r3, r3
 80056c4:	69ba      	ldr	r2, [r7, #24]
 80056c6:	4013      	ands	r3, r2
 80056c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	f003 0203 	and.w	r2, r3, #3
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	005b      	lsls	r3, r3, #1
 80056d6:	fa02 f303 	lsl.w	r3, r2, r3
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	4313      	orrs	r3, r2
 80056de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	69ba      	ldr	r2, [r7, #24]
 80056e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	f000 80e0 	beq.w	80058b4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056f4:	4b2f      	ldr	r3, [pc, #188]	; (80057b4 <HAL_GPIO_Init+0x238>)
 80056f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80056fa:	4a2e      	ldr	r2, [pc, #184]	; (80057b4 <HAL_GPIO_Init+0x238>)
 80056fc:	f043 0302 	orr.w	r3, r3, #2
 8005700:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005704:	4b2b      	ldr	r3, [pc, #172]	; (80057b4 <HAL_GPIO_Init+0x238>)
 8005706:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800570a:	f003 0302 	and.w	r3, r3, #2
 800570e:	60fb      	str	r3, [r7, #12]
 8005710:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005712:	4a29      	ldr	r2, [pc, #164]	; (80057b8 <HAL_GPIO_Init+0x23c>)
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	089b      	lsrs	r3, r3, #2
 8005718:	3302      	adds	r3, #2
 800571a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800571e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	f003 0303 	and.w	r3, r3, #3
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	220f      	movs	r2, #15
 800572a:	fa02 f303 	lsl.w	r3, r2, r3
 800572e:	43db      	mvns	r3, r3
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	4013      	ands	r3, r2
 8005734:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a20      	ldr	r2, [pc, #128]	; (80057bc <HAL_GPIO_Init+0x240>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d052      	beq.n	80057e4 <HAL_GPIO_Init+0x268>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a1f      	ldr	r2, [pc, #124]	; (80057c0 <HAL_GPIO_Init+0x244>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d031      	beq.n	80057aa <HAL_GPIO_Init+0x22e>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a1e      	ldr	r2, [pc, #120]	; (80057c4 <HAL_GPIO_Init+0x248>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d02b      	beq.n	80057a6 <HAL_GPIO_Init+0x22a>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a1d      	ldr	r2, [pc, #116]	; (80057c8 <HAL_GPIO_Init+0x24c>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d025      	beq.n	80057a2 <HAL_GPIO_Init+0x226>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a1c      	ldr	r2, [pc, #112]	; (80057cc <HAL_GPIO_Init+0x250>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d01f      	beq.n	800579e <HAL_GPIO_Init+0x222>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a1b      	ldr	r2, [pc, #108]	; (80057d0 <HAL_GPIO_Init+0x254>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d019      	beq.n	800579a <HAL_GPIO_Init+0x21e>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a1a      	ldr	r2, [pc, #104]	; (80057d4 <HAL_GPIO_Init+0x258>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d013      	beq.n	8005796 <HAL_GPIO_Init+0x21a>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a19      	ldr	r2, [pc, #100]	; (80057d8 <HAL_GPIO_Init+0x25c>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d00d      	beq.n	8005792 <HAL_GPIO_Init+0x216>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a18      	ldr	r2, [pc, #96]	; (80057dc <HAL_GPIO_Init+0x260>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d007      	beq.n	800578e <HAL_GPIO_Init+0x212>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a17      	ldr	r2, [pc, #92]	; (80057e0 <HAL_GPIO_Init+0x264>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d101      	bne.n	800578a <HAL_GPIO_Init+0x20e>
 8005786:	2309      	movs	r3, #9
 8005788:	e02d      	b.n	80057e6 <HAL_GPIO_Init+0x26a>
 800578a:	230a      	movs	r3, #10
 800578c:	e02b      	b.n	80057e6 <HAL_GPIO_Init+0x26a>
 800578e:	2308      	movs	r3, #8
 8005790:	e029      	b.n	80057e6 <HAL_GPIO_Init+0x26a>
 8005792:	2307      	movs	r3, #7
 8005794:	e027      	b.n	80057e6 <HAL_GPIO_Init+0x26a>
 8005796:	2306      	movs	r3, #6
 8005798:	e025      	b.n	80057e6 <HAL_GPIO_Init+0x26a>
 800579a:	2305      	movs	r3, #5
 800579c:	e023      	b.n	80057e6 <HAL_GPIO_Init+0x26a>
 800579e:	2304      	movs	r3, #4
 80057a0:	e021      	b.n	80057e6 <HAL_GPIO_Init+0x26a>
 80057a2:	2303      	movs	r3, #3
 80057a4:	e01f      	b.n	80057e6 <HAL_GPIO_Init+0x26a>
 80057a6:	2302      	movs	r3, #2
 80057a8:	e01d      	b.n	80057e6 <HAL_GPIO_Init+0x26a>
 80057aa:	2301      	movs	r3, #1
 80057ac:	e01b      	b.n	80057e6 <HAL_GPIO_Init+0x26a>
 80057ae:	bf00      	nop
 80057b0:	58000080 	.word	0x58000080
 80057b4:	58024400 	.word	0x58024400
 80057b8:	58000400 	.word	0x58000400
 80057bc:	58020000 	.word	0x58020000
 80057c0:	58020400 	.word	0x58020400
 80057c4:	58020800 	.word	0x58020800
 80057c8:	58020c00 	.word	0x58020c00
 80057cc:	58021000 	.word	0x58021000
 80057d0:	58021400 	.word	0x58021400
 80057d4:	58021800 	.word	0x58021800
 80057d8:	58021c00 	.word	0x58021c00
 80057dc:	58022000 	.word	0x58022000
 80057e0:	58022400 	.word	0x58022400
 80057e4:	2300      	movs	r3, #0
 80057e6:	69fa      	ldr	r2, [r7, #28]
 80057e8:	f002 0203 	and.w	r2, r2, #3
 80057ec:	0092      	lsls	r2, r2, #2
 80057ee:	4093      	lsls	r3, r2
 80057f0:	69ba      	ldr	r2, [r7, #24]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80057f6:	4938      	ldr	r1, [pc, #224]	; (80058d8 <HAL_GPIO_Init+0x35c>)
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	089b      	lsrs	r3, r3, #2
 80057fc:	3302      	adds	r3, #2
 80057fe:	69ba      	ldr	r2, [r7, #24]
 8005800:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005804:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	43db      	mvns	r3, r3
 8005810:	69ba      	ldr	r2, [r7, #24]
 8005812:	4013      	ands	r3, r2
 8005814:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800581e:	2b00      	cmp	r3, #0
 8005820:	d003      	beq.n	800582a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005822:	69ba      	ldr	r2, [r7, #24]
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	4313      	orrs	r3, r2
 8005828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800582a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005832:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	43db      	mvns	r3, r3
 800583e:	69ba      	ldr	r2, [r7, #24]
 8005840:	4013      	ands	r3, r2
 8005842:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d003      	beq.n	8005858 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005850:	69ba      	ldr	r2, [r7, #24]
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	4313      	orrs	r3, r2
 8005856:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005858:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	43db      	mvns	r3, r3
 800586a:	69ba      	ldr	r2, [r7, #24]
 800586c:	4013      	ands	r3, r2
 800586e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005878:	2b00      	cmp	r3, #0
 800587a:	d003      	beq.n	8005884 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800587c:	69ba      	ldr	r2, [r7, #24]
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	4313      	orrs	r3, r2
 8005882:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	69ba      	ldr	r2, [r7, #24]
 8005888:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	43db      	mvns	r3, r3
 8005894:	69ba      	ldr	r2, [r7, #24]
 8005896:	4013      	ands	r3, r2
 8005898:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d003      	beq.n	80058ae <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80058a6:	69ba      	ldr	r2, [r7, #24]
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	69ba      	ldr	r2, [r7, #24]
 80058b2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	3301      	adds	r3, #1
 80058b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	fa22 f303 	lsr.w	r3, r2, r3
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	f47f ae63 	bne.w	8005590 <HAL_GPIO_Init+0x14>
  }
}
 80058ca:	bf00      	nop
 80058cc:	bf00      	nop
 80058ce:	3724      	adds	r7, #36	; 0x24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr
 80058d8:	58000400 	.word	0x58000400

080058dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	460b      	mov	r3, r1
 80058e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	691a      	ldr	r2, [r3, #16]
 80058ec:	887b      	ldrh	r3, [r7, #2]
 80058ee:	4013      	ands	r3, r2
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80058f4:	2301      	movs	r3, #1
 80058f6:	73fb      	strb	r3, [r7, #15]
 80058f8:	e001      	b.n	80058fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80058fa:	2300      	movs	r3, #0
 80058fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80058fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005900:	4618      	mov	r0, r3
 8005902:	3714      	adds	r7, #20
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	460b      	mov	r3, r1
 8005916:	807b      	strh	r3, [r7, #2]
 8005918:	4613      	mov	r3, r2
 800591a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800591c:	787b      	ldrb	r3, [r7, #1]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005922:	887a      	ldrh	r2, [r7, #2]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005928:	e003      	b.n	8005932 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800592a:	887b      	ldrh	r3, [r7, #2]
 800592c:	041a      	lsls	r2, r3, #16
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	619a      	str	r2, [r3, #24]
}
 8005932:	bf00      	nop
 8005934:	370c      	adds	r7, #12
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800593e:	b480      	push	{r7}
 8005940:	b085      	sub	sp, #20
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
 8005946:	460b      	mov	r3, r1
 8005948:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005950:	887a      	ldrh	r2, [r7, #2]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	4013      	ands	r3, r2
 8005956:	041a      	lsls	r2, r3, #16
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	43d9      	mvns	r1, r3
 800595c:	887b      	ldrh	r3, [r7, #2]
 800595e:	400b      	ands	r3, r1
 8005960:	431a      	orrs	r2, r3
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	619a      	str	r2, [r3, #24]
}
 8005966:	bf00      	nop
 8005968:	3714      	adds	r7, #20
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr
	...

08005974 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800597c:	4a08      	ldr	r2, [pc, #32]	; (80059a0 <HAL_HSEM_FastTake+0x2c>)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	3320      	adds	r3, #32
 8005982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005986:	4a07      	ldr	r2, [pc, #28]	; (80059a4 <HAL_HSEM_FastTake+0x30>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d101      	bne.n	8005990 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800598c:	2300      	movs	r3, #0
 800598e:	e000      	b.n	8005992 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
}
 8005992:	4618      	mov	r0, r3
 8005994:	370c      	adds	r7, #12
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
 800599e:	bf00      	nop
 80059a0:	58026400 	.word	0x58026400
 80059a4:	80000300 	.word	0x80000300

080059a8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
 80059b0:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80059b2:	4906      	ldr	r1, [pc, #24]	; (80059cc <HAL_HSEM_Release+0x24>)
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80059c0:	bf00      	nop
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr
 80059cc:	58026400 	.word	0x58026400

080059d0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80059d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059d2:	b08f      	sub	sp, #60	; 0x3c
 80059d4:	af0a      	add	r7, sp, #40	; 0x28
 80059d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e116      	b.n	8005c10 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d106      	bne.n	8005a02 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f7fc fcc1 	bl	8002384 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2203      	movs	r2, #3
 8005a06:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d102      	bne.n	8005a1c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4618      	mov	r0, r3
 8005a22:	f004 fded 	bl	800a600 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	603b      	str	r3, [r7, #0]
 8005a2c:	687e      	ldr	r6, [r7, #4]
 8005a2e:	466d      	mov	r5, sp
 8005a30:	f106 0410 	add.w	r4, r6, #16
 8005a34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a3c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005a40:	e885 0003 	stmia.w	r5, {r0, r1}
 8005a44:	1d33      	adds	r3, r6, #4
 8005a46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a48:	6838      	ldr	r0, [r7, #0]
 8005a4a:	f004 fd6b 	bl	800a524 <USB_CoreInit>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d005      	beq.n	8005a60 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2202      	movs	r2, #2
 8005a58:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e0d7      	b.n	8005c10 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2100      	movs	r1, #0
 8005a66:	4618      	mov	r0, r3
 8005a68:	f004 fddb 	bl	800a622 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	73fb      	strb	r3, [r7, #15]
 8005a70:	e04a      	b.n	8005b08 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005a72:	7bfa      	ldrb	r2, [r7, #15]
 8005a74:	6879      	ldr	r1, [r7, #4]
 8005a76:	4613      	mov	r3, r2
 8005a78:	00db      	lsls	r3, r3, #3
 8005a7a:	4413      	add	r3, r2
 8005a7c:	009b      	lsls	r3, r3, #2
 8005a7e:	440b      	add	r3, r1
 8005a80:	333d      	adds	r3, #61	; 0x3d
 8005a82:	2201      	movs	r2, #1
 8005a84:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005a86:	7bfa      	ldrb	r2, [r7, #15]
 8005a88:	6879      	ldr	r1, [r7, #4]
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	00db      	lsls	r3, r3, #3
 8005a8e:	4413      	add	r3, r2
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	440b      	add	r3, r1
 8005a94:	333c      	adds	r3, #60	; 0x3c
 8005a96:	7bfa      	ldrb	r2, [r7, #15]
 8005a98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005a9a:	7bfa      	ldrb	r2, [r7, #15]
 8005a9c:	7bfb      	ldrb	r3, [r7, #15]
 8005a9e:	b298      	uxth	r0, r3
 8005aa0:	6879      	ldr	r1, [r7, #4]
 8005aa2:	4613      	mov	r3, r2
 8005aa4:	00db      	lsls	r3, r3, #3
 8005aa6:	4413      	add	r3, r2
 8005aa8:	009b      	lsls	r3, r3, #2
 8005aaa:	440b      	add	r3, r1
 8005aac:	3344      	adds	r3, #68	; 0x44
 8005aae:	4602      	mov	r2, r0
 8005ab0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005ab2:	7bfa      	ldrb	r2, [r7, #15]
 8005ab4:	6879      	ldr	r1, [r7, #4]
 8005ab6:	4613      	mov	r3, r2
 8005ab8:	00db      	lsls	r3, r3, #3
 8005aba:	4413      	add	r3, r2
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	440b      	add	r3, r1
 8005ac0:	3340      	adds	r3, #64	; 0x40
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005ac6:	7bfa      	ldrb	r2, [r7, #15]
 8005ac8:	6879      	ldr	r1, [r7, #4]
 8005aca:	4613      	mov	r3, r2
 8005acc:	00db      	lsls	r3, r3, #3
 8005ace:	4413      	add	r3, r2
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	440b      	add	r3, r1
 8005ad4:	3348      	adds	r3, #72	; 0x48
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005ada:	7bfa      	ldrb	r2, [r7, #15]
 8005adc:	6879      	ldr	r1, [r7, #4]
 8005ade:	4613      	mov	r3, r2
 8005ae0:	00db      	lsls	r3, r3, #3
 8005ae2:	4413      	add	r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	440b      	add	r3, r1
 8005ae8:	334c      	adds	r3, #76	; 0x4c
 8005aea:	2200      	movs	r2, #0
 8005aec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005aee:	7bfa      	ldrb	r2, [r7, #15]
 8005af0:	6879      	ldr	r1, [r7, #4]
 8005af2:	4613      	mov	r3, r2
 8005af4:	00db      	lsls	r3, r3, #3
 8005af6:	4413      	add	r3, r2
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	440b      	add	r3, r1
 8005afc:	3354      	adds	r3, #84	; 0x54
 8005afe:	2200      	movs	r2, #0
 8005b00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b02:	7bfb      	ldrb	r3, [r7, #15]
 8005b04:	3301      	adds	r3, #1
 8005b06:	73fb      	strb	r3, [r7, #15]
 8005b08:	7bfa      	ldrb	r2, [r7, #15]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d3af      	bcc.n	8005a72 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b12:	2300      	movs	r3, #0
 8005b14:	73fb      	strb	r3, [r7, #15]
 8005b16:	e044      	b.n	8005ba2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005b18:	7bfa      	ldrb	r2, [r7, #15]
 8005b1a:	6879      	ldr	r1, [r7, #4]
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	00db      	lsls	r3, r3, #3
 8005b20:	4413      	add	r3, r2
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	440b      	add	r3, r1
 8005b26:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005b2e:	7bfa      	ldrb	r2, [r7, #15]
 8005b30:	6879      	ldr	r1, [r7, #4]
 8005b32:	4613      	mov	r3, r2
 8005b34:	00db      	lsls	r3, r3, #3
 8005b36:	4413      	add	r3, r2
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	440b      	add	r3, r1
 8005b3c:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005b40:	7bfa      	ldrb	r2, [r7, #15]
 8005b42:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005b44:	7bfa      	ldrb	r2, [r7, #15]
 8005b46:	6879      	ldr	r1, [r7, #4]
 8005b48:	4613      	mov	r3, r2
 8005b4a:	00db      	lsls	r3, r3, #3
 8005b4c:	4413      	add	r3, r2
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	440b      	add	r3, r1
 8005b52:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005b56:	2200      	movs	r2, #0
 8005b58:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005b5a:	7bfa      	ldrb	r2, [r7, #15]
 8005b5c:	6879      	ldr	r1, [r7, #4]
 8005b5e:	4613      	mov	r3, r2
 8005b60:	00db      	lsls	r3, r3, #3
 8005b62:	4413      	add	r3, r2
 8005b64:	009b      	lsls	r3, r3, #2
 8005b66:	440b      	add	r3, r1
 8005b68:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005b70:	7bfa      	ldrb	r2, [r7, #15]
 8005b72:	6879      	ldr	r1, [r7, #4]
 8005b74:	4613      	mov	r3, r2
 8005b76:	00db      	lsls	r3, r3, #3
 8005b78:	4413      	add	r3, r2
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	440b      	add	r3, r1
 8005b7e:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005b82:	2200      	movs	r2, #0
 8005b84:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005b86:	7bfa      	ldrb	r2, [r7, #15]
 8005b88:	6879      	ldr	r1, [r7, #4]
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	00db      	lsls	r3, r3, #3
 8005b8e:	4413      	add	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	440b      	add	r3, r1
 8005b94:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005b98:	2200      	movs	r2, #0
 8005b9a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b9c:	7bfb      	ldrb	r3, [r7, #15]
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	73fb      	strb	r3, [r7, #15]
 8005ba2:	7bfa      	ldrb	r2, [r7, #15]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d3b5      	bcc.n	8005b18 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	603b      	str	r3, [r7, #0]
 8005bb2:	687e      	ldr	r6, [r7, #4]
 8005bb4:	466d      	mov	r5, sp
 8005bb6:	f106 0410 	add.w	r4, r6, #16
 8005bba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005bc0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005bc2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005bc6:	e885 0003 	stmia.w	r5, {r0, r1}
 8005bca:	1d33      	adds	r3, r6, #4
 8005bcc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005bce:	6838      	ldr	r0, [r7, #0]
 8005bd0:	f004 fd74 	bl	800a6bc <USB_DevInit>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d005      	beq.n	8005be6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2202      	movs	r2, #2
 8005bde:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e014      	b.n	8005c10 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d102      	bne.n	8005c04 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 f80a 	bl	8005c18 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f004 ff32 	bl	800aa72 <USB_DevDisconnect>

  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3714      	adds	r7, #20
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005c18 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b085      	sub	sp, #20
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c46:	4b05      	ldr	r3, [pc, #20]	; (8005c5c <HAL_PCDEx_ActivateLPM+0x44>)
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8005c4e:	2300      	movs	r3, #0
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3714      	adds	r7, #20
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr
 8005c5c:	10000003 	.word	0x10000003

08005c60 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005c68:	4b29      	ldr	r3, [pc, #164]	; (8005d10 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	f003 0307 	and.w	r3, r3, #7
 8005c70:	2b06      	cmp	r3, #6
 8005c72:	d00a      	beq.n	8005c8a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005c74:	4b26      	ldr	r3, [pc, #152]	; (8005d10 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d001      	beq.n	8005c86 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e040      	b.n	8005d08 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005c86:	2300      	movs	r3, #0
 8005c88:	e03e      	b.n	8005d08 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005c8a:	4b21      	ldr	r3, [pc, #132]	; (8005d10 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8005c92:	491f      	ldr	r1, [pc, #124]	; (8005d10 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005c9a:	f7fc fcc5 	bl	8002628 <HAL_GetTick>
 8005c9e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ca0:	e009      	b.n	8005cb6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005ca2:	f7fc fcc1 	bl	8002628 <HAL_GetTick>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	1ad3      	subs	r3, r2, r3
 8005cac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005cb0:	d901      	bls.n	8005cb6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e028      	b.n	8005d08 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005cb6:	4b16      	ldr	r3, [pc, #88]	; (8005d10 <HAL_PWREx_ConfigSupply+0xb0>)
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cc2:	d1ee      	bne.n	8005ca2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b1e      	cmp	r3, #30
 8005cc8:	d008      	beq.n	8005cdc <HAL_PWREx_ConfigSupply+0x7c>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2b2e      	cmp	r3, #46	; 0x2e
 8005cce:	d005      	beq.n	8005cdc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2b1d      	cmp	r3, #29
 8005cd4:	d002      	beq.n	8005cdc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2b2d      	cmp	r3, #45	; 0x2d
 8005cda:	d114      	bne.n	8005d06 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005cdc:	f7fc fca4 	bl	8002628 <HAL_GetTick>
 8005ce0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005ce2:	e009      	b.n	8005cf8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005ce4:	f7fc fca0 	bl	8002628 <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005cf2:	d901      	bls.n	8005cf8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e007      	b.n	8005d08 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005cf8:	4b05      	ldr	r3, [pc, #20]	; (8005d10 <HAL_PWREx_ConfigSupply+0xb0>)
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d04:	d1ee      	bne.n	8005ce4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005d06:	2300      	movs	r3, #0
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	58024800 	.word	0x58024800

08005d14 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005d14:	b480      	push	{r7}
 8005d16:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005d18:	4b05      	ldr	r3, [pc, #20]	; (8005d30 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	4a04      	ldr	r2, [pc, #16]	; (8005d30 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005d1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d22:	60d3      	str	r3, [r2, #12]
}
 8005d24:	bf00      	nop
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	58024800 	.word	0x58024800

08005d34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b08c      	sub	sp, #48	; 0x30
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d102      	bne.n	8005d48 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	f000 bc1d 	b.w	8006582 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0301 	and.w	r3, r3, #1
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	f000 8087 	beq.w	8005e64 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d56:	4b99      	ldr	r3, [pc, #612]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005d60:	4b96      	ldr	r3, [pc, #600]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d64:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d68:	2b10      	cmp	r3, #16
 8005d6a:	d007      	beq.n	8005d7c <HAL_RCC_OscConfig+0x48>
 8005d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d6e:	2b18      	cmp	r3, #24
 8005d70:	d110      	bne.n	8005d94 <HAL_RCC_OscConfig+0x60>
 8005d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d74:	f003 0303 	and.w	r3, r3, #3
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d10b      	bne.n	8005d94 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d7c:	4b8f      	ldr	r3, [pc, #572]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d06c      	beq.n	8005e62 <HAL_RCC_OscConfig+0x12e>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d168      	bne.n	8005e62 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e3f6      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d9c:	d106      	bne.n	8005dac <HAL_RCC_OscConfig+0x78>
 8005d9e:	4b87      	ldr	r3, [pc, #540]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a86      	ldr	r2, [pc, #536]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005da4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005da8:	6013      	str	r3, [r2, #0]
 8005daa:	e02e      	b.n	8005e0a <HAL_RCC_OscConfig+0xd6>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10c      	bne.n	8005dce <HAL_RCC_OscConfig+0x9a>
 8005db4:	4b81      	ldr	r3, [pc, #516]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a80      	ldr	r2, [pc, #512]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005dba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dbe:	6013      	str	r3, [r2, #0]
 8005dc0:	4b7e      	ldr	r3, [pc, #504]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a7d      	ldr	r2, [pc, #500]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005dc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005dca:	6013      	str	r3, [r2, #0]
 8005dcc:	e01d      	b.n	8005e0a <HAL_RCC_OscConfig+0xd6>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005dd6:	d10c      	bne.n	8005df2 <HAL_RCC_OscConfig+0xbe>
 8005dd8:	4b78      	ldr	r3, [pc, #480]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a77      	ldr	r2, [pc, #476]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005dde:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005de2:	6013      	str	r3, [r2, #0]
 8005de4:	4b75      	ldr	r3, [pc, #468]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a74      	ldr	r2, [pc, #464]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005dea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dee:	6013      	str	r3, [r2, #0]
 8005df0:	e00b      	b.n	8005e0a <HAL_RCC_OscConfig+0xd6>
 8005df2:	4b72      	ldr	r3, [pc, #456]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a71      	ldr	r2, [pc, #452]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005df8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dfc:	6013      	str	r3, [r2, #0]
 8005dfe:	4b6f      	ldr	r3, [pc, #444]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a6e      	ldr	r2, [pc, #440]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005e04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e08:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d013      	beq.n	8005e3a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e12:	f7fc fc09 	bl	8002628 <HAL_GetTick>
 8005e16:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e18:	e008      	b.n	8005e2c <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e1a:	f7fc fc05 	bl	8002628 <HAL_GetTick>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e22:	1ad3      	subs	r3, r2, r3
 8005e24:	2b64      	cmp	r3, #100	; 0x64
 8005e26:	d901      	bls.n	8005e2c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e3aa      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e2c:	4b63      	ldr	r3, [pc, #396]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d0f0      	beq.n	8005e1a <HAL_RCC_OscConfig+0xe6>
 8005e38:	e014      	b.n	8005e64 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e3a:	f7fc fbf5 	bl	8002628 <HAL_GetTick>
 8005e3e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e40:	e008      	b.n	8005e54 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e42:	f7fc fbf1 	bl	8002628 <HAL_GetTick>
 8005e46:	4602      	mov	r2, r0
 8005e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	2b64      	cmp	r3, #100	; 0x64
 8005e4e:	d901      	bls.n	8005e54 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e396      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e54:	4b59      	ldr	r3, [pc, #356]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d1f0      	bne.n	8005e42 <HAL_RCC_OscConfig+0x10e>
 8005e60:	e000      	b.n	8005e64 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e62:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0302 	and.w	r3, r3, #2
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f000 80cb 	beq.w	8006008 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e72:	4b52      	ldr	r3, [pc, #328]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e7a:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005e7c:	4b4f      	ldr	r3, [pc, #316]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e80:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005e82:	6a3b      	ldr	r3, [r7, #32]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d007      	beq.n	8005e98 <HAL_RCC_OscConfig+0x164>
 8005e88:	6a3b      	ldr	r3, [r7, #32]
 8005e8a:	2b18      	cmp	r3, #24
 8005e8c:	d156      	bne.n	8005f3c <HAL_RCC_OscConfig+0x208>
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	f003 0303 	and.w	r3, r3, #3
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d151      	bne.n	8005f3c <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e98:	4b48      	ldr	r3, [pc, #288]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 0304 	and.w	r3, r3, #4
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d005      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x17c>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d101      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e368      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005eb0:	4b42      	ldr	r3, [pc, #264]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f023 0219 	bic.w	r2, r3, #25
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	493f      	ldr	r1, [pc, #252]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005ec2:	f7fc fbb1 	bl	8002628 <HAL_GetTick>
 8005ec6:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ec8:	e008      	b.n	8005edc <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005eca:	f7fc fbad 	bl	8002628 <HAL_GetTick>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed2:	1ad3      	subs	r3, r2, r3
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d901      	bls.n	8005edc <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8005ed8:	2303      	movs	r3, #3
 8005eda:	e352      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005edc:	4b37      	ldr	r3, [pc, #220]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0304 	and.w	r3, r3, #4
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d0f0      	beq.n	8005eca <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ee8:	f7fc fbce 	bl	8002688 <HAL_GetREVID>
 8005eec:	4603      	mov	r3, r0
 8005eee:	f241 0203 	movw	r2, #4099	; 0x1003
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d817      	bhi.n	8005f26 <HAL_RCC_OscConfig+0x1f2>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	2b40      	cmp	r3, #64	; 0x40
 8005efc:	d108      	bne.n	8005f10 <HAL_RCC_OscConfig+0x1dc>
 8005efe:	4b2f      	ldr	r3, [pc, #188]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005f06:	4a2d      	ldr	r2, [pc, #180]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005f08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f0c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f0e:	e07b      	b.n	8006008 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f10:	4b2a      	ldr	r3, [pc, #168]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	031b      	lsls	r3, r3, #12
 8005f1e:	4927      	ldr	r1, [pc, #156]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005f20:	4313      	orrs	r3, r2
 8005f22:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f24:	e070      	b.n	8006008 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f26:	4b25      	ldr	r3, [pc, #148]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	061b      	lsls	r3, r3, #24
 8005f34:	4921      	ldr	r1, [pc, #132]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f3a:	e065      	b.n	8006008 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d048      	beq.n	8005fd6 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005f44:	4b1d      	ldr	r3, [pc, #116]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f023 0219 	bic.w	r2, r3, #25
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	491a      	ldr	r1, [pc, #104]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005f52:	4313      	orrs	r3, r2
 8005f54:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f56:	f7fc fb67 	bl	8002628 <HAL_GetTick>
 8005f5a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f5c:	e008      	b.n	8005f70 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f5e:	f7fc fb63 	bl	8002628 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	d901      	bls.n	8005f70 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e308      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f70:	4b12      	ldr	r3, [pc, #72]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0304 	and.w	r3, r3, #4
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d0f0      	beq.n	8005f5e <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f7c:	f7fc fb84 	bl	8002688 <HAL_GetREVID>
 8005f80:	4603      	mov	r3, r0
 8005f82:	f241 0203 	movw	r2, #4099	; 0x1003
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d81a      	bhi.n	8005fc0 <HAL_RCC_OscConfig+0x28c>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	2b40      	cmp	r3, #64	; 0x40
 8005f90:	d108      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x270>
 8005f92:	4b0a      	ldr	r3, [pc, #40]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005f9a:	4a08      	ldr	r2, [pc, #32]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005f9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fa0:	6053      	str	r3, [r2, #4]
 8005fa2:	e031      	b.n	8006008 <HAL_RCC_OscConfig+0x2d4>
 8005fa4:	4b05      	ldr	r3, [pc, #20]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	691b      	ldr	r3, [r3, #16]
 8005fb0:	031b      	lsls	r3, r3, #12
 8005fb2:	4902      	ldr	r1, [pc, #8]	; (8005fbc <HAL_RCC_OscConfig+0x288>)
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	604b      	str	r3, [r1, #4]
 8005fb8:	e026      	b.n	8006008 <HAL_RCC_OscConfig+0x2d4>
 8005fba:	bf00      	nop
 8005fbc:	58024400 	.word	0x58024400
 8005fc0:	4b9a      	ldr	r3, [pc, #616]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	691b      	ldr	r3, [r3, #16]
 8005fcc:	061b      	lsls	r3, r3, #24
 8005fce:	4997      	ldr	r1, [pc, #604]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	604b      	str	r3, [r1, #4]
 8005fd4:	e018      	b.n	8006008 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fd6:	4b95      	ldr	r3, [pc, #596]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a94      	ldr	r2, [pc, #592]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8005fdc:	f023 0301 	bic.w	r3, r3, #1
 8005fe0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe2:	f7fc fb21 	bl	8002628 <HAL_GetTick>
 8005fe6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005fe8:	e008      	b.n	8005ffc <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005fea:	f7fc fb1d 	bl	8002628 <HAL_GetTick>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff2:	1ad3      	subs	r3, r2, r3
 8005ff4:	2b02      	cmp	r3, #2
 8005ff6:	d901      	bls.n	8005ffc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e2c2      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005ffc:	4b8b      	ldr	r3, [pc, #556]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0304 	and.w	r3, r3, #4
 8006004:	2b00      	cmp	r3, #0
 8006006:	d1f0      	bne.n	8005fea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 0310 	and.w	r3, r3, #16
 8006010:	2b00      	cmp	r3, #0
 8006012:	f000 80a9 	beq.w	8006168 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006016:	4b85      	ldr	r3, [pc, #532]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8006018:	691b      	ldr	r3, [r3, #16]
 800601a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800601e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006020:	4b82      	ldr	r3, [pc, #520]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8006022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006024:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	2b08      	cmp	r3, #8
 800602a:	d007      	beq.n	800603c <HAL_RCC_OscConfig+0x308>
 800602c:	69bb      	ldr	r3, [r7, #24]
 800602e:	2b18      	cmp	r3, #24
 8006030:	d13a      	bne.n	80060a8 <HAL_RCC_OscConfig+0x374>
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	f003 0303 	and.w	r3, r3, #3
 8006038:	2b01      	cmp	r3, #1
 800603a:	d135      	bne.n	80060a8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800603c:	4b7b      	ldr	r3, [pc, #492]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006044:	2b00      	cmp	r3, #0
 8006046:	d005      	beq.n	8006054 <HAL_RCC_OscConfig+0x320>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	69db      	ldr	r3, [r3, #28]
 800604c:	2b80      	cmp	r3, #128	; 0x80
 800604e:	d001      	beq.n	8006054 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	e296      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006054:	f7fc fb18 	bl	8002688 <HAL_GetREVID>
 8006058:	4603      	mov	r3, r0
 800605a:	f241 0203 	movw	r2, #4099	; 0x1003
 800605e:	4293      	cmp	r3, r2
 8006060:	d817      	bhi.n	8006092 <HAL_RCC_OscConfig+0x35e>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a1b      	ldr	r3, [r3, #32]
 8006066:	2b20      	cmp	r3, #32
 8006068:	d108      	bne.n	800607c <HAL_RCC_OscConfig+0x348>
 800606a:	4b70      	ldr	r3, [pc, #448]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006072:	4a6e      	ldr	r2, [pc, #440]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8006074:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006078:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800607a:	e075      	b.n	8006168 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800607c:	4b6b      	ldr	r3, [pc, #428]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6a1b      	ldr	r3, [r3, #32]
 8006088:	069b      	lsls	r3, r3, #26
 800608a:	4968      	ldr	r1, [pc, #416]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 800608c:	4313      	orrs	r3, r2
 800608e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006090:	e06a      	b.n	8006168 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006092:	4b66      	ldr	r3, [pc, #408]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a1b      	ldr	r3, [r3, #32]
 800609e:	061b      	lsls	r3, r3, #24
 80060a0:	4962      	ldr	r1, [pc, #392]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 80060a2:	4313      	orrs	r3, r2
 80060a4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80060a6:	e05f      	b.n	8006168 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	69db      	ldr	r3, [r3, #28]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d042      	beq.n	8006136 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80060b0:	4b5e      	ldr	r3, [pc, #376]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a5d      	ldr	r2, [pc, #372]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 80060b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060bc:	f7fc fab4 	bl	8002628 <HAL_GetTick>
 80060c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060c2:	e008      	b.n	80060d6 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80060c4:	f7fc fab0 	bl	8002628 <HAL_GetTick>
 80060c8:	4602      	mov	r2, r0
 80060ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060cc:	1ad3      	subs	r3, r2, r3
 80060ce:	2b02      	cmp	r3, #2
 80060d0:	d901      	bls.n	80060d6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80060d2:	2303      	movs	r3, #3
 80060d4:	e255      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060d6:	4b55      	ldr	r3, [pc, #340]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d0f0      	beq.n	80060c4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80060e2:	f7fc fad1 	bl	8002688 <HAL_GetREVID>
 80060e6:	4603      	mov	r3, r0
 80060e8:	f241 0203 	movw	r2, #4099	; 0x1003
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d817      	bhi.n	8006120 <HAL_RCC_OscConfig+0x3ec>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a1b      	ldr	r3, [r3, #32]
 80060f4:	2b20      	cmp	r3, #32
 80060f6:	d108      	bne.n	800610a <HAL_RCC_OscConfig+0x3d6>
 80060f8:	4b4c      	ldr	r3, [pc, #304]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006100:	4a4a      	ldr	r2, [pc, #296]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8006102:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006106:	6053      	str	r3, [r2, #4]
 8006108:	e02e      	b.n	8006168 <HAL_RCC_OscConfig+0x434>
 800610a:	4b48      	ldr	r3, [pc, #288]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	069b      	lsls	r3, r3, #26
 8006118:	4944      	ldr	r1, [pc, #272]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 800611a:	4313      	orrs	r3, r2
 800611c:	604b      	str	r3, [r1, #4]
 800611e:	e023      	b.n	8006168 <HAL_RCC_OscConfig+0x434>
 8006120:	4b42      	ldr	r3, [pc, #264]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a1b      	ldr	r3, [r3, #32]
 800612c:	061b      	lsls	r3, r3, #24
 800612e:	493f      	ldr	r1, [pc, #252]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8006130:	4313      	orrs	r3, r2
 8006132:	60cb      	str	r3, [r1, #12]
 8006134:	e018      	b.n	8006168 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006136:	4b3d      	ldr	r3, [pc, #244]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a3c      	ldr	r2, [pc, #240]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 800613c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006140:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006142:	f7fc fa71 	bl	8002628 <HAL_GetTick>
 8006146:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006148:	e008      	b.n	800615c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800614a:	f7fc fa6d 	bl	8002628 <HAL_GetTick>
 800614e:	4602      	mov	r2, r0
 8006150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006152:	1ad3      	subs	r3, r2, r3
 8006154:	2b02      	cmp	r3, #2
 8006156:	d901      	bls.n	800615c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006158:	2303      	movs	r3, #3
 800615a:	e212      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800615c:	4b33      	ldr	r3, [pc, #204]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006164:	2b00      	cmp	r3, #0
 8006166:	d1f0      	bne.n	800614a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 0308 	and.w	r3, r3, #8
 8006170:	2b00      	cmp	r3, #0
 8006172:	d036      	beq.n	80061e2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d019      	beq.n	80061b0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800617c:	4b2b      	ldr	r3, [pc, #172]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 800617e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006180:	4a2a      	ldr	r2, [pc, #168]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 8006182:	f043 0301 	orr.w	r3, r3, #1
 8006186:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006188:	f7fc fa4e 	bl	8002628 <HAL_GetTick>
 800618c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800618e:	e008      	b.n	80061a2 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006190:	f7fc fa4a 	bl	8002628 <HAL_GetTick>
 8006194:	4602      	mov	r2, r0
 8006196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006198:	1ad3      	subs	r3, r2, r3
 800619a:	2b02      	cmp	r3, #2
 800619c:	d901      	bls.n	80061a2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800619e:	2303      	movs	r3, #3
 80061a0:	e1ef      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80061a2:	4b22      	ldr	r3, [pc, #136]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 80061a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061a6:	f003 0302 	and.w	r3, r3, #2
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d0f0      	beq.n	8006190 <HAL_RCC_OscConfig+0x45c>
 80061ae:	e018      	b.n	80061e2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061b0:	4b1e      	ldr	r3, [pc, #120]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 80061b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061b4:	4a1d      	ldr	r2, [pc, #116]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 80061b6:	f023 0301 	bic.w	r3, r3, #1
 80061ba:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061bc:	f7fc fa34 	bl	8002628 <HAL_GetTick>
 80061c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80061c2:	e008      	b.n	80061d6 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80061c4:	f7fc fa30 	bl	8002628 <HAL_GetTick>
 80061c8:	4602      	mov	r2, r0
 80061ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061cc:	1ad3      	subs	r3, r2, r3
 80061ce:	2b02      	cmp	r3, #2
 80061d0:	d901      	bls.n	80061d6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e1d5      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80061d6:	4b15      	ldr	r3, [pc, #84]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 80061d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061da:	f003 0302 	and.w	r3, r3, #2
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d1f0      	bne.n	80061c4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 0320 	and.w	r3, r3, #32
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d039      	beq.n	8006262 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	699b      	ldr	r3, [r3, #24]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d01c      	beq.n	8006230 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80061f6:	4b0d      	ldr	r3, [pc, #52]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a0c      	ldr	r2, [pc, #48]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 80061fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006200:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006202:	f7fc fa11 	bl	8002628 <HAL_GetTick>
 8006206:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006208:	e008      	b.n	800621c <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800620a:	f7fc fa0d 	bl	8002628 <HAL_GetTick>
 800620e:	4602      	mov	r2, r0
 8006210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006212:	1ad3      	subs	r3, r2, r3
 8006214:	2b02      	cmp	r3, #2
 8006216:	d901      	bls.n	800621c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	e1b2      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800621c:	4b03      	ldr	r3, [pc, #12]	; (800622c <HAL_RCC_OscConfig+0x4f8>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006224:	2b00      	cmp	r3, #0
 8006226:	d0f0      	beq.n	800620a <HAL_RCC_OscConfig+0x4d6>
 8006228:	e01b      	b.n	8006262 <HAL_RCC_OscConfig+0x52e>
 800622a:	bf00      	nop
 800622c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006230:	4b9b      	ldr	r3, [pc, #620]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a9a      	ldr	r2, [pc, #616]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006236:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800623a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800623c:	f7fc f9f4 	bl	8002628 <HAL_GetTick>
 8006240:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006242:	e008      	b.n	8006256 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006244:	f7fc f9f0 	bl	8002628 <HAL_GetTick>
 8006248:	4602      	mov	r2, r0
 800624a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	2b02      	cmp	r3, #2
 8006250:	d901      	bls.n	8006256 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e195      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006256:	4b92      	ldr	r3, [pc, #584]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1f0      	bne.n	8006244 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 0304 	and.w	r3, r3, #4
 800626a:	2b00      	cmp	r3, #0
 800626c:	f000 8081 	beq.w	8006372 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006270:	4b8c      	ldr	r3, [pc, #560]	; (80064a4 <HAL_RCC_OscConfig+0x770>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a8b      	ldr	r2, [pc, #556]	; (80064a4 <HAL_RCC_OscConfig+0x770>)
 8006276:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800627a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800627c:	f7fc f9d4 	bl	8002628 <HAL_GetTick>
 8006280:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006282:	e008      	b.n	8006296 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006284:	f7fc f9d0 	bl	8002628 <HAL_GetTick>
 8006288:	4602      	mov	r2, r0
 800628a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	2b64      	cmp	r3, #100	; 0x64
 8006290:	d901      	bls.n	8006296 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8006292:	2303      	movs	r3, #3
 8006294:	e175      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006296:	4b83      	ldr	r3, [pc, #524]	; (80064a4 <HAL_RCC_OscConfig+0x770>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d0f0      	beq.n	8006284 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d106      	bne.n	80062b8 <HAL_RCC_OscConfig+0x584>
 80062aa:	4b7d      	ldr	r3, [pc, #500]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80062ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ae:	4a7c      	ldr	r2, [pc, #496]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80062b0:	f043 0301 	orr.w	r3, r3, #1
 80062b4:	6713      	str	r3, [r2, #112]	; 0x70
 80062b6:	e02d      	b.n	8006314 <HAL_RCC_OscConfig+0x5e0>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d10c      	bne.n	80062da <HAL_RCC_OscConfig+0x5a6>
 80062c0:	4b77      	ldr	r3, [pc, #476]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80062c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062c4:	4a76      	ldr	r2, [pc, #472]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80062c6:	f023 0301 	bic.w	r3, r3, #1
 80062ca:	6713      	str	r3, [r2, #112]	; 0x70
 80062cc:	4b74      	ldr	r3, [pc, #464]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80062ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062d0:	4a73      	ldr	r2, [pc, #460]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80062d2:	f023 0304 	bic.w	r3, r3, #4
 80062d6:	6713      	str	r3, [r2, #112]	; 0x70
 80062d8:	e01c      	b.n	8006314 <HAL_RCC_OscConfig+0x5e0>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	2b05      	cmp	r3, #5
 80062e0:	d10c      	bne.n	80062fc <HAL_RCC_OscConfig+0x5c8>
 80062e2:	4b6f      	ldr	r3, [pc, #444]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80062e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062e6:	4a6e      	ldr	r2, [pc, #440]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80062e8:	f043 0304 	orr.w	r3, r3, #4
 80062ec:	6713      	str	r3, [r2, #112]	; 0x70
 80062ee:	4b6c      	ldr	r3, [pc, #432]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80062f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062f2:	4a6b      	ldr	r2, [pc, #428]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80062f4:	f043 0301 	orr.w	r3, r3, #1
 80062f8:	6713      	str	r3, [r2, #112]	; 0x70
 80062fa:	e00b      	b.n	8006314 <HAL_RCC_OscConfig+0x5e0>
 80062fc:	4b68      	ldr	r3, [pc, #416]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80062fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006300:	4a67      	ldr	r2, [pc, #412]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006302:	f023 0301 	bic.w	r3, r3, #1
 8006306:	6713      	str	r3, [r2, #112]	; 0x70
 8006308:	4b65      	ldr	r3, [pc, #404]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 800630a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800630c:	4a64      	ldr	r2, [pc, #400]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 800630e:	f023 0304 	bic.w	r3, r3, #4
 8006312:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d015      	beq.n	8006348 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800631c:	f7fc f984 	bl	8002628 <HAL_GetTick>
 8006320:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006322:	e00a      	b.n	800633a <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006324:	f7fc f980 	bl	8002628 <HAL_GetTick>
 8006328:	4602      	mov	r2, r0
 800632a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006332:	4293      	cmp	r3, r2
 8006334:	d901      	bls.n	800633a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006336:	2303      	movs	r3, #3
 8006338:	e123      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800633a:	4b59      	ldr	r3, [pc, #356]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 800633c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800633e:	f003 0302 	and.w	r3, r3, #2
 8006342:	2b00      	cmp	r3, #0
 8006344:	d0ee      	beq.n	8006324 <HAL_RCC_OscConfig+0x5f0>
 8006346:	e014      	b.n	8006372 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006348:	f7fc f96e 	bl	8002628 <HAL_GetTick>
 800634c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800634e:	e00a      	b.n	8006366 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006350:	f7fc f96a 	bl	8002628 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	f241 3288 	movw	r2, #5000	; 0x1388
 800635e:	4293      	cmp	r3, r2
 8006360:	d901      	bls.n	8006366 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e10d      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006366:	4b4e      	ldr	r3, [pc, #312]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800636a:	f003 0302 	and.w	r3, r3, #2
 800636e:	2b00      	cmp	r3, #0
 8006370:	d1ee      	bne.n	8006350 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 8102 	beq.w	8006580 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800637c:	4b48      	ldr	r3, [pc, #288]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 800637e:	691b      	ldr	r3, [r3, #16]
 8006380:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006384:	2b18      	cmp	r3, #24
 8006386:	f000 80bd 	beq.w	8006504 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800638e:	2b02      	cmp	r3, #2
 8006390:	f040 809e 	bne.w	80064d0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006394:	4b42      	ldr	r3, [pc, #264]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a41      	ldr	r2, [pc, #260]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 800639a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800639e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a0:	f7fc f942 	bl	8002628 <HAL_GetTick>
 80063a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80063a6:	e008      	b.n	80063ba <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063a8:	f7fc f93e 	bl	8002628 <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d901      	bls.n	80063ba <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e0e3      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80063ba:	4b39      	ldr	r3, [pc, #228]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1f0      	bne.n	80063a8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063c6:	4b36      	ldr	r3, [pc, #216]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80063c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063ca:	4b37      	ldr	r3, [pc, #220]	; (80064a8 <HAL_RCC_OscConfig+0x774>)
 80063cc:	4013      	ands	r3, r2
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80063d6:	0112      	lsls	r2, r2, #4
 80063d8:	430a      	orrs	r2, r1
 80063da:	4931      	ldr	r1, [pc, #196]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 80063dc:	4313      	orrs	r3, r2
 80063de:	628b      	str	r3, [r1, #40]	; 0x28
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e4:	3b01      	subs	r3, #1
 80063e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063ee:	3b01      	subs	r3, #1
 80063f0:	025b      	lsls	r3, r3, #9
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	431a      	orrs	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063fa:	3b01      	subs	r3, #1
 80063fc:	041b      	lsls	r3, r3, #16
 80063fe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006402:	431a      	orrs	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006408:	3b01      	subs	r3, #1
 800640a:	061b      	lsls	r3, r3, #24
 800640c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006410:	4923      	ldr	r1, [pc, #140]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006412:	4313      	orrs	r3, r2
 8006414:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8006416:	4b22      	ldr	r3, [pc, #136]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800641a:	4a21      	ldr	r2, [pc, #132]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 800641c:	f023 0301 	bic.w	r3, r3, #1
 8006420:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006422:	4b1f      	ldr	r3, [pc, #124]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006424:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006426:	4b21      	ldr	r3, [pc, #132]	; (80064ac <HAL_RCC_OscConfig+0x778>)
 8006428:	4013      	ands	r3, r2
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800642e:	00d2      	lsls	r2, r2, #3
 8006430:	491b      	ldr	r1, [pc, #108]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006432:	4313      	orrs	r3, r2
 8006434:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006436:	4b1a      	ldr	r3, [pc, #104]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800643a:	f023 020c 	bic.w	r2, r3, #12
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006442:	4917      	ldr	r1, [pc, #92]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006444:	4313      	orrs	r3, r2
 8006446:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006448:	4b15      	ldr	r3, [pc, #84]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 800644a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800644c:	f023 0202 	bic.w	r2, r3, #2
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006454:	4912      	ldr	r1, [pc, #72]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006456:	4313      	orrs	r3, r2
 8006458:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800645a:	4b11      	ldr	r3, [pc, #68]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 800645c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800645e:	4a10      	ldr	r2, [pc, #64]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006460:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006464:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006466:	4b0e      	ldr	r3, [pc, #56]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800646a:	4a0d      	ldr	r2, [pc, #52]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 800646c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006470:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006472:	4b0b      	ldr	r3, [pc, #44]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006476:	4a0a      	ldr	r2, [pc, #40]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006478:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800647c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800647e:	4b08      	ldr	r3, [pc, #32]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006482:	4a07      	ldr	r2, [pc, #28]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006484:	f043 0301 	orr.w	r3, r3, #1
 8006488:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800648a:	4b05      	ldr	r3, [pc, #20]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a04      	ldr	r2, [pc, #16]	; (80064a0 <HAL_RCC_OscConfig+0x76c>)
 8006490:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006494:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006496:	f7fc f8c7 	bl	8002628 <HAL_GetTick>
 800649a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800649c:	e011      	b.n	80064c2 <HAL_RCC_OscConfig+0x78e>
 800649e:	bf00      	nop
 80064a0:	58024400 	.word	0x58024400
 80064a4:	58024800 	.word	0x58024800
 80064a8:	fffffc0c 	.word	0xfffffc0c
 80064ac:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064b0:	f7fc f8ba 	bl	8002628 <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d901      	bls.n	80064c2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e05f      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80064c2:	4b32      	ldr	r3, [pc, #200]	; (800658c <HAL_RCC_OscConfig+0x858>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d0f0      	beq.n	80064b0 <HAL_RCC_OscConfig+0x77c>
 80064ce:	e057      	b.n	8006580 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064d0:	4b2e      	ldr	r3, [pc, #184]	; (800658c <HAL_RCC_OscConfig+0x858>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a2d      	ldr	r2, [pc, #180]	; (800658c <HAL_RCC_OscConfig+0x858>)
 80064d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80064da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064dc:	f7fc f8a4 	bl	8002628 <HAL_GetTick>
 80064e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80064e2:	e008      	b.n	80064f6 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064e4:	f7fc f8a0 	bl	8002628 <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	2b02      	cmp	r3, #2
 80064f0:	d901      	bls.n	80064f6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80064f2:	2303      	movs	r3, #3
 80064f4:	e045      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80064f6:	4b25      	ldr	r3, [pc, #148]	; (800658c <HAL_RCC_OscConfig+0x858>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1f0      	bne.n	80064e4 <HAL_RCC_OscConfig+0x7b0>
 8006502:	e03d      	b.n	8006580 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006504:	4b21      	ldr	r3, [pc, #132]	; (800658c <HAL_RCC_OscConfig+0x858>)
 8006506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006508:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800650a:	4b20      	ldr	r3, [pc, #128]	; (800658c <HAL_RCC_OscConfig+0x858>)
 800650c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800650e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006514:	2b01      	cmp	r3, #1
 8006516:	d031      	beq.n	800657c <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	f003 0203 	and.w	r2, r3, #3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006522:	429a      	cmp	r2, r3
 8006524:	d12a      	bne.n	800657c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	091b      	lsrs	r3, r3, #4
 800652a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006532:	429a      	cmp	r2, r3
 8006534:	d122      	bne.n	800657c <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006540:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006542:	429a      	cmp	r2, r3
 8006544:	d11a      	bne.n	800657c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	0a5b      	lsrs	r3, r3, #9
 800654a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006552:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006554:	429a      	cmp	r2, r3
 8006556:	d111      	bne.n	800657c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	0c1b      	lsrs	r3, r3, #16
 800655c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006564:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006566:	429a      	cmp	r2, r3
 8006568:	d108      	bne.n	800657c <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	0e1b      	lsrs	r3, r3, #24
 800656e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006576:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006578:	429a      	cmp	r2, r3
 800657a:	d001      	beq.n	8006580 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	e000      	b.n	8006582 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3730      	adds	r7, #48	; 0x30
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	58024400 	.word	0x58024400

08006590 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b086      	sub	sp, #24
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d101      	bne.n	80065a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e19c      	b.n	80068de <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80065a4:	4b8a      	ldr	r3, [pc, #552]	; (80067d0 <HAL_RCC_ClockConfig+0x240>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 030f 	and.w	r3, r3, #15
 80065ac:	683a      	ldr	r2, [r7, #0]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d910      	bls.n	80065d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065b2:	4b87      	ldr	r3, [pc, #540]	; (80067d0 <HAL_RCC_ClockConfig+0x240>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f023 020f 	bic.w	r2, r3, #15
 80065ba:	4985      	ldr	r1, [pc, #532]	; (80067d0 <HAL_RCC_ClockConfig+0x240>)
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	4313      	orrs	r3, r2
 80065c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80065c2:	4b83      	ldr	r3, [pc, #524]	; (80067d0 <HAL_RCC_ClockConfig+0x240>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 030f 	and.w	r3, r3, #15
 80065ca:	683a      	ldr	r2, [r7, #0]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d001      	beq.n	80065d4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e184      	b.n	80068de <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f003 0304 	and.w	r3, r3, #4
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d010      	beq.n	8006602 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	691a      	ldr	r2, [r3, #16]
 80065e4:	4b7b      	ldr	r3, [pc, #492]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 80065e6:	699b      	ldr	r3, [r3, #24]
 80065e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d908      	bls.n	8006602 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80065f0:	4b78      	ldr	r3, [pc, #480]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 80065f2:	699b      	ldr	r3, [r3, #24]
 80065f4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	691b      	ldr	r3, [r3, #16]
 80065fc:	4975      	ldr	r1, [pc, #468]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 80065fe:	4313      	orrs	r3, r2
 8006600:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0308 	and.w	r3, r3, #8
 800660a:	2b00      	cmp	r3, #0
 800660c:	d010      	beq.n	8006630 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	695a      	ldr	r2, [r3, #20]
 8006612:	4b70      	ldr	r3, [pc, #448]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 8006614:	69db      	ldr	r3, [r3, #28]
 8006616:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800661a:	429a      	cmp	r2, r3
 800661c:	d908      	bls.n	8006630 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800661e:	4b6d      	ldr	r3, [pc, #436]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 8006620:	69db      	ldr	r3, [r3, #28]
 8006622:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	496a      	ldr	r1, [pc, #424]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 800662c:	4313      	orrs	r3, r2
 800662e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0310 	and.w	r3, r3, #16
 8006638:	2b00      	cmp	r3, #0
 800663a:	d010      	beq.n	800665e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	699a      	ldr	r2, [r3, #24]
 8006640:	4b64      	ldr	r3, [pc, #400]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 8006642:	69db      	ldr	r3, [r3, #28]
 8006644:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006648:	429a      	cmp	r2, r3
 800664a:	d908      	bls.n	800665e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800664c:	4b61      	ldr	r3, [pc, #388]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 800664e:	69db      	ldr	r3, [r3, #28]
 8006650:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	699b      	ldr	r3, [r3, #24]
 8006658:	495e      	ldr	r1, [pc, #376]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 800665a:	4313      	orrs	r3, r2
 800665c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 0320 	and.w	r3, r3, #32
 8006666:	2b00      	cmp	r3, #0
 8006668:	d010      	beq.n	800668c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	69da      	ldr	r2, [r3, #28]
 800666e:	4b59      	ldr	r3, [pc, #356]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 8006670:	6a1b      	ldr	r3, [r3, #32]
 8006672:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006676:	429a      	cmp	r2, r3
 8006678:	d908      	bls.n	800668c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800667a:	4b56      	ldr	r3, [pc, #344]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 800667c:	6a1b      	ldr	r3, [r3, #32]
 800667e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	69db      	ldr	r3, [r3, #28]
 8006686:	4953      	ldr	r1, [pc, #332]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 8006688:	4313      	orrs	r3, r2
 800668a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0302 	and.w	r3, r3, #2
 8006694:	2b00      	cmp	r3, #0
 8006696:	d010      	beq.n	80066ba <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	68da      	ldr	r2, [r3, #12]
 800669c:	4b4d      	ldr	r3, [pc, #308]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 800669e:	699b      	ldr	r3, [r3, #24]
 80066a0:	f003 030f 	and.w	r3, r3, #15
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d908      	bls.n	80066ba <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066a8:	4b4a      	ldr	r3, [pc, #296]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	f023 020f 	bic.w	r2, r3, #15
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	4947      	ldr	r1, [pc, #284]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d055      	beq.n	8006772 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80066c6:	4b43      	ldr	r3, [pc, #268]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	4940      	ldr	r1, [pc, #256]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 80066d4:	4313      	orrs	r3, r2
 80066d6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	2b02      	cmp	r3, #2
 80066de:	d107      	bne.n	80066f0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066e0:	4b3c      	ldr	r3, [pc, #240]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d121      	bne.n	8006730 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e0f6      	b.n	80068de <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	2b03      	cmp	r3, #3
 80066f6:	d107      	bne.n	8006708 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80066f8:	4b36      	ldr	r3, [pc, #216]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006700:	2b00      	cmp	r3, #0
 8006702:	d115      	bne.n	8006730 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e0ea      	b.n	80068de <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d107      	bne.n	8006720 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006710:	4b30      	ldr	r3, [pc, #192]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006718:	2b00      	cmp	r3, #0
 800671a:	d109      	bne.n	8006730 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e0de      	b.n	80068de <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006720:	4b2c      	ldr	r3, [pc, #176]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0304 	and.w	r3, r3, #4
 8006728:	2b00      	cmp	r3, #0
 800672a:	d101      	bne.n	8006730 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e0d6      	b.n	80068de <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006730:	4b28      	ldr	r3, [pc, #160]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	f023 0207 	bic.w	r2, r3, #7
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	4925      	ldr	r1, [pc, #148]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 800673e:	4313      	orrs	r3, r2
 8006740:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006742:	f7fb ff71 	bl	8002628 <HAL_GetTick>
 8006746:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006748:	e00a      	b.n	8006760 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800674a:	f7fb ff6d 	bl	8002628 <HAL_GetTick>
 800674e:	4602      	mov	r2, r0
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	f241 3288 	movw	r2, #5000	; 0x1388
 8006758:	4293      	cmp	r3, r2
 800675a:	d901      	bls.n	8006760 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e0be      	b.n	80068de <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006760:	4b1c      	ldr	r3, [pc, #112]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 8006762:	691b      	ldr	r3, [r3, #16]
 8006764:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	00db      	lsls	r3, r3, #3
 800676e:	429a      	cmp	r2, r3
 8006770:	d1eb      	bne.n	800674a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0302 	and.w	r3, r3, #2
 800677a:	2b00      	cmp	r3, #0
 800677c:	d010      	beq.n	80067a0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	68da      	ldr	r2, [r3, #12]
 8006782:	4b14      	ldr	r3, [pc, #80]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	f003 030f 	and.w	r3, r3, #15
 800678a:	429a      	cmp	r2, r3
 800678c:	d208      	bcs.n	80067a0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800678e:	4b11      	ldr	r3, [pc, #68]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	f023 020f 	bic.w	r2, r3, #15
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	68db      	ldr	r3, [r3, #12]
 800679a:	490e      	ldr	r1, [pc, #56]	; (80067d4 <HAL_RCC_ClockConfig+0x244>)
 800679c:	4313      	orrs	r3, r2
 800679e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80067a0:	4b0b      	ldr	r3, [pc, #44]	; (80067d0 <HAL_RCC_ClockConfig+0x240>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 030f 	and.w	r3, r3, #15
 80067a8:	683a      	ldr	r2, [r7, #0]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d214      	bcs.n	80067d8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067ae:	4b08      	ldr	r3, [pc, #32]	; (80067d0 <HAL_RCC_ClockConfig+0x240>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f023 020f 	bic.w	r2, r3, #15
 80067b6:	4906      	ldr	r1, [pc, #24]	; (80067d0 <HAL_RCC_ClockConfig+0x240>)
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067be:	4b04      	ldr	r3, [pc, #16]	; (80067d0 <HAL_RCC_ClockConfig+0x240>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 030f 	and.w	r3, r3, #15
 80067c6:	683a      	ldr	r2, [r7, #0]
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d005      	beq.n	80067d8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e086      	b.n	80068de <HAL_RCC_ClockConfig+0x34e>
 80067d0:	52002000 	.word	0x52002000
 80067d4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0304 	and.w	r3, r3, #4
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d010      	beq.n	8006806 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	691a      	ldr	r2, [r3, #16]
 80067e8:	4b3f      	ldr	r3, [pc, #252]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d208      	bcs.n	8006806 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80067f4:	4b3c      	ldr	r3, [pc, #240]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 80067f6:	699b      	ldr	r3, [r3, #24]
 80067f8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	4939      	ldr	r1, [pc, #228]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 8006802:	4313      	orrs	r3, r2
 8006804:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 0308 	and.w	r3, r3, #8
 800680e:	2b00      	cmp	r3, #0
 8006810:	d010      	beq.n	8006834 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	695a      	ldr	r2, [r3, #20]
 8006816:	4b34      	ldr	r3, [pc, #208]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 8006818:	69db      	ldr	r3, [r3, #28]
 800681a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800681e:	429a      	cmp	r2, r3
 8006820:	d208      	bcs.n	8006834 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006822:	4b31      	ldr	r3, [pc, #196]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 8006824:	69db      	ldr	r3, [r3, #28]
 8006826:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	695b      	ldr	r3, [r3, #20]
 800682e:	492e      	ldr	r1, [pc, #184]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 8006830:	4313      	orrs	r3, r2
 8006832:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 0310 	and.w	r3, r3, #16
 800683c:	2b00      	cmp	r3, #0
 800683e:	d010      	beq.n	8006862 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	699a      	ldr	r2, [r3, #24]
 8006844:	4b28      	ldr	r3, [pc, #160]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 8006846:	69db      	ldr	r3, [r3, #28]
 8006848:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800684c:	429a      	cmp	r2, r3
 800684e:	d208      	bcs.n	8006862 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006850:	4b25      	ldr	r3, [pc, #148]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 8006852:	69db      	ldr	r3, [r3, #28]
 8006854:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	699b      	ldr	r3, [r3, #24]
 800685c:	4922      	ldr	r1, [pc, #136]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 800685e:	4313      	orrs	r3, r2
 8006860:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0320 	and.w	r3, r3, #32
 800686a:	2b00      	cmp	r3, #0
 800686c:	d010      	beq.n	8006890 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	69da      	ldr	r2, [r3, #28]
 8006872:	4b1d      	ldr	r3, [pc, #116]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 8006874:	6a1b      	ldr	r3, [r3, #32]
 8006876:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800687a:	429a      	cmp	r2, r3
 800687c:	d208      	bcs.n	8006890 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800687e:	4b1a      	ldr	r3, [pc, #104]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 8006880:	6a1b      	ldr	r3, [r3, #32]
 8006882:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	4917      	ldr	r1, [pc, #92]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 800688c:	4313      	orrs	r3, r2
 800688e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006890:	f000 f834 	bl	80068fc <HAL_RCC_GetSysClockFreq>
 8006894:	4602      	mov	r2, r0
 8006896:	4b14      	ldr	r3, [pc, #80]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 8006898:	699b      	ldr	r3, [r3, #24]
 800689a:	0a1b      	lsrs	r3, r3, #8
 800689c:	f003 030f 	and.w	r3, r3, #15
 80068a0:	4912      	ldr	r1, [pc, #72]	; (80068ec <HAL_RCC_ClockConfig+0x35c>)
 80068a2:	5ccb      	ldrb	r3, [r1, r3]
 80068a4:	f003 031f 	and.w	r3, r3, #31
 80068a8:	fa22 f303 	lsr.w	r3, r2, r3
 80068ac:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80068ae:	4b0e      	ldr	r3, [pc, #56]	; (80068e8 <HAL_RCC_ClockConfig+0x358>)
 80068b0:	699b      	ldr	r3, [r3, #24]
 80068b2:	f003 030f 	and.w	r3, r3, #15
 80068b6:	4a0d      	ldr	r2, [pc, #52]	; (80068ec <HAL_RCC_ClockConfig+0x35c>)
 80068b8:	5cd3      	ldrb	r3, [r2, r3]
 80068ba:	f003 031f 	and.w	r3, r3, #31
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	fa22 f303 	lsr.w	r3, r2, r3
 80068c4:	4a0a      	ldr	r2, [pc, #40]	; (80068f0 <HAL_RCC_ClockConfig+0x360>)
 80068c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80068c8:	4a0a      	ldr	r2, [pc, #40]	; (80068f4 <HAL_RCC_ClockConfig+0x364>)
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80068ce:	4b0a      	ldr	r3, [pc, #40]	; (80068f8 <HAL_RCC_ClockConfig+0x368>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4618      	mov	r0, r3
 80068d4:	f7fb fe5e 	bl	8002594 <HAL_InitTick>
 80068d8:	4603      	mov	r3, r0
 80068da:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80068dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3718      	adds	r7, #24
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	bf00      	nop
 80068e8:	58024400 	.word	0x58024400
 80068ec:	0800ac14 	.word	0x0800ac14
 80068f0:	24000004 	.word	0x24000004
 80068f4:	24000000 	.word	0x24000000
 80068f8:	24000018 	.word	0x24000018

080068fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b089      	sub	sp, #36	; 0x24
 8006900:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006902:	4bb3      	ldr	r3, [pc, #716]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006904:	691b      	ldr	r3, [r3, #16]
 8006906:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800690a:	2b18      	cmp	r3, #24
 800690c:	f200 8155 	bhi.w	8006bba <HAL_RCC_GetSysClockFreq+0x2be>
 8006910:	a201      	add	r2, pc, #4	; (adr r2, 8006918 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006916:	bf00      	nop
 8006918:	0800697d 	.word	0x0800697d
 800691c:	08006bbb 	.word	0x08006bbb
 8006920:	08006bbb 	.word	0x08006bbb
 8006924:	08006bbb 	.word	0x08006bbb
 8006928:	08006bbb 	.word	0x08006bbb
 800692c:	08006bbb 	.word	0x08006bbb
 8006930:	08006bbb 	.word	0x08006bbb
 8006934:	08006bbb 	.word	0x08006bbb
 8006938:	080069a3 	.word	0x080069a3
 800693c:	08006bbb 	.word	0x08006bbb
 8006940:	08006bbb 	.word	0x08006bbb
 8006944:	08006bbb 	.word	0x08006bbb
 8006948:	08006bbb 	.word	0x08006bbb
 800694c:	08006bbb 	.word	0x08006bbb
 8006950:	08006bbb 	.word	0x08006bbb
 8006954:	08006bbb 	.word	0x08006bbb
 8006958:	080069a9 	.word	0x080069a9
 800695c:	08006bbb 	.word	0x08006bbb
 8006960:	08006bbb 	.word	0x08006bbb
 8006964:	08006bbb 	.word	0x08006bbb
 8006968:	08006bbb 	.word	0x08006bbb
 800696c:	08006bbb 	.word	0x08006bbb
 8006970:	08006bbb 	.word	0x08006bbb
 8006974:	08006bbb 	.word	0x08006bbb
 8006978:	080069af 	.word	0x080069af
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800697c:	4b94      	ldr	r3, [pc, #592]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0320 	and.w	r3, r3, #32
 8006984:	2b00      	cmp	r3, #0
 8006986:	d009      	beq.n	800699c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006988:	4b91      	ldr	r3, [pc, #580]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	08db      	lsrs	r3, r3, #3
 800698e:	f003 0303 	and.w	r3, r3, #3
 8006992:	4a90      	ldr	r2, [pc, #576]	; (8006bd4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006994:	fa22 f303 	lsr.w	r3, r2, r3
 8006998:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800699a:	e111      	b.n	8006bc0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800699c:	4b8d      	ldr	r3, [pc, #564]	; (8006bd4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800699e:	61bb      	str	r3, [r7, #24]
    break;
 80069a0:	e10e      	b.n	8006bc0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80069a2:	4b8d      	ldr	r3, [pc, #564]	; (8006bd8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80069a4:	61bb      	str	r3, [r7, #24]
    break;
 80069a6:	e10b      	b.n	8006bc0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80069a8:	4b8c      	ldr	r3, [pc, #560]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x2e0>)
 80069aa:	61bb      	str	r3, [r7, #24]
    break;
 80069ac:	e108      	b.n	8006bc0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069ae:	4b88      	ldr	r3, [pc, #544]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069b2:	f003 0303 	and.w	r3, r3, #3
 80069b6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80069b8:	4b85      	ldr	r3, [pc, #532]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069bc:	091b      	lsrs	r3, r3, #4
 80069be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80069c2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80069c4:	4b82      	ldr	r3, [pc, #520]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c8:	f003 0301 	and.w	r3, r3, #1
 80069cc:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80069ce:	4b80      	ldr	r3, [pc, #512]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069d2:	08db      	lsrs	r3, r3, #3
 80069d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	fb02 f303 	mul.w	r3, r2, r3
 80069de:	ee07 3a90 	vmov	s15, r3
 80069e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069e6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f000 80e1 	beq.w	8006bb4 <HAL_RCC_GetSysClockFreq+0x2b8>
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	f000 8083 	beq.w	8006b00 <HAL_RCC_GetSysClockFreq+0x204>
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	f200 80a1 	bhi.w	8006b44 <HAL_RCC_GetSysClockFreq+0x248>
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d003      	beq.n	8006a10 <HAL_RCC_GetSysClockFreq+0x114>
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d056      	beq.n	8006abc <HAL_RCC_GetSysClockFreq+0x1c0>
 8006a0e:	e099      	b.n	8006b44 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a10:	4b6f      	ldr	r3, [pc, #444]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f003 0320 	and.w	r3, r3, #32
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d02d      	beq.n	8006a78 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006a1c:	4b6c      	ldr	r3, [pc, #432]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	08db      	lsrs	r3, r3, #3
 8006a22:	f003 0303 	and.w	r3, r3, #3
 8006a26:	4a6b      	ldr	r2, [pc, #428]	; (8006bd4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006a28:	fa22 f303 	lsr.w	r3, r2, r3
 8006a2c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	ee07 3a90 	vmov	s15, r3
 8006a34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	ee07 3a90 	vmov	s15, r3
 8006a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a46:	4b62      	ldr	r3, [pc, #392]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a4e:	ee07 3a90 	vmov	s15, r3
 8006a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a56:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a5a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006be0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a72:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006a76:	e087      	b.n	8006b88 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	ee07 3a90 	vmov	s15, r3
 8006a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a82:	eddf 6a58 	vldr	s13, [pc, #352]	; 8006be4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a8a:	4b51      	ldr	r3, [pc, #324]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a92:	ee07 3a90 	vmov	s15, r3
 8006a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a9e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006be0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006aba:	e065      	b.n	8006b88 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	ee07 3a90 	vmov	s15, r3
 8006ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ac6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006be8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ace:	4b40      	ldr	r3, [pc, #256]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ad6:	ee07 3a90 	vmov	s15, r3
 8006ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ade:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ae2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006be0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006aee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006afa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006afe:	e043      	b.n	8006b88 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	ee07 3a90 	vmov	s15, r3
 8006b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b0a:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006bec <HAL_RCC_GetSysClockFreq+0x2f0>
 8006b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b12:	4b2f      	ldr	r3, [pc, #188]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b1a:	ee07 3a90 	vmov	s15, r3
 8006b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b22:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b26:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006be0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b42:	e021      	b.n	8006b88 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	ee07 3a90 	vmov	s15, r3
 8006b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b4e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006be8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b56:	4b1e      	ldr	r3, [pc, #120]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b5e:	ee07 3a90 	vmov	s15, r3
 8006b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b66:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b6a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006be0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b86:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006b88:	4b11      	ldr	r3, [pc, #68]	; (8006bd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b8c:	0a5b      	lsrs	r3, r3, #9
 8006b8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b92:	3301      	adds	r3, #1
 8006b94:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	ee07 3a90 	vmov	s15, r3
 8006b9c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006ba0:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ba4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ba8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bac:	ee17 3a90 	vmov	r3, s15
 8006bb0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006bb2:	e005      	b.n	8006bc0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	61bb      	str	r3, [r7, #24]
    break;
 8006bb8:	e002      	b.n	8006bc0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8006bba:	4b07      	ldr	r3, [pc, #28]	; (8006bd8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006bbc:	61bb      	str	r3, [r7, #24]
    break;
 8006bbe:	bf00      	nop
  }

  return sysclockfreq;
 8006bc0:	69bb      	ldr	r3, [r7, #24]
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3724      	adds	r7, #36	; 0x24
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr
 8006bce:	bf00      	nop
 8006bd0:	58024400 	.word	0x58024400
 8006bd4:	03d09000 	.word	0x03d09000
 8006bd8:	003d0900 	.word	0x003d0900
 8006bdc:	007a1200 	.word	0x007a1200
 8006be0:	46000000 	.word	0x46000000
 8006be4:	4c742400 	.word	0x4c742400
 8006be8:	4a742400 	.word	0x4a742400
 8006bec:	4af42400 	.word	0x4af42400

08006bf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006bf6:	f7ff fe81 	bl	80068fc <HAL_RCC_GetSysClockFreq>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	4b10      	ldr	r3, [pc, #64]	; (8006c40 <HAL_RCC_GetHCLKFreq+0x50>)
 8006bfe:	699b      	ldr	r3, [r3, #24]
 8006c00:	0a1b      	lsrs	r3, r3, #8
 8006c02:	f003 030f 	and.w	r3, r3, #15
 8006c06:	490f      	ldr	r1, [pc, #60]	; (8006c44 <HAL_RCC_GetHCLKFreq+0x54>)
 8006c08:	5ccb      	ldrb	r3, [r1, r3]
 8006c0a:	f003 031f 	and.w	r3, r3, #31
 8006c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8006c12:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c14:	4b0a      	ldr	r3, [pc, #40]	; (8006c40 <HAL_RCC_GetHCLKFreq+0x50>)
 8006c16:	699b      	ldr	r3, [r3, #24]
 8006c18:	f003 030f 	and.w	r3, r3, #15
 8006c1c:	4a09      	ldr	r2, [pc, #36]	; (8006c44 <HAL_RCC_GetHCLKFreq+0x54>)
 8006c1e:	5cd3      	ldrb	r3, [r2, r3]
 8006c20:	f003 031f 	and.w	r3, r3, #31
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	fa22 f303 	lsr.w	r3, r2, r3
 8006c2a:	4a07      	ldr	r2, [pc, #28]	; (8006c48 <HAL_RCC_GetHCLKFreq+0x58>)
 8006c2c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006c2e:	4a07      	ldr	r2, [pc, #28]	; (8006c4c <HAL_RCC_GetHCLKFreq+0x5c>)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006c34:	4b04      	ldr	r3, [pc, #16]	; (8006c48 <HAL_RCC_GetHCLKFreq+0x58>)
 8006c36:	681b      	ldr	r3, [r3, #0]
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3708      	adds	r7, #8
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}
 8006c40:	58024400 	.word	0x58024400
 8006c44:	0800ac14 	.word	0x0800ac14
 8006c48:	24000004 	.word	0x24000004
 8006c4c:	24000000 	.word	0x24000000

08006c50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006c54:	f7ff ffcc 	bl	8006bf0 <HAL_RCC_GetHCLKFreq>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	4b06      	ldr	r3, [pc, #24]	; (8006c74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c5c:	69db      	ldr	r3, [r3, #28]
 8006c5e:	091b      	lsrs	r3, r3, #4
 8006c60:	f003 0307 	and.w	r3, r3, #7
 8006c64:	4904      	ldr	r1, [pc, #16]	; (8006c78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006c66:	5ccb      	ldrb	r3, [r1, r3]
 8006c68:	f003 031f 	and.w	r3, r3, #31
 8006c6c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	58024400 	.word	0x58024400
 8006c78:	0800ac14 	.word	0x0800ac14

08006c7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006c80:	f7ff ffb6 	bl	8006bf0 <HAL_RCC_GetHCLKFreq>
 8006c84:	4602      	mov	r2, r0
 8006c86:	4b06      	ldr	r3, [pc, #24]	; (8006ca0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c88:	69db      	ldr	r3, [r3, #28]
 8006c8a:	0a1b      	lsrs	r3, r3, #8
 8006c8c:	f003 0307 	and.w	r3, r3, #7
 8006c90:	4904      	ldr	r1, [pc, #16]	; (8006ca4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006c92:	5ccb      	ldrb	r3, [r1, r3]
 8006c94:	f003 031f 	and.w	r3, r3, #31
 8006c98:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	bd80      	pop	{r7, pc}
 8006ca0:	58024400 	.word	0x58024400
 8006ca4:	0800ac14 	.word	0x0800ac14

08006ca8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b086      	sub	sp, #24
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d03f      	beq.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cc8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006ccc:	d02a      	beq.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006cce:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006cd2:	d824      	bhi.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006cd4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006cd8:	d018      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006cda:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006cde:	d81e      	bhi.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d003      	beq.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006ce4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006ce8:	d007      	beq.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006cea:	e018      	b.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cec:	4ba3      	ldr	r3, [pc, #652]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf0:	4aa2      	ldr	r2, [pc, #648]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006cf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cf6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006cf8:	e015      	b.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	3304      	adds	r3, #4
 8006cfe:	2102      	movs	r1, #2
 8006d00:	4618      	mov	r0, r3
 8006d02:	f001 f9d5 	bl	80080b0 <RCCEx_PLL2_Config>
 8006d06:	4603      	mov	r3, r0
 8006d08:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006d0a:	e00c      	b.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	3324      	adds	r3, #36	; 0x24
 8006d10:	2102      	movs	r1, #2
 8006d12:	4618      	mov	r0, r3
 8006d14:	f001 fa7e 	bl	8008214 <RCCEx_PLL3_Config>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006d1c:	e003      	b.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	75fb      	strb	r3, [r7, #23]
      break;
 8006d22:	e000      	b.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006d24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d26:	7dfb      	ldrb	r3, [r7, #23]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d109      	bne.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006d2c:	4b93      	ldr	r3, [pc, #588]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006d2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d30:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d38:	4990      	ldr	r1, [pc, #576]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	650b      	str	r3, [r1, #80]	; 0x50
 8006d3e:	e001      	b.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d40:	7dfb      	ldrb	r3, [r7, #23]
 8006d42:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d03d      	beq.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d54:	2b04      	cmp	r3, #4
 8006d56:	d826      	bhi.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006d58:	a201      	add	r2, pc, #4	; (adr r2, 8006d60 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8006d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d5e:	bf00      	nop
 8006d60:	08006d75 	.word	0x08006d75
 8006d64:	08006d83 	.word	0x08006d83
 8006d68:	08006d95 	.word	0x08006d95
 8006d6c:	08006dad 	.word	0x08006dad
 8006d70:	08006dad 	.word	0x08006dad
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d74:	4b81      	ldr	r3, [pc, #516]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d78:	4a80      	ldr	r2, [pc, #512]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006d7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d7e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d80:	e015      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	3304      	adds	r3, #4
 8006d86:	2100      	movs	r1, #0
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f001 f991 	bl	80080b0 <RCCEx_PLL2_Config>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d92:	e00c      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	3324      	adds	r3, #36	; 0x24
 8006d98:	2100      	movs	r1, #0
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f001 fa3a 	bl	8008214 <RCCEx_PLL3_Config>
 8006da0:	4603      	mov	r3, r0
 8006da2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006da4:	e003      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	75fb      	strb	r3, [r7, #23]
      break;
 8006daa:	e000      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006dac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006dae:	7dfb      	ldrb	r3, [r7, #23]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d109      	bne.n	8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006db4:	4b71      	ldr	r3, [pc, #452]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006db6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006db8:	f023 0207 	bic.w	r2, r3, #7
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dc0:	496e      	ldr	r1, [pc, #440]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	650b      	str	r3, [r1, #80]	; 0x50
 8006dc6:	e001      	b.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dc8:	7dfb      	ldrb	r3, [r7, #23]
 8006dca:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d042      	beq.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ddc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006de0:	d02b      	beq.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0x192>
 8006de2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006de6:	d825      	bhi.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006de8:	2bc0      	cmp	r3, #192	; 0xc0
 8006dea:	d028      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006dec:	2bc0      	cmp	r3, #192	; 0xc0
 8006dee:	d821      	bhi.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006df0:	2b80      	cmp	r3, #128	; 0x80
 8006df2:	d016      	beq.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8006df4:	2b80      	cmp	r3, #128	; 0x80
 8006df6:	d81d      	bhi.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d002      	beq.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8006dfc:	2b40      	cmp	r3, #64	; 0x40
 8006dfe:	d007      	beq.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8006e00:	e018      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e02:	4b5e      	ldr	r3, [pc, #376]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e06:	4a5d      	ldr	r2, [pc, #372]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006e08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e0c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006e0e:	e017      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	3304      	adds	r3, #4
 8006e14:	2100      	movs	r1, #0
 8006e16:	4618      	mov	r0, r3
 8006e18:	f001 f94a 	bl	80080b0 <RCCEx_PLL2_Config>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006e20:	e00e      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	3324      	adds	r3, #36	; 0x24
 8006e26:	2100      	movs	r1, #0
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f001 f9f3 	bl	8008214 <RCCEx_PLL3_Config>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006e32:	e005      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	75fb      	strb	r3, [r7, #23]
      break;
 8006e38:	e002      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8006e3a:	bf00      	nop
 8006e3c:	e000      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8006e3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e40:	7dfb      	ldrb	r3, [r7, #23]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d109      	bne.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006e46:	4b4d      	ldr	r3, [pc, #308]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006e48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e4a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e52:	494a      	ldr	r1, [pc, #296]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006e54:	4313      	orrs	r3, r2
 8006e56:	650b      	str	r3, [r1, #80]	; 0x50
 8006e58:	e001      	b.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e5a:	7dfb      	ldrb	r3, [r7, #23]
 8006e5c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d049      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006e70:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006e74:	d030      	beq.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006e76:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006e7a:	d82a      	bhi.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006e7c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006e80:	d02c      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x234>
 8006e82:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006e86:	d824      	bhi.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006e88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e8c:	d018      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006e8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e92:	d81e      	bhi.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d003      	beq.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006e98:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006e9c:	d007      	beq.n	8006eae <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006e9e:	e018      	b.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ea0:	4b36      	ldr	r3, [pc, #216]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea4:	4a35      	ldr	r2, [pc, #212]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006ea6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006eaa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006eac:	e017      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	3304      	adds	r3, #4
 8006eb2:	2100      	movs	r1, #0
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f001 f8fb 	bl	80080b0 <RCCEx_PLL2_Config>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006ebe:	e00e      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	3324      	adds	r3, #36	; 0x24
 8006ec4:	2100      	movs	r1, #0
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f001 f9a4 	bl	8008214 <RCCEx_PLL3_Config>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006ed0:	e005      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	75fb      	strb	r3, [r7, #23]
      break;
 8006ed6:	e002      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006ed8:	bf00      	nop
 8006eda:	e000      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006edc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ede:	7dfb      	ldrb	r3, [r7, #23]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d10a      	bne.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006ee4:	4b25      	ldr	r3, [pc, #148]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ee8:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006ef2:	4922      	ldr	r1, [pc, #136]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	658b      	str	r3, [r1, #88]	; 0x58
 8006ef8:	e001      	b.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006efa:	7dfb      	ldrb	r3, [r7, #23]
 8006efc:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d04b      	beq.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006f10:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006f14:	d030      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8006f16:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006f1a:	d82a      	bhi.n	8006f72 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006f1c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006f20:	d02e      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8006f22:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006f26:	d824      	bhi.n	8006f72 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006f28:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006f2c:	d018      	beq.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8006f2e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006f32:	d81e      	bhi.n	8006f72 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d003      	beq.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006f38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006f3c:	d007      	beq.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006f3e:	e018      	b.n	8006f72 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f40:	4b0e      	ldr	r3, [pc, #56]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f44:	4a0d      	ldr	r2, [pc, #52]	; (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006f46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f4a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006f4c:	e019      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	3304      	adds	r3, #4
 8006f52:	2100      	movs	r1, #0
 8006f54:	4618      	mov	r0, r3
 8006f56:	f001 f8ab 	bl	80080b0 <RCCEx_PLL2_Config>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006f5e:	e010      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	3324      	adds	r3, #36	; 0x24
 8006f64:	2100      	movs	r1, #0
 8006f66:	4618      	mov	r0, r3
 8006f68:	f001 f954 	bl	8008214 <RCCEx_PLL3_Config>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006f70:	e007      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	75fb      	strb	r3, [r7, #23]
      break;
 8006f76:	e004      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8006f78:	bf00      	nop
 8006f7a:	e002      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006f7c:	58024400 	.word	0x58024400
      break;
 8006f80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f82:	7dfb      	ldrb	r3, [r7, #23]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d10a      	bne.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006f88:	4b99      	ldr	r3, [pc, #612]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f8c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006f96:	4996      	ldr	r1, [pc, #600]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	658b      	str	r3, [r1, #88]	; 0x58
 8006f9c:	e001      	b.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f9e:	7dfb      	ldrb	r3, [r7, #23]
 8006fa0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d032      	beq.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fb2:	2b30      	cmp	r3, #48	; 0x30
 8006fb4:	d01c      	beq.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8006fb6:	2b30      	cmp	r3, #48	; 0x30
 8006fb8:	d817      	bhi.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x342>
 8006fba:	2b20      	cmp	r3, #32
 8006fbc:	d00c      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8006fbe:	2b20      	cmp	r3, #32
 8006fc0:	d813      	bhi.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x342>
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d016      	beq.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8006fc6:	2b10      	cmp	r3, #16
 8006fc8:	d10f      	bne.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fca:	4b89      	ldr	r3, [pc, #548]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fce:	4a88      	ldr	r2, [pc, #544]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006fd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006fd4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006fd6:	e00e      	b.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	3304      	adds	r3, #4
 8006fdc:	2102      	movs	r1, #2
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f001 f866 	bl	80080b0 <RCCEx_PLL2_Config>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006fe8:	e005      	b.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	75fb      	strb	r3, [r7, #23]
      break;
 8006fee:	e002      	b.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8006ff0:	bf00      	nop
 8006ff2:	e000      	b.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8006ff4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ff6:	7dfb      	ldrb	r3, [r7, #23]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d109      	bne.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006ffc:	4b7c      	ldr	r3, [pc, #496]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007000:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007008:	4979      	ldr	r1, [pc, #484]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800700a:	4313      	orrs	r3, r2
 800700c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800700e:	e001      	b.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007010:	7dfb      	ldrb	r3, [r7, #23]
 8007012:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800701c:	2b00      	cmp	r3, #0
 800701e:	d047      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007024:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007028:	d030      	beq.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800702a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800702e:	d82a      	bhi.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8007030:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007034:	d02c      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8007036:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800703a:	d824      	bhi.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800703c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007040:	d018      	beq.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8007042:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007046:	d81e      	bhi.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8007048:	2b00      	cmp	r3, #0
 800704a:	d003      	beq.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800704c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007050:	d007      	beq.n	8007062 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8007052:	e018      	b.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007054:	4b66      	ldr	r3, [pc, #408]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007058:	4a65      	ldr	r2, [pc, #404]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800705a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800705e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007060:	e017      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	3304      	adds	r3, #4
 8007066:	2100      	movs	r1, #0
 8007068:	4618      	mov	r0, r3
 800706a:	f001 f821 	bl	80080b0 <RCCEx_PLL2_Config>
 800706e:	4603      	mov	r3, r0
 8007070:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007072:	e00e      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	3324      	adds	r3, #36	; 0x24
 8007078:	2100      	movs	r1, #0
 800707a:	4618      	mov	r0, r3
 800707c:	f001 f8ca 	bl	8008214 <RCCEx_PLL3_Config>
 8007080:	4603      	mov	r3, r0
 8007082:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007084:	e005      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	75fb      	strb	r3, [r7, #23]
      break;
 800708a:	e002      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800708c:	bf00      	nop
 800708e:	e000      	b.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8007090:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007092:	7dfb      	ldrb	r3, [r7, #23]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d109      	bne.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007098:	4b55      	ldr	r3, [pc, #340]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800709a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800709c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070a4:	4952      	ldr	r1, [pc, #328]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	650b      	str	r3, [r1, #80]	; 0x50
 80070aa:	e001      	b.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070ac:	7dfb      	ldrb	r3, [r7, #23]
 80070ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d049      	beq.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80070c4:	d02e      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80070c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80070ca:	d828      	bhi.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80070cc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80070d0:	d02a      	beq.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x480>
 80070d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80070d6:	d822      	bhi.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80070d8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80070dc:	d026      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x484>
 80070de:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80070e2:	d81c      	bhi.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80070e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80070e8:	d010      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x464>
 80070ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80070ee:	d816      	bhi.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x476>
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d01d      	beq.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0x488>
 80070f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070f8:	d111      	bne.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	3304      	adds	r3, #4
 80070fe:	2101      	movs	r1, #1
 8007100:	4618      	mov	r0, r3
 8007102:	f000 ffd5 	bl	80080b0 <RCCEx_PLL2_Config>
 8007106:	4603      	mov	r3, r0
 8007108:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800710a:	e012      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	3324      	adds	r3, #36	; 0x24
 8007110:	2101      	movs	r1, #1
 8007112:	4618      	mov	r0, r3
 8007114:	f001 f87e 	bl	8008214 <RCCEx_PLL3_Config>
 8007118:	4603      	mov	r3, r0
 800711a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800711c:	e009      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	75fb      	strb	r3, [r7, #23]
      break;
 8007122:	e006      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007124:	bf00      	nop
 8007126:	e004      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007128:	bf00      	nop
 800712a:	e002      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800712c:	bf00      	nop
 800712e:	e000      	b.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8007130:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007132:	7dfb      	ldrb	r3, [r7, #23]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d109      	bne.n	800714c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007138:	4b2d      	ldr	r3, [pc, #180]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800713a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800713c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007144:	492a      	ldr	r1, [pc, #168]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007146:	4313      	orrs	r3, r2
 8007148:	650b      	str	r3, [r1, #80]	; 0x50
 800714a:	e001      	b.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800714c:	7dfb      	ldrb	r3, [r7, #23]
 800714e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007158:	2b00      	cmp	r3, #0
 800715a:	d04d      	beq.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007162:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007166:	d02e      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8007168:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800716c:	d828      	bhi.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800716e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007172:	d02a      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x522>
 8007174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007178:	d822      	bhi.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800717a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800717e:	d026      	beq.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x526>
 8007180:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007184:	d81c      	bhi.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8007186:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800718a:	d010      	beq.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x506>
 800718c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007190:	d816      	bhi.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8007192:	2b00      	cmp	r3, #0
 8007194:	d01d      	beq.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8007196:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800719a:	d111      	bne.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	3304      	adds	r3, #4
 80071a0:	2101      	movs	r1, #1
 80071a2:	4618      	mov	r0, r3
 80071a4:	f000 ff84 	bl	80080b0 <RCCEx_PLL2_Config>
 80071a8:	4603      	mov	r3, r0
 80071aa:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80071ac:	e012      	b.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	3324      	adds	r3, #36	; 0x24
 80071b2:	2101      	movs	r1, #1
 80071b4:	4618      	mov	r0, r3
 80071b6:	f001 f82d 	bl	8008214 <RCCEx_PLL3_Config>
 80071ba:	4603      	mov	r3, r0
 80071bc:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80071be:	e009      	b.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	75fb      	strb	r3, [r7, #23]
      break;
 80071c4:	e006      	b.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80071c6:	bf00      	nop
 80071c8:	e004      	b.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80071ca:	bf00      	nop
 80071cc:	e002      	b.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80071ce:	bf00      	nop
 80071d0:	e000      	b.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80071d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071d4:	7dfb      	ldrb	r3, [r7, #23]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d10c      	bne.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80071da:	4b05      	ldr	r3, [pc, #20]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80071dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071de:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80071e8:	4901      	ldr	r1, [pc, #4]	; (80071f0 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80071ea:	4313      	orrs	r3, r2
 80071ec:	658b      	str	r3, [r1, #88]	; 0x58
 80071ee:	e003      	b.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80071f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071f4:	7dfb      	ldrb	r3, [r7, #23]
 80071f6:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d02f      	beq.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007208:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800720c:	d00e      	beq.n	800722c <HAL_RCCEx_PeriphCLKConfig+0x584>
 800720e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007212:	d814      	bhi.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x596>
 8007214:	2b00      	cmp	r3, #0
 8007216:	d015      	beq.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8007218:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800721c:	d10f      	bne.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800721e:	4baf      	ldr	r3, [pc, #700]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007222:	4aae      	ldr	r2, [pc, #696]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007224:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007228:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800722a:	e00c      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	3304      	adds	r3, #4
 8007230:	2101      	movs	r1, #1
 8007232:	4618      	mov	r0, r3
 8007234:	f000 ff3c 	bl	80080b0 <RCCEx_PLL2_Config>
 8007238:	4603      	mov	r3, r0
 800723a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800723c:	e003      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800723e:	2301      	movs	r3, #1
 8007240:	75fb      	strb	r3, [r7, #23]
      break;
 8007242:	e000      	b.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8007244:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007246:	7dfb      	ldrb	r3, [r7, #23]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d109      	bne.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800724c:	4ba3      	ldr	r3, [pc, #652]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800724e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007250:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007258:	49a0      	ldr	r1, [pc, #640]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800725a:	4313      	orrs	r3, r2
 800725c:	650b      	str	r3, [r1, #80]	; 0x50
 800725e:	e001      	b.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007260:	7dfb      	ldrb	r3, [r7, #23]
 8007262:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800726c:	2b00      	cmp	r3, #0
 800726e:	d032      	beq.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007274:	2b03      	cmp	r3, #3
 8007276:	d81b      	bhi.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007278:	a201      	add	r2, pc, #4	; (adr r2, 8007280 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800727a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800727e:	bf00      	nop
 8007280:	080072b7 	.word	0x080072b7
 8007284:	08007291 	.word	0x08007291
 8007288:	0800729f 	.word	0x0800729f
 800728c:	080072b7 	.word	0x080072b7
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007290:	4b92      	ldr	r3, [pc, #584]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007294:	4a91      	ldr	r2, [pc, #580]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007296:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800729a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800729c:	e00c      	b.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	3304      	adds	r3, #4
 80072a2:	2102      	movs	r1, #2
 80072a4:	4618      	mov	r0, r3
 80072a6:	f000 ff03 	bl	80080b0 <RCCEx_PLL2_Config>
 80072aa:	4603      	mov	r3, r0
 80072ac:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80072ae:	e003      	b.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	75fb      	strb	r3, [r7, #23]
      break;
 80072b4:	e000      	b.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 80072b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80072b8:	7dfb      	ldrb	r3, [r7, #23]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d109      	bne.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80072be:	4b87      	ldr	r3, [pc, #540]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80072c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072c2:	f023 0203 	bic.w	r2, r3, #3
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072ca:	4984      	ldr	r1, [pc, #528]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80072cc:	4313      	orrs	r3, r2
 80072ce:	64cb      	str	r3, [r1, #76]	; 0x4c
 80072d0:	e001      	b.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072d2:	7dfb      	ldrb	r3, [r7, #23]
 80072d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	f000 8086 	beq.w	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072e4:	4b7e      	ldr	r3, [pc, #504]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a7d      	ldr	r2, [pc, #500]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80072ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072f0:	f7fb f99a 	bl	8002628 <HAL_GetTick>
 80072f4:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072f6:	e009      	b.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072f8:	f7fb f996 	bl	8002628 <HAL_GetTick>
 80072fc:	4602      	mov	r2, r0
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	1ad3      	subs	r3, r2, r3
 8007302:	2b64      	cmp	r3, #100	; 0x64
 8007304:	d902      	bls.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8007306:	2303      	movs	r3, #3
 8007308:	75fb      	strb	r3, [r7, #23]
        break;
 800730a:	e005      	b.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800730c:	4b74      	ldr	r3, [pc, #464]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007314:	2b00      	cmp	r3, #0
 8007316:	d0ef      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8007318:	7dfb      	ldrb	r3, [r7, #23]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d166      	bne.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800731e:	4b6f      	ldr	r3, [pc, #444]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007320:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007328:	4053      	eors	r3, r2
 800732a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800732e:	2b00      	cmp	r3, #0
 8007330:	d013      	beq.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007332:	4b6a      	ldr	r3, [pc, #424]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007336:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800733a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800733c:	4b67      	ldr	r3, [pc, #412]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800733e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007340:	4a66      	ldr	r2, [pc, #408]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007342:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007346:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007348:	4b64      	ldr	r3, [pc, #400]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800734a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800734c:	4a63      	ldr	r2, [pc, #396]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800734e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007352:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007354:	4a61      	ldr	r2, [pc, #388]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007360:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007364:	d115      	bne.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007366:	f7fb f95f 	bl	8002628 <HAL_GetTick>
 800736a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800736c:	e00b      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800736e:	f7fb f95b 	bl	8002628 <HAL_GetTick>
 8007372:	4602      	mov	r2, r0
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	1ad3      	subs	r3, r2, r3
 8007378:	f241 3288 	movw	r2, #5000	; 0x1388
 800737c:	4293      	cmp	r3, r2
 800737e:	d902      	bls.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8007380:	2303      	movs	r3, #3
 8007382:	75fb      	strb	r3, [r7, #23]
            break;
 8007384:	e005      	b.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007386:	4b55      	ldr	r3, [pc, #340]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800738a:	f003 0302 	and.w	r3, r3, #2
 800738e:	2b00      	cmp	r3, #0
 8007390:	d0ed      	beq.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8007392:	7dfb      	ldrb	r3, [r7, #23]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d126      	bne.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800739e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80073a6:	d10d      	bne.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 80073a8:	4b4c      	ldr	r3, [pc, #304]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80073b6:	0919      	lsrs	r1, r3, #4
 80073b8:	4b4a      	ldr	r3, [pc, #296]	; (80074e4 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 80073ba:	400b      	ands	r3, r1
 80073bc:	4947      	ldr	r1, [pc, #284]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80073be:	4313      	orrs	r3, r2
 80073c0:	610b      	str	r3, [r1, #16]
 80073c2:	e005      	b.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x728>
 80073c4:	4b45      	ldr	r3, [pc, #276]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80073c6:	691b      	ldr	r3, [r3, #16]
 80073c8:	4a44      	ldr	r2, [pc, #272]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80073ca:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80073ce:	6113      	str	r3, [r2, #16]
 80073d0:	4b42      	ldr	r3, [pc, #264]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80073d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80073da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073de:	493f      	ldr	r1, [pc, #252]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80073e0:	4313      	orrs	r3, r2
 80073e2:	670b      	str	r3, [r1, #112]	; 0x70
 80073e4:	e004      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80073e6:	7dfb      	ldrb	r3, [r7, #23]
 80073e8:	75bb      	strb	r3, [r7, #22]
 80073ea:	e001      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073ec:	7dfb      	ldrb	r3, [r7, #23]
 80073ee:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f003 0301 	and.w	r3, r3, #1
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	f000 8085 	beq.w	8007508 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007402:	2b28      	cmp	r3, #40	; 0x28
 8007404:	d866      	bhi.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8007406:	a201      	add	r2, pc, #4	; (adr r2, 800740c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8007408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800740c:	080074e9 	.word	0x080074e9
 8007410:	080074d5 	.word	0x080074d5
 8007414:	080074d5 	.word	0x080074d5
 8007418:	080074d5 	.word	0x080074d5
 800741c:	080074d5 	.word	0x080074d5
 8007420:	080074d5 	.word	0x080074d5
 8007424:	080074d5 	.word	0x080074d5
 8007428:	080074d5 	.word	0x080074d5
 800742c:	080074b1 	.word	0x080074b1
 8007430:	080074d5 	.word	0x080074d5
 8007434:	080074d5 	.word	0x080074d5
 8007438:	080074d5 	.word	0x080074d5
 800743c:	080074d5 	.word	0x080074d5
 8007440:	080074d5 	.word	0x080074d5
 8007444:	080074d5 	.word	0x080074d5
 8007448:	080074d5 	.word	0x080074d5
 800744c:	080074c3 	.word	0x080074c3
 8007450:	080074d5 	.word	0x080074d5
 8007454:	080074d5 	.word	0x080074d5
 8007458:	080074d5 	.word	0x080074d5
 800745c:	080074d5 	.word	0x080074d5
 8007460:	080074d5 	.word	0x080074d5
 8007464:	080074d5 	.word	0x080074d5
 8007468:	080074d5 	.word	0x080074d5
 800746c:	080074e9 	.word	0x080074e9
 8007470:	080074d5 	.word	0x080074d5
 8007474:	080074d5 	.word	0x080074d5
 8007478:	080074d5 	.word	0x080074d5
 800747c:	080074d5 	.word	0x080074d5
 8007480:	080074d5 	.word	0x080074d5
 8007484:	080074d5 	.word	0x080074d5
 8007488:	080074d5 	.word	0x080074d5
 800748c:	080074e9 	.word	0x080074e9
 8007490:	080074d5 	.word	0x080074d5
 8007494:	080074d5 	.word	0x080074d5
 8007498:	080074d5 	.word	0x080074d5
 800749c:	080074d5 	.word	0x080074d5
 80074a0:	080074d5 	.word	0x080074d5
 80074a4:	080074d5 	.word	0x080074d5
 80074a8:	080074d5 	.word	0x080074d5
 80074ac:	080074e9 	.word	0x080074e9
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	3304      	adds	r3, #4
 80074b4:	2101      	movs	r1, #1
 80074b6:	4618      	mov	r0, r3
 80074b8:	f000 fdfa 	bl	80080b0 <RCCEx_PLL2_Config>
 80074bc:	4603      	mov	r3, r0
 80074be:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80074c0:	e013      	b.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	3324      	adds	r3, #36	; 0x24
 80074c6:	2101      	movs	r1, #1
 80074c8:	4618      	mov	r0, r3
 80074ca:	f000 fea3 	bl	8008214 <RCCEx_PLL3_Config>
 80074ce:	4603      	mov	r3, r0
 80074d0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80074d2:	e00a      	b.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	75fb      	strb	r3, [r7, #23]
      break;
 80074d8:	e007      	b.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x842>
 80074da:	bf00      	nop
 80074dc:	58024400 	.word	0x58024400
 80074e0:	58024800 	.word	0x58024800
 80074e4:	00ffffcf 	.word	0x00ffffcf
      break;
 80074e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80074ea:	7dfb      	ldrb	r3, [r7, #23]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d109      	bne.n	8007504 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80074f0:	4b96      	ldr	r3, [pc, #600]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80074f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074f4:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074fc:	4993      	ldr	r1, [pc, #588]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80074fe:	4313      	orrs	r3, r2
 8007500:	654b      	str	r3, [r1, #84]	; 0x54
 8007502:	e001      	b.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007504:	7dfb      	ldrb	r3, [r7, #23]
 8007506:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 0302 	and.w	r3, r3, #2
 8007510:	2b00      	cmp	r3, #0
 8007512:	d038      	beq.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007518:	2b05      	cmp	r3, #5
 800751a:	d821      	bhi.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800751c:	a201      	add	r2, pc, #4	; (adr r2, 8007524 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 800751e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007522:	bf00      	nop
 8007524:	08007567 	.word	0x08007567
 8007528:	0800753d 	.word	0x0800753d
 800752c:	0800754f 	.word	0x0800754f
 8007530:	08007567 	.word	0x08007567
 8007534:	08007567 	.word	0x08007567
 8007538:	08007567 	.word	0x08007567
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	3304      	adds	r3, #4
 8007540:	2101      	movs	r1, #1
 8007542:	4618      	mov	r0, r3
 8007544:	f000 fdb4 	bl	80080b0 <RCCEx_PLL2_Config>
 8007548:	4603      	mov	r3, r0
 800754a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800754c:	e00c      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	3324      	adds	r3, #36	; 0x24
 8007552:	2101      	movs	r1, #1
 8007554:	4618      	mov	r0, r3
 8007556:	f000 fe5d 	bl	8008214 <RCCEx_PLL3_Config>
 800755a:	4603      	mov	r3, r0
 800755c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800755e:	e003      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	75fb      	strb	r3, [r7, #23]
      break;
 8007564:	e000      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8007566:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007568:	7dfb      	ldrb	r3, [r7, #23]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d109      	bne.n	8007582 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800756e:	4b77      	ldr	r3, [pc, #476]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007572:	f023 0207 	bic.w	r2, r3, #7
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800757a:	4974      	ldr	r1, [pc, #464]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800757c:	4313      	orrs	r3, r2
 800757e:	654b      	str	r3, [r1, #84]	; 0x54
 8007580:	e001      	b.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007582:	7dfb      	ldrb	r3, [r7, #23]
 8007584:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f003 0304 	and.w	r3, r3, #4
 800758e:	2b00      	cmp	r3, #0
 8007590:	d03a      	beq.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007598:	2b05      	cmp	r3, #5
 800759a:	d821      	bhi.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x938>
 800759c:	a201      	add	r2, pc, #4	; (adr r2, 80075a4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 800759e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a2:	bf00      	nop
 80075a4:	080075e7 	.word	0x080075e7
 80075a8:	080075bd 	.word	0x080075bd
 80075ac:	080075cf 	.word	0x080075cf
 80075b0:	080075e7 	.word	0x080075e7
 80075b4:	080075e7 	.word	0x080075e7
 80075b8:	080075e7 	.word	0x080075e7
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	3304      	adds	r3, #4
 80075c0:	2101      	movs	r1, #1
 80075c2:	4618      	mov	r0, r3
 80075c4:	f000 fd74 	bl	80080b0 <RCCEx_PLL2_Config>
 80075c8:	4603      	mov	r3, r0
 80075ca:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80075cc:	e00c      	b.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	3324      	adds	r3, #36	; 0x24
 80075d2:	2101      	movs	r1, #1
 80075d4:	4618      	mov	r0, r3
 80075d6:	f000 fe1d 	bl	8008214 <RCCEx_PLL3_Config>
 80075da:	4603      	mov	r3, r0
 80075dc:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80075de:	e003      	b.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80075e0:	2301      	movs	r3, #1
 80075e2:	75fb      	strb	r3, [r7, #23]
      break;
 80075e4:	e000      	b.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 80075e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80075e8:	7dfb      	ldrb	r3, [r7, #23]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d10a      	bne.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80075ee:	4b57      	ldr	r3, [pc, #348]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80075f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075f2:	f023 0207 	bic.w	r2, r3, #7
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075fc:	4953      	ldr	r1, [pc, #332]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80075fe:	4313      	orrs	r3, r2
 8007600:	658b      	str	r3, [r1, #88]	; 0x58
 8007602:	e001      	b.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007604:	7dfb      	ldrb	r3, [r7, #23]
 8007606:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f003 0320 	and.w	r3, r3, #32
 8007610:	2b00      	cmp	r3, #0
 8007612:	d04b      	beq.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800761a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800761e:	d02e      	beq.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8007620:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007624:	d828      	bhi.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007626:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800762a:	d02a      	beq.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800762c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007630:	d822      	bhi.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8007632:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007636:	d026      	beq.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8007638:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800763c:	d81c      	bhi.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800763e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007642:	d010      	beq.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8007644:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007648:	d816      	bhi.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800764a:	2b00      	cmp	r3, #0
 800764c:	d01d      	beq.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 800764e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007652:	d111      	bne.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	3304      	adds	r3, #4
 8007658:	2100      	movs	r1, #0
 800765a:	4618      	mov	r0, r3
 800765c:	f000 fd28 	bl	80080b0 <RCCEx_PLL2_Config>
 8007660:	4603      	mov	r3, r0
 8007662:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007664:	e012      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	3324      	adds	r3, #36	; 0x24
 800766a:	2102      	movs	r1, #2
 800766c:	4618      	mov	r0, r3
 800766e:	f000 fdd1 	bl	8008214 <RCCEx_PLL3_Config>
 8007672:	4603      	mov	r3, r0
 8007674:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007676:	e009      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	75fb      	strb	r3, [r7, #23]
      break;
 800767c:	e006      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800767e:	bf00      	nop
 8007680:	e004      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007682:	bf00      	nop
 8007684:	e002      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007686:	bf00      	nop
 8007688:	e000      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800768a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800768c:	7dfb      	ldrb	r3, [r7, #23]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d10a      	bne.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007692:	4b2e      	ldr	r3, [pc, #184]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007696:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076a0:	492a      	ldr	r1, [pc, #168]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80076a2:	4313      	orrs	r3, r2
 80076a4:	654b      	str	r3, [r1, #84]	; 0x54
 80076a6:	e001      	b.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076a8:	7dfb      	ldrb	r3, [r7, #23]
 80076aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d04d      	beq.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80076be:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80076c2:	d02e      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80076c4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80076c8:	d828      	bhi.n	800771c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80076ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076ce:	d02a      	beq.n	8007726 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80076d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076d4:	d822      	bhi.n	800771c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80076d6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80076da:	d026      	beq.n	800772a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80076dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80076e0:	d81c      	bhi.n	800771c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80076e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076e6:	d010      	beq.n	800770a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 80076e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076ec:	d816      	bhi.n	800771c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d01d      	beq.n	800772e <HAL_RCCEx_PeriphCLKConfig+0xa86>
 80076f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076f6:	d111      	bne.n	800771c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	3304      	adds	r3, #4
 80076fc:	2100      	movs	r1, #0
 80076fe:	4618      	mov	r0, r3
 8007700:	f000 fcd6 	bl	80080b0 <RCCEx_PLL2_Config>
 8007704:	4603      	mov	r3, r0
 8007706:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007708:	e012      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	3324      	adds	r3, #36	; 0x24
 800770e:	2102      	movs	r1, #2
 8007710:	4618      	mov	r0, r3
 8007712:	f000 fd7f 	bl	8008214 <RCCEx_PLL3_Config>
 8007716:	4603      	mov	r3, r0
 8007718:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800771a:	e009      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	75fb      	strb	r3, [r7, #23]
      break;
 8007720:	e006      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8007722:	bf00      	nop
 8007724:	e004      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8007726:	bf00      	nop
 8007728:	e002      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800772a:	bf00      	nop
 800772c:	e000      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800772e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007730:	7dfb      	ldrb	r3, [r7, #23]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d10c      	bne.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007736:	4b05      	ldr	r3, [pc, #20]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800773a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007744:	4901      	ldr	r1, [pc, #4]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007746:	4313      	orrs	r3, r2
 8007748:	658b      	str	r3, [r1, #88]	; 0x58
 800774a:	e003      	b.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 800774c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007750:	7dfb      	ldrb	r3, [r7, #23]
 8007752:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800775c:	2b00      	cmp	r3, #0
 800775e:	d04b      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007766:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800776a:	d02e      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800776c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007770:	d828      	bhi.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007772:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007776:	d02a      	beq.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8007778:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800777c:	d822      	bhi.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800777e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007782:	d026      	beq.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8007784:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007788:	d81c      	bhi.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800778a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800778e:	d010      	beq.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8007790:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007794:	d816      	bhi.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007796:	2b00      	cmp	r3, #0
 8007798:	d01d      	beq.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800779a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800779e:	d111      	bne.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	3304      	adds	r3, #4
 80077a4:	2100      	movs	r1, #0
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 fc82 	bl	80080b0 <RCCEx_PLL2_Config>
 80077ac:	4603      	mov	r3, r0
 80077ae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80077b0:	e012      	b.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	3324      	adds	r3, #36	; 0x24
 80077b6:	2102      	movs	r1, #2
 80077b8:	4618      	mov	r0, r3
 80077ba:	f000 fd2b 	bl	8008214 <RCCEx_PLL3_Config>
 80077be:	4603      	mov	r3, r0
 80077c0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80077c2:	e009      	b.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	75fb      	strb	r3, [r7, #23]
      break;
 80077c8:	e006      	b.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80077ca:	bf00      	nop
 80077cc:	e004      	b.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80077ce:	bf00      	nop
 80077d0:	e002      	b.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80077d2:	bf00      	nop
 80077d4:	e000      	b.n	80077d8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80077d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077d8:	7dfb      	ldrb	r3, [r7, #23]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10a      	bne.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80077de:	4b9d      	ldr	r3, [pc, #628]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80077e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80077ec:	4999      	ldr	r1, [pc, #612]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80077ee:	4313      	orrs	r3, r2
 80077f0:	658b      	str	r3, [r1, #88]	; 0x58
 80077f2:	e001      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077f4:	7dfb      	ldrb	r3, [r7, #23]
 80077f6:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 0308 	and.w	r3, r3, #8
 8007800:	2b00      	cmp	r3, #0
 8007802:	d01a      	beq.n	800783a <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800780a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800780e:	d10a      	bne.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	3324      	adds	r3, #36	; 0x24
 8007814:	2102      	movs	r1, #2
 8007816:	4618      	mov	r0, r3
 8007818:	f000 fcfc 	bl	8008214 <RCCEx_PLL3_Config>
 800781c:	4603      	mov	r3, r0
 800781e:	2b00      	cmp	r3, #0
 8007820:	d001      	beq.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007826:	4b8b      	ldr	r3, [pc, #556]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800782a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007834:	4987      	ldr	r1, [pc, #540]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007836:	4313      	orrs	r3, r2
 8007838:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f003 0310 	and.w	r3, r3, #16
 8007842:	2b00      	cmp	r3, #0
 8007844:	d01a      	beq.n	800787c <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800784c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007850:	d10a      	bne.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	3324      	adds	r3, #36	; 0x24
 8007856:	2102      	movs	r1, #2
 8007858:	4618      	mov	r0, r3
 800785a:	f000 fcdb 	bl	8008214 <RCCEx_PLL3_Config>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	d001      	beq.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007868:	4b7a      	ldr	r3, [pc, #488]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800786a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800786c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007876:	4977      	ldr	r1, [pc, #476]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007878:	4313      	orrs	r3, r2
 800787a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007884:	2b00      	cmp	r3, #0
 8007886:	d034      	beq.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800788e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007892:	d01d      	beq.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8007894:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007898:	d817      	bhi.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800789a:	2b00      	cmp	r3, #0
 800789c:	d003      	beq.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800789e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078a2:	d009      	beq.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 80078a4:	e011      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	3304      	adds	r3, #4
 80078aa:	2100      	movs	r1, #0
 80078ac:	4618      	mov	r0, r3
 80078ae:	f000 fbff 	bl	80080b0 <RCCEx_PLL2_Config>
 80078b2:	4603      	mov	r3, r0
 80078b4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80078b6:	e00c      	b.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	3324      	adds	r3, #36	; 0x24
 80078bc:	2102      	movs	r1, #2
 80078be:	4618      	mov	r0, r3
 80078c0:	f000 fca8 	bl	8008214 <RCCEx_PLL3_Config>
 80078c4:	4603      	mov	r3, r0
 80078c6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80078c8:	e003      	b.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	75fb      	strb	r3, [r7, #23]
      break;
 80078ce:	e000      	b.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80078d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80078d2:	7dfb      	ldrb	r3, [r7, #23]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d10a      	bne.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80078d8:	4b5e      	ldr	r3, [pc, #376]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80078da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80078e6:	495b      	ldr	r1, [pc, #364]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80078e8:	4313      	orrs	r3, r2
 80078ea:	658b      	str	r3, [r1, #88]	; 0x58
 80078ec:	e001      	b.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078ee:	7dfb      	ldrb	r3, [r7, #23]
 80078f0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d033      	beq.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007904:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007908:	d01c      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800790a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800790e:	d816      	bhi.n	800793e <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8007910:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007914:	d003      	beq.n	800791e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8007916:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800791a:	d007      	beq.n	800792c <HAL_RCCEx_PeriphCLKConfig+0xc84>
 800791c:	e00f      	b.n	800793e <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800791e:	4b4d      	ldr	r3, [pc, #308]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007922:	4a4c      	ldr	r2, [pc, #304]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007928:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800792a:	e00c      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	3324      	adds	r3, #36	; 0x24
 8007930:	2101      	movs	r1, #1
 8007932:	4618      	mov	r0, r3
 8007934:	f000 fc6e 	bl	8008214 <RCCEx_PLL3_Config>
 8007938:	4603      	mov	r3, r0
 800793a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800793c:	e003      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	75fb      	strb	r3, [r7, #23]
      break;
 8007942:	e000      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8007944:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007946:	7dfb      	ldrb	r3, [r7, #23]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d10a      	bne.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800794c:	4b41      	ldr	r3, [pc, #260]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800794e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007950:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800795a:	493e      	ldr	r1, [pc, #248]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800795c:	4313      	orrs	r3, r2
 800795e:	654b      	str	r3, [r1, #84]	; 0x54
 8007960:	e001      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007962:	7dfb      	ldrb	r3, [r7, #23]
 8007964:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800796e:	2b00      	cmp	r3, #0
 8007970:	d029      	beq.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007976:	2b00      	cmp	r3, #0
 8007978:	d003      	beq.n	8007982 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800797a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800797e:	d007      	beq.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8007980:	e00f      	b.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007982:	4b34      	ldr	r3, [pc, #208]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007986:	4a33      	ldr	r2, [pc, #204]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007988:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800798c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800798e:	e00b      	b.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	3304      	adds	r3, #4
 8007994:	2102      	movs	r1, #2
 8007996:	4618      	mov	r0, r3
 8007998:	f000 fb8a 	bl	80080b0 <RCCEx_PLL2_Config>
 800799c:	4603      	mov	r3, r0
 800799e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80079a0:	e002      	b.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	75fb      	strb	r3, [r7, #23]
      break;
 80079a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079a8:	7dfb      	ldrb	r3, [r7, #23]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d109      	bne.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80079ae:	4b29      	ldr	r3, [pc, #164]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80079b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079b2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079ba:	4926      	ldr	r1, [pc, #152]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	64cb      	str	r3, [r1, #76]	; 0x4c
 80079c0:	e001      	b.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079c2:	7dfb      	ldrb	r3, [r7, #23]
 80079c4:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d00a      	beq.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	3324      	adds	r3, #36	; 0x24
 80079d6:	2102      	movs	r1, #2
 80079d8:	4618      	mov	r0, r3
 80079da:	f000 fc1b 	bl	8008214 <RCCEx_PLL3_Config>
 80079de:	4603      	mov	r3, r0
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d001      	beq.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d033      	beq.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80079f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80079fc:	d017      	beq.n	8007a2e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80079fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a02:	d811      	bhi.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8007a04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a08:	d013      	beq.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8007a0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a0e:	d80b      	bhi.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d010      	beq.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8007a14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a18:	d106      	bne.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a1a:	4b0e      	ldr	r3, [pc, #56]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a1e:	4a0d      	ldr	r2, [pc, #52]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a24:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8007a26:	e007      	b.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	75fb      	strb	r3, [r7, #23]
      break;
 8007a2c:	e004      	b.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8007a2e:	bf00      	nop
 8007a30:	e002      	b.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8007a32:	bf00      	nop
 8007a34:	e000      	b.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8007a36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007a38:	7dfb      	ldrb	r3, [r7, #23]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d10c      	bne.n	8007a58 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007a3e:	4b05      	ldr	r3, [pc, #20]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a42:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a4a:	4902      	ldr	r1, [pc, #8]	; (8007a54 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	654b      	str	r3, [r1, #84]	; 0x54
 8007a50:	e004      	b.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8007a52:	bf00      	nop
 8007a54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a58:	7dfb      	ldrb	r3, [r7, #23]
 8007a5a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d008      	beq.n	8007a7a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007a68:	4b31      	ldr	r3, [pc, #196]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007a6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a6c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a74:	492e      	ldr	r1, [pc, #184]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007a76:	4313      	orrs	r3, r2
 8007a78:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d009      	beq.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007a86:	4b2a      	ldr	r3, [pc, #168]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007a88:	691b      	ldr	r3, [r3, #16]
 8007a8a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007a94:	4926      	ldr	r1, [pc, #152]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007a96:	4313      	orrs	r3, r2
 8007a98:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d008      	beq.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007aa6:	4b22      	ldr	r3, [pc, #136]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007aa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aaa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ab2:	491f      	ldr	r1, [pc, #124]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d00d      	beq.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007ac4:	4b1a      	ldr	r3, [pc, #104]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007ac6:	691b      	ldr	r3, [r3, #16]
 8007ac8:	4a19      	ldr	r2, [pc, #100]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007aca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007ace:	6113      	str	r3, [r2, #16]
 8007ad0:	4b17      	ldr	r3, [pc, #92]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007ad2:	691a      	ldr	r2, [r3, #16]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007ada:	4915      	ldr	r1, [pc, #84]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007adc:	4313      	orrs	r3, r2
 8007ade:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	da08      	bge.n	8007afa <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007ae8:	4b11      	ldr	r3, [pc, #68]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007aea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007aec:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007af4:	490e      	ldr	r1, [pc, #56]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007af6:	4313      	orrs	r3, r2
 8007af8:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d009      	beq.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007b06:	4b0a      	ldr	r3, [pc, #40]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007b08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b0a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b14:	4906      	ldr	r1, [pc, #24]	; (8007b30 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007b16:	4313      	orrs	r3, r2
 8007b18:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8007b1a:	7dbb      	ldrb	r3, [r7, #22]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d101      	bne.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8007b20:	2300      	movs	r3, #0
 8007b22:	e000      	b.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3718      	adds	r7, #24
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
 8007b2e:	bf00      	nop
 8007b30:	58024400 	.word	0x58024400

08007b34 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007b38:	f7ff f85a 	bl	8006bf0 <HAL_RCC_GetHCLKFreq>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	4b06      	ldr	r3, [pc, #24]	; (8007b58 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007b40:	6a1b      	ldr	r3, [r3, #32]
 8007b42:	091b      	lsrs	r3, r3, #4
 8007b44:	f003 0307 	and.w	r3, r3, #7
 8007b48:	4904      	ldr	r1, [pc, #16]	; (8007b5c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007b4a:	5ccb      	ldrb	r3, [r1, r3]
 8007b4c:	f003 031f 	and.w	r3, r3, #31
 8007b50:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	bd80      	pop	{r7, pc}
 8007b58:	58024400 	.word	0x58024400
 8007b5c:	0800ac14 	.word	0x0800ac14

08007b60 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b089      	sub	sp, #36	; 0x24
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b68:	4ba1      	ldr	r3, [pc, #644]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b6c:	f003 0303 	and.w	r3, r3, #3
 8007b70:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007b72:	4b9f      	ldr	r3, [pc, #636]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b76:	0b1b      	lsrs	r3, r3, #12
 8007b78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b7c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007b7e:	4b9c      	ldr	r3, [pc, #624]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b82:	091b      	lsrs	r3, r3, #4
 8007b84:	f003 0301 	and.w	r3, r3, #1
 8007b88:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007b8a:	4b99      	ldr	r3, [pc, #612]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b8e:	08db      	lsrs	r3, r3, #3
 8007b90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	fb02 f303 	mul.w	r3, r2, r3
 8007b9a:	ee07 3a90 	vmov	s15, r3
 8007b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ba2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	f000 8111 	beq.w	8007dd0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007bae:	69bb      	ldr	r3, [r7, #24]
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	f000 8083 	beq.w	8007cbc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007bb6:	69bb      	ldr	r3, [r7, #24]
 8007bb8:	2b02      	cmp	r3, #2
 8007bba:	f200 80a1 	bhi.w	8007d00 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d003      	beq.n	8007bcc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d056      	beq.n	8007c78 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007bca:	e099      	b.n	8007d00 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007bcc:	4b88      	ldr	r3, [pc, #544]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f003 0320 	and.w	r3, r3, #32
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d02d      	beq.n	8007c34 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007bd8:	4b85      	ldr	r3, [pc, #532]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	08db      	lsrs	r3, r3, #3
 8007bde:	f003 0303 	and.w	r3, r3, #3
 8007be2:	4a84      	ldr	r2, [pc, #528]	; (8007df4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007be4:	fa22 f303 	lsr.w	r3, r2, r3
 8007be8:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	ee07 3a90 	vmov	s15, r3
 8007bf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bf4:	697b      	ldr	r3, [r7, #20]
 8007bf6:	ee07 3a90 	vmov	s15, r3
 8007bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c02:	4b7b      	ldr	r3, [pc, #492]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c0a:	ee07 3a90 	vmov	s15, r3
 8007c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c12:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c16:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007df8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c2e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007c32:	e087      	b.n	8007d44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	ee07 3a90 	vmov	s15, r3
 8007c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c3e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007dfc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c46:	4b6a      	ldr	r3, [pc, #424]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c4e:	ee07 3a90 	vmov	s15, r3
 8007c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c56:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c5a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007df8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c72:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c76:	e065      	b.n	8007d44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	ee07 3a90 	vmov	s15, r3
 8007c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c82:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007e00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c8a:	4b59      	ldr	r3, [pc, #356]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c92:	ee07 3a90 	vmov	s15, r3
 8007c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c9e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007df8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007caa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cb6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007cba:	e043      	b.n	8007d44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	ee07 3a90 	vmov	s15, r3
 8007cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cc6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007e04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007cca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cce:	4b48      	ldr	r3, [pc, #288]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cd6:	ee07 3a90 	vmov	s15, r3
 8007cda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cde:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ce2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007df8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007ce6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007cf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cfa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007cfe:	e021      	b.n	8007d44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	ee07 3a90 	vmov	s15, r3
 8007d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d0a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007e00 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007d0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d12:	4b37      	ldr	r3, [pc, #220]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d1a:	ee07 3a90 	vmov	s15, r3
 8007d1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d22:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d26:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007df8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d42:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007d44:	4b2a      	ldr	r3, [pc, #168]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d48:	0a5b      	lsrs	r3, r3, #9
 8007d4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d4e:	ee07 3a90 	vmov	s15, r3
 8007d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007d5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d6a:	ee17 2a90 	vmov	r2, s15
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007d72:	4b1f      	ldr	r3, [pc, #124]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d76:	0c1b      	lsrs	r3, r3, #16
 8007d78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d7c:	ee07 3a90 	vmov	s15, r3
 8007d80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d84:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007d88:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d8c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d98:	ee17 2a90 	vmov	r2, s15
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007da0:	4b13      	ldr	r3, [pc, #76]	; (8007df0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007da4:	0e1b      	lsrs	r3, r3, #24
 8007da6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007daa:	ee07 3a90 	vmov	s15, r3
 8007dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007db2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007db6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007dba:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dc6:	ee17 2a90 	vmov	r2, s15
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007dce:	e008      	b.n	8007de2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	609a      	str	r2, [r3, #8]
}
 8007de2:	bf00      	nop
 8007de4:	3724      	adds	r7, #36	; 0x24
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	58024400 	.word	0x58024400
 8007df4:	03d09000 	.word	0x03d09000
 8007df8:	46000000 	.word	0x46000000
 8007dfc:	4c742400 	.word	0x4c742400
 8007e00:	4a742400 	.word	0x4a742400
 8007e04:	4af42400 	.word	0x4af42400

08007e08 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b089      	sub	sp, #36	; 0x24
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e10:	4ba1      	ldr	r3, [pc, #644]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e14:	f003 0303 	and.w	r3, r3, #3
 8007e18:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007e1a:	4b9f      	ldr	r3, [pc, #636]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e1e:	0d1b      	lsrs	r3, r3, #20
 8007e20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e24:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007e26:	4b9c      	ldr	r3, [pc, #624]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e2a:	0a1b      	lsrs	r3, r3, #8
 8007e2c:	f003 0301 	and.w	r3, r3, #1
 8007e30:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007e32:	4b99      	ldr	r3, [pc, #612]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e36:	08db      	lsrs	r3, r3, #3
 8007e38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e3c:	693a      	ldr	r2, [r7, #16]
 8007e3e:	fb02 f303 	mul.w	r3, r2, r3
 8007e42:	ee07 3a90 	vmov	s15, r3
 8007e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e4a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f000 8111 	beq.w	8008078 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	2b02      	cmp	r3, #2
 8007e5a:	f000 8083 	beq.w	8007f64 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007e5e:	69bb      	ldr	r3, [r7, #24]
 8007e60:	2b02      	cmp	r3, #2
 8007e62:	f200 80a1 	bhi.w	8007fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d003      	beq.n	8007e74 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007e6c:	69bb      	ldr	r3, [r7, #24]
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d056      	beq.n	8007f20 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007e72:	e099      	b.n	8007fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e74:	4b88      	ldr	r3, [pc, #544]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f003 0320 	and.w	r3, r3, #32
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d02d      	beq.n	8007edc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e80:	4b85      	ldr	r3, [pc, #532]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	08db      	lsrs	r3, r3, #3
 8007e86:	f003 0303 	and.w	r3, r3, #3
 8007e8a:	4a84      	ldr	r2, [pc, #528]	; (800809c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8007e90:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	ee07 3a90 	vmov	s15, r3
 8007e98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	ee07 3a90 	vmov	s15, r3
 8007ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eaa:	4b7b      	ldr	r3, [pc, #492]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eb2:	ee07 3a90 	vmov	s15, r3
 8007eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eba:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ebe:	eddf 5a78 	vldr	s11, [pc, #480]	; 80080a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ec2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ec6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007eca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ece:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ed6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007eda:	e087      	b.n	8007fec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	ee07 3a90 	vmov	s15, r3
 8007ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ee6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80080a4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eee:	4b6a      	ldr	r3, [pc, #424]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ef6:	ee07 3a90 	vmov	s15, r3
 8007efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007efe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f02:	eddf 5a67 	vldr	s11, [pc, #412]	; 80080a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f1e:	e065      	b.n	8007fec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	ee07 3a90 	vmov	s15, r3
 8007f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f2a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80080a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f32:	4b59      	ldr	r3, [pc, #356]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f3a:	ee07 3a90 	vmov	s15, r3
 8007f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f42:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f46:	eddf 5a56 	vldr	s11, [pc, #344]	; 80080a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f5e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f62:	e043      	b.n	8007fec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	ee07 3a90 	vmov	s15, r3
 8007f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f6e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80080ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f76:	4b48      	ldr	r3, [pc, #288]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f7e:	ee07 3a90 	vmov	s15, r3
 8007f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f86:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f8a:	eddf 5a45 	vldr	s11, [pc, #276]	; 80080a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fa2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007fa6:	e021      	b.n	8007fec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	ee07 3a90 	vmov	s15, r3
 8007fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fb2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80080a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fba:	4b37      	ldr	r3, [pc, #220]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fc2:	ee07 3a90 	vmov	s15, r3
 8007fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fca:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fce:	eddf 5a34 	vldr	s11, [pc, #208]	; 80080a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fe6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007fea:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007fec:	4b2a      	ldr	r3, [pc, #168]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ff0:	0a5b      	lsrs	r3, r3, #9
 8007ff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ff6:	ee07 3a90 	vmov	s15, r3
 8007ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ffe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008002:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008006:	edd7 6a07 	vldr	s13, [r7, #28]
 800800a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800800e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008012:	ee17 2a90 	vmov	r2, s15
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800801a:	4b1f      	ldr	r3, [pc, #124]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800801c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800801e:	0c1b      	lsrs	r3, r3, #16
 8008020:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008024:	ee07 3a90 	vmov	s15, r3
 8008028:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800802c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008030:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008034:	edd7 6a07 	vldr	s13, [r7, #28]
 8008038:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800803c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008040:	ee17 2a90 	vmov	r2, s15
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008048:	4b13      	ldr	r3, [pc, #76]	; (8008098 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800804a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800804c:	0e1b      	lsrs	r3, r3, #24
 800804e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008052:	ee07 3a90 	vmov	s15, r3
 8008056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800805a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800805e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008062:	edd7 6a07 	vldr	s13, [r7, #28]
 8008066:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800806a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800806e:	ee17 2a90 	vmov	r2, s15
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008076:	e008      	b.n	800808a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2200      	movs	r2, #0
 8008082:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	609a      	str	r2, [r3, #8]
}
 800808a:	bf00      	nop
 800808c:	3724      	adds	r7, #36	; 0x24
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr
 8008096:	bf00      	nop
 8008098:	58024400 	.word	0x58024400
 800809c:	03d09000 	.word	0x03d09000
 80080a0:	46000000 	.word	0x46000000
 80080a4:	4c742400 	.word	0x4c742400
 80080a8:	4a742400 	.word	0x4a742400
 80080ac:	4af42400 	.word	0x4af42400

080080b0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80080ba:	2300      	movs	r3, #0
 80080bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80080be:	4b53      	ldr	r3, [pc, #332]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80080c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080c2:	f003 0303 	and.w	r3, r3, #3
 80080c6:	2b03      	cmp	r3, #3
 80080c8:	d101      	bne.n	80080ce <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	e099      	b.n	8008202 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80080ce:	4b4f      	ldr	r3, [pc, #316]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4a4e      	ldr	r2, [pc, #312]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80080d4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80080d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080da:	f7fa faa5 	bl	8002628 <HAL_GetTick>
 80080de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80080e0:	e008      	b.n	80080f4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80080e2:	f7fa faa1 	bl	8002628 <HAL_GetTick>
 80080e6:	4602      	mov	r2, r0
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	1ad3      	subs	r3, r2, r3
 80080ec:	2b02      	cmp	r3, #2
 80080ee:	d901      	bls.n	80080f4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80080f0:	2303      	movs	r3, #3
 80080f2:	e086      	b.n	8008202 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80080f4:	4b45      	ldr	r3, [pc, #276]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1f0      	bne.n	80080e2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008100:	4b42      	ldr	r3, [pc, #264]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 8008102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008104:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	031b      	lsls	r3, r3, #12
 800810e:	493f      	ldr	r1, [pc, #252]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 8008110:	4313      	orrs	r3, r2
 8008112:	628b      	str	r3, [r1, #40]	; 0x28
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	3b01      	subs	r3, #1
 800811a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	3b01      	subs	r3, #1
 8008124:	025b      	lsls	r3, r3, #9
 8008126:	b29b      	uxth	r3, r3
 8008128:	431a      	orrs	r2, r3
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	3b01      	subs	r3, #1
 8008130:	041b      	lsls	r3, r3, #16
 8008132:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008136:	431a      	orrs	r2, r3
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	691b      	ldr	r3, [r3, #16]
 800813c:	3b01      	subs	r3, #1
 800813e:	061b      	lsls	r3, r3, #24
 8008140:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008144:	4931      	ldr	r1, [pc, #196]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 8008146:	4313      	orrs	r3, r2
 8008148:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800814a:	4b30      	ldr	r3, [pc, #192]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 800814c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800814e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	695b      	ldr	r3, [r3, #20]
 8008156:	492d      	ldr	r1, [pc, #180]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 8008158:	4313      	orrs	r3, r2
 800815a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800815c:	4b2b      	ldr	r3, [pc, #172]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 800815e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008160:	f023 0220 	bic.w	r2, r3, #32
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	699b      	ldr	r3, [r3, #24]
 8008168:	4928      	ldr	r1, [pc, #160]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 800816a:	4313      	orrs	r3, r2
 800816c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800816e:	4b27      	ldr	r3, [pc, #156]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 8008170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008172:	4a26      	ldr	r2, [pc, #152]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 8008174:	f023 0310 	bic.w	r3, r3, #16
 8008178:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800817a:	4b24      	ldr	r3, [pc, #144]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 800817c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800817e:	4b24      	ldr	r3, [pc, #144]	; (8008210 <RCCEx_PLL2_Config+0x160>)
 8008180:	4013      	ands	r3, r2
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	69d2      	ldr	r2, [r2, #28]
 8008186:	00d2      	lsls	r2, r2, #3
 8008188:	4920      	ldr	r1, [pc, #128]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 800818a:	4313      	orrs	r3, r2
 800818c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800818e:	4b1f      	ldr	r3, [pc, #124]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 8008190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008192:	4a1e      	ldr	r2, [pc, #120]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 8008194:	f043 0310 	orr.w	r3, r3, #16
 8008198:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d106      	bne.n	80081ae <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80081a0:	4b1a      	ldr	r3, [pc, #104]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80081a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a4:	4a19      	ldr	r2, [pc, #100]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80081a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80081aa:	62d3      	str	r3, [r2, #44]	; 0x2c
 80081ac:	e00f      	b.n	80081ce <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	2b01      	cmp	r3, #1
 80081b2:	d106      	bne.n	80081c2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80081b4:	4b15      	ldr	r3, [pc, #84]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80081b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081b8:	4a14      	ldr	r2, [pc, #80]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80081ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081be:	62d3      	str	r3, [r2, #44]	; 0x2c
 80081c0:	e005      	b.n	80081ce <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80081c2:	4b12      	ldr	r3, [pc, #72]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80081c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081c6:	4a11      	ldr	r2, [pc, #68]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80081c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80081cc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80081ce:	4b0f      	ldr	r3, [pc, #60]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a0e      	ldr	r2, [pc, #56]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80081d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80081d8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081da:	f7fa fa25 	bl	8002628 <HAL_GetTick>
 80081de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80081e0:	e008      	b.n	80081f4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80081e2:	f7fa fa21 	bl	8002628 <HAL_GetTick>
 80081e6:	4602      	mov	r2, r0
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	1ad3      	subs	r3, r2, r3
 80081ec:	2b02      	cmp	r3, #2
 80081ee:	d901      	bls.n	80081f4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80081f0:	2303      	movs	r3, #3
 80081f2:	e006      	b.n	8008202 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80081f4:	4b05      	ldr	r3, [pc, #20]	; (800820c <RCCEx_PLL2_Config+0x15c>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d0f0      	beq.n	80081e2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008200:	7bfb      	ldrb	r3, [r7, #15]
}
 8008202:	4618      	mov	r0, r3
 8008204:	3710      	adds	r7, #16
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop
 800820c:	58024400 	.word	0x58024400
 8008210:	ffff0007 	.word	0xffff0007

08008214 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800821e:	2300      	movs	r3, #0
 8008220:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008222:	4b53      	ldr	r3, [pc, #332]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 8008224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008226:	f003 0303 	and.w	r3, r3, #3
 800822a:	2b03      	cmp	r3, #3
 800822c:	d101      	bne.n	8008232 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800822e:	2301      	movs	r3, #1
 8008230:	e099      	b.n	8008366 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008232:	4b4f      	ldr	r3, [pc, #316]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a4e      	ldr	r2, [pc, #312]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 8008238:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800823c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800823e:	f7fa f9f3 	bl	8002628 <HAL_GetTick>
 8008242:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008244:	e008      	b.n	8008258 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008246:	f7fa f9ef 	bl	8002628 <HAL_GetTick>
 800824a:	4602      	mov	r2, r0
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	1ad3      	subs	r3, r2, r3
 8008250:	2b02      	cmp	r3, #2
 8008252:	d901      	bls.n	8008258 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008254:	2303      	movs	r3, #3
 8008256:	e086      	b.n	8008366 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008258:	4b45      	ldr	r3, [pc, #276]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008260:	2b00      	cmp	r3, #0
 8008262:	d1f0      	bne.n	8008246 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008264:	4b42      	ldr	r3, [pc, #264]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 8008266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008268:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	051b      	lsls	r3, r3, #20
 8008272:	493f      	ldr	r1, [pc, #252]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 8008274:	4313      	orrs	r3, r2
 8008276:	628b      	str	r3, [r1, #40]	; 0x28
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	3b01      	subs	r3, #1
 800827e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	3b01      	subs	r3, #1
 8008288:	025b      	lsls	r3, r3, #9
 800828a:	b29b      	uxth	r3, r3
 800828c:	431a      	orrs	r2, r3
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	3b01      	subs	r3, #1
 8008294:	041b      	lsls	r3, r3, #16
 8008296:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800829a:	431a      	orrs	r2, r3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	691b      	ldr	r3, [r3, #16]
 80082a0:	3b01      	subs	r3, #1
 80082a2:	061b      	lsls	r3, r3, #24
 80082a4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80082a8:	4931      	ldr	r1, [pc, #196]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 80082aa:	4313      	orrs	r3, r2
 80082ac:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80082ae:	4b30      	ldr	r3, [pc, #192]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 80082b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082b2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	695b      	ldr	r3, [r3, #20]
 80082ba:	492d      	ldr	r1, [pc, #180]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 80082bc:	4313      	orrs	r3, r2
 80082be:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80082c0:	4b2b      	ldr	r3, [pc, #172]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 80082c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	699b      	ldr	r3, [r3, #24]
 80082cc:	4928      	ldr	r1, [pc, #160]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 80082ce:	4313      	orrs	r3, r2
 80082d0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80082d2:	4b27      	ldr	r3, [pc, #156]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 80082d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d6:	4a26      	ldr	r2, [pc, #152]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 80082d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082dc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80082de:	4b24      	ldr	r3, [pc, #144]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 80082e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082e2:	4b24      	ldr	r3, [pc, #144]	; (8008374 <RCCEx_PLL3_Config+0x160>)
 80082e4:	4013      	ands	r3, r2
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	69d2      	ldr	r2, [r2, #28]
 80082ea:	00d2      	lsls	r2, r2, #3
 80082ec:	4920      	ldr	r1, [pc, #128]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 80082ee:	4313      	orrs	r3, r2
 80082f0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80082f2:	4b1f      	ldr	r3, [pc, #124]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 80082f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082f6:	4a1e      	ldr	r2, [pc, #120]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 80082f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082fc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d106      	bne.n	8008312 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008304:	4b1a      	ldr	r3, [pc, #104]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 8008306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008308:	4a19      	ldr	r2, [pc, #100]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 800830a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800830e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008310:	e00f      	b.n	8008332 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	2b01      	cmp	r3, #1
 8008316:	d106      	bne.n	8008326 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008318:	4b15      	ldr	r3, [pc, #84]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 800831a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800831c:	4a14      	ldr	r2, [pc, #80]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 800831e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008322:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008324:	e005      	b.n	8008332 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008326:	4b12      	ldr	r3, [pc, #72]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 8008328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800832a:	4a11      	ldr	r2, [pc, #68]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 800832c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008330:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008332:	4b0f      	ldr	r3, [pc, #60]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a0e      	ldr	r2, [pc, #56]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 8008338:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800833c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800833e:	f7fa f973 	bl	8002628 <HAL_GetTick>
 8008342:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008344:	e008      	b.n	8008358 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008346:	f7fa f96f 	bl	8002628 <HAL_GetTick>
 800834a:	4602      	mov	r2, r0
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	1ad3      	subs	r3, r2, r3
 8008350:	2b02      	cmp	r3, #2
 8008352:	d901      	bls.n	8008358 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008354:	2303      	movs	r3, #3
 8008356:	e006      	b.n	8008366 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008358:	4b05      	ldr	r3, [pc, #20]	; (8008370 <RCCEx_PLL3_Config+0x15c>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008360:	2b00      	cmp	r3, #0
 8008362:	d0f0      	beq.n	8008346 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008364:	7bfb      	ldrb	r3, [r7, #15]
}
 8008366:	4618      	mov	r0, r3
 8008368:	3710      	adds	r7, #16
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
 800836e:	bf00      	nop
 8008370:	58024400 	.word	0x58024400
 8008374:	ffff0007 	.word	0xffff0007

08008378 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b084      	sub	sp, #16
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d101      	bne.n	800838a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008386:	2301      	movs	r3, #1
 8008388:	e0f1      	b.n	800856e <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a78      	ldr	r2, [pc, #480]	; (8008578 <HAL_SPI_Init+0x200>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d00f      	beq.n	80083ba <HAL_SPI_Init+0x42>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a77      	ldr	r2, [pc, #476]	; (800857c <HAL_SPI_Init+0x204>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d00a      	beq.n	80083ba <HAL_SPI_Init+0x42>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a75      	ldr	r2, [pc, #468]	; (8008580 <HAL_SPI_Init+0x208>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d005      	beq.n	80083ba <HAL_SPI_Init+0x42>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	2b0f      	cmp	r3, #15
 80083b4:	d901      	bls.n	80083ba <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e0d9      	b.n	800856e <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 fba2 	bl	8008b04 <SPI_GetPacketSize>
 80083c0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a6c      	ldr	r2, [pc, #432]	; (8008578 <HAL_SPI_Init+0x200>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d00c      	beq.n	80083e6 <HAL_SPI_Init+0x6e>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a6a      	ldr	r2, [pc, #424]	; (800857c <HAL_SPI_Init+0x204>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d007      	beq.n	80083e6 <HAL_SPI_Init+0x6e>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a69      	ldr	r2, [pc, #420]	; (8008580 <HAL_SPI_Init+0x208>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d002      	beq.n	80083e6 <HAL_SPI_Init+0x6e>
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2b08      	cmp	r3, #8
 80083e4:	d811      	bhi.n	800840a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80083ea:	4a63      	ldr	r2, [pc, #396]	; (8008578 <HAL_SPI_Init+0x200>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d009      	beq.n	8008404 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	4a61      	ldr	r2, [pc, #388]	; (800857c <HAL_SPI_Init+0x204>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d004      	beq.n	8008404 <HAL_SPI_Init+0x8c>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a60      	ldr	r2, [pc, #384]	; (8008580 <HAL_SPI_Init+0x208>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d104      	bne.n	800840e <HAL_SPI_Init+0x96>
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2b10      	cmp	r3, #16
 8008408:	d901      	bls.n	800840e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800840a:	2301      	movs	r3, #1
 800840c:	e0af      	b.n	800856e <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008414:	b2db      	uxtb	r3, r3
 8008416:	2b00      	cmp	r3, #0
 8008418:	d106      	bne.n	8008428 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f7f9 fe70 	bl	8002108 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2202      	movs	r2, #2
 800842c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f022 0201 	bic.w	r2, r2, #1
 800843e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	689b      	ldr	r3, [r3, #8]
 8008446:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800844a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	699b      	ldr	r3, [r3, #24]
 8008450:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008454:	d119      	bne.n	800848a <HAL_SPI_Init+0x112>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	685b      	ldr	r3, [r3, #4]
 800845a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800845e:	d103      	bne.n	8008468 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008464:	2b00      	cmp	r3, #0
 8008466:	d008      	beq.n	800847a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800846c:	2b00      	cmp	r3, #0
 800846e:	d10c      	bne.n	800848a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008474:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008478:	d107      	bne.n	800848a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008488:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	69da      	ldr	r2, [r3, #28]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008492:	431a      	orrs	r2, r3
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	431a      	orrs	r2, r3
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800849c:	ea42 0103 	orr.w	r1, r2, r3
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	68da      	ldr	r2, [r3, #12]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	430a      	orrs	r2, r1
 80084aa:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084b4:	431a      	orrs	r2, r3
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ba:	431a      	orrs	r2, r3
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	699b      	ldr	r3, [r3, #24]
 80084c0:	431a      	orrs	r2, r3
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	691b      	ldr	r3, [r3, #16]
 80084c6:	431a      	orrs	r2, r3
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	695b      	ldr	r3, [r3, #20]
 80084cc:	431a      	orrs	r2, r3
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6a1b      	ldr	r3, [r3, #32]
 80084d2:	431a      	orrs	r2, r3
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	431a      	orrs	r2, r3
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084de:	431a      	orrs	r2, r3
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	689b      	ldr	r3, [r3, #8]
 80084e4:	431a      	orrs	r2, r3
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084ea:	ea42 0103 	orr.w	r1, r2, r3
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	430a      	orrs	r2, r1
 80084f8:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d113      	bne.n	800852a <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	689b      	ldr	r3, [r3, #8]
 8008508:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008514:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008528:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f022 0201 	bic.w	r2, r2, #1
 8008538:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008542:	2b00      	cmp	r3, #0
 8008544:	d00a      	beq.n	800855c <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	68db      	ldr	r3, [r3, #12]
 800854c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	430a      	orrs	r2, r1
 800855a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2200      	movs	r2, #0
 8008560:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	40013000 	.word	0x40013000
 800857c:	40003800 	.word	0x40003800
 8008580:	40003c00 	.word	0x40003c00

08008584 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b08a      	sub	sp, #40	; 0x28
 8008588:	af02      	add	r7, sp, #8
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	603b      	str	r3, [r7, #0]
 8008590:	4613      	mov	r3, r2
 8008592:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	3320      	adds	r3, #32
 800859a:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800859c:	2300      	movs	r3, #0
 800859e:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d101      	bne.n	80085ae <HAL_SPI_Transmit+0x2a>
 80085aa:	2302      	movs	r3, #2
 80085ac:	e1d7      	b.n	800895e <HAL_SPI_Transmit+0x3da>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2201      	movs	r2, #1
 80085b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80085b6:	f7fa f837 	bl	8002628 <HAL_GetTick>
 80085ba:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d007      	beq.n	80085d8 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 80085c8:	2302      	movs	r3, #2
 80085ca:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2200      	movs	r2, #0
 80085d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80085d4:	7efb      	ldrb	r3, [r7, #27]
 80085d6:	e1c2      	b.n	800895e <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d002      	beq.n	80085e4 <HAL_SPI_Transmit+0x60>
 80085de:	88fb      	ldrh	r3, [r7, #6]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d107      	bne.n	80085f4 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
 80085e6:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80085f0:	7efb      	ldrb	r3, [r7, #27]
 80085f2:	e1b4      	b.n	800895e <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2203      	movs	r2, #3
 80085f8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2200      	movs	r2, #0
 8008600:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	68ba      	ldr	r2, [r7, #8]
 8008608:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	88fa      	ldrh	r2, [r7, #6]
 800860e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	88fa      	ldrh	r2, [r7, #6]
 8008616:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2200      	movs	r2, #0
 800861e:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2200      	movs	r2, #0
 8008624:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2200      	movs	r2, #0
 800862c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2200      	movs	r2, #0
 8008634:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2200      	movs	r2, #0
 800863a:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8008644:	d107      	bne.n	8008656 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008654:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	685a      	ldr	r2, [r3, #4]
 800865c:	4b96      	ldr	r3, [pc, #600]	; (80088b8 <HAL_SPI_Transmit+0x334>)
 800865e:	4013      	ands	r3, r2
 8008660:	88f9      	ldrh	r1, [r7, #6]
 8008662:	68fa      	ldr	r2, [r7, #12]
 8008664:	6812      	ldr	r2, [r2, #0]
 8008666:	430b      	orrs	r3, r1
 8008668:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	681a      	ldr	r2, [r3, #0]
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f042 0201 	orr.w	r2, r2, #1
 8008678:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008682:	d107      	bne.n	8008694 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008692:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	2b0f      	cmp	r3, #15
 800869a:	d947      	bls.n	800872c <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800869c:	e03f      	b.n	800871e <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	695b      	ldr	r3, [r3, #20]
 80086a4:	f003 0302 	and.w	r3, r3, #2
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d114      	bne.n	80086d6 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	6812      	ldr	r2, [r2, #0]
 80086b6:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086bc:	1d1a      	adds	r2, r3, #4
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	3b01      	subs	r3, #1
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80086d4:	e023      	b.n	800871e <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80086d6:	f7f9 ffa7 	bl	8002628 <HAL_GetTick>
 80086da:	4602      	mov	r2, r0
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	1ad3      	subs	r3, r2, r3
 80086e0:	683a      	ldr	r2, [r7, #0]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d803      	bhi.n	80086ee <HAL_SPI_Transmit+0x16a>
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ec:	d102      	bne.n	80086f4 <HAL_SPI_Transmit+0x170>
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d114      	bne.n	800871e <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80086f4:	68f8      	ldr	r0, [r7, #12]
 80086f6:	f000 f937 	bl	8008968 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2200      	movs	r2, #0
 80086fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008708:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	2201      	movs	r2, #1
 8008716:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800871a:	2303      	movs	r3, #3
 800871c:	e11f      	b.n	800895e <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008724:	b29b      	uxth	r3, r3
 8008726:	2b00      	cmp	r3, #0
 8008728:	d1b9      	bne.n	800869e <HAL_SPI_Transmit+0x11a>
 800872a:	e0f2      	b.n	8008912 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	68db      	ldr	r3, [r3, #12]
 8008730:	2b07      	cmp	r3, #7
 8008732:	f240 80e7 	bls.w	8008904 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008736:	e05d      	b.n	80087f4 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	695b      	ldr	r3, [r3, #20]
 800873e:	f003 0302 	and.w	r3, r3, #2
 8008742:	2b02      	cmp	r3, #2
 8008744:	d132      	bne.n	80087ac <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800874c:	b29b      	uxth	r3, r3
 800874e:	2b01      	cmp	r3, #1
 8008750:	d918      	bls.n	8008784 <HAL_SPI_Transmit+0x200>
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008756:	2b00      	cmp	r3, #0
 8008758:	d014      	beq.n	8008784 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	6812      	ldr	r2, [r2, #0]
 8008764:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800876a:	1d1a      	adds	r2, r3, #4
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008776:	b29b      	uxth	r3, r3
 8008778:	3b02      	subs	r3, #2
 800877a:	b29a      	uxth	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008782:	e037      	b.n	80087f4 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008788:	881a      	ldrh	r2, [r3, #0]
 800878a:	69fb      	ldr	r3, [r7, #28]
 800878c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008792:	1c9a      	adds	r2, r3, #2
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800879e:	b29b      	uxth	r3, r3
 80087a0:	3b01      	subs	r3, #1
 80087a2:	b29a      	uxth	r2, r3
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80087aa:	e023      	b.n	80087f4 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087ac:	f7f9 ff3c 	bl	8002628 <HAL_GetTick>
 80087b0:	4602      	mov	r2, r0
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	1ad3      	subs	r3, r2, r3
 80087b6:	683a      	ldr	r2, [r7, #0]
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d803      	bhi.n	80087c4 <HAL_SPI_Transmit+0x240>
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087c2:	d102      	bne.n	80087ca <HAL_SPI_Transmit+0x246>
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d114      	bne.n	80087f4 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80087ca:	68f8      	ldr	r0, [r7, #12]
 80087cc:	f000 f8cc 	bl	8008968 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2200      	movs	r2, #0
 80087d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087de:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80087f0:	2303      	movs	r3, #3
 80087f2:	e0b4      	b.n	800895e <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80087fa:	b29b      	uxth	r3, r3
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d19b      	bne.n	8008738 <HAL_SPI_Transmit+0x1b4>
 8008800:	e087      	b.n	8008912 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	695b      	ldr	r3, [r3, #20]
 8008808:	f003 0302 	and.w	r3, r3, #2
 800880c:	2b02      	cmp	r3, #2
 800880e:	d155      	bne.n	80088bc <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008816:	b29b      	uxth	r3, r3
 8008818:	2b03      	cmp	r3, #3
 800881a:	d918      	bls.n	800884e <HAL_SPI_Transmit+0x2ca>
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008820:	2b40      	cmp	r3, #64	; 0x40
 8008822:	d914      	bls.n	800884e <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	6812      	ldr	r2, [r2, #0]
 800882e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008834:	1d1a      	adds	r2, r3, #4
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008840:	b29b      	uxth	r3, r3
 8008842:	3b04      	subs	r3, #4
 8008844:	b29a      	uxth	r2, r3
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800884c:	e05a      	b.n	8008904 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008854:	b29b      	uxth	r3, r3
 8008856:	2b01      	cmp	r3, #1
 8008858:	d917      	bls.n	800888a <HAL_SPI_Transmit+0x306>
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800885e:	2b00      	cmp	r3, #0
 8008860:	d013      	beq.n	800888a <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008866:	881a      	ldrh	r2, [r3, #0]
 8008868:	69fb      	ldr	r3, [r7, #28]
 800886a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008870:	1c9a      	adds	r2, r3, #2
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800887c:	b29b      	uxth	r3, r3
 800887e:	3b02      	subs	r3, #2
 8008880:	b29a      	uxth	r2, r3
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008888:	e03c      	b.n	8008904 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	3320      	adds	r3, #32
 8008894:	7812      	ldrb	r2, [r2, #0]
 8008896:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800889c:	1c5a      	adds	r2, r3, #1
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80088a8:	b29b      	uxth	r3, r3
 80088aa:	3b01      	subs	r3, #1
 80088ac:	b29a      	uxth	r2, r3
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80088b4:	e026      	b.n	8008904 <HAL_SPI_Transmit+0x380>
 80088b6:	bf00      	nop
 80088b8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088bc:	f7f9 feb4 	bl	8002628 <HAL_GetTick>
 80088c0:	4602      	mov	r2, r0
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	1ad3      	subs	r3, r2, r3
 80088c6:	683a      	ldr	r2, [r7, #0]
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d803      	bhi.n	80088d4 <HAL_SPI_Transmit+0x350>
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088d2:	d102      	bne.n	80088da <HAL_SPI_Transmit+0x356>
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d114      	bne.n	8008904 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80088da:	68f8      	ldr	r0, [r7, #12]
 80088dc:	f000 f844 	bl	8008968 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2200      	movs	r2, #0
 80088e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8008900:	2303      	movs	r3, #3
 8008902:	e02c      	b.n	800895e <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800890a:	b29b      	uxth	r3, r3
 800890c:	2b00      	cmp	r3, #0
 800890e:	f47f af78 	bne.w	8008802 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	9300      	str	r3, [sp, #0]
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	2200      	movs	r2, #0
 800891a:	2108      	movs	r1, #8
 800891c:	68f8      	ldr	r0, [r7, #12]
 800891e:	f000 f8c3 	bl	8008aa8 <SPI_WaitOnFlagUntilTimeout>
 8008922:	4603      	mov	r3, r0
 8008924:	2b00      	cmp	r3, #0
 8008926:	d007      	beq.n	8008938 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800892e:	f043 0220 	orr.w	r2, r3, #32
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008938:	68f8      	ldr	r0, [r7, #12]
 800893a:	f000 f815 	bl	8008968 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2200      	movs	r2, #0
 8008942:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2201      	movs	r2, #1
 800894a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008954:	2b00      	cmp	r3, #0
 8008956:	d001      	beq.n	800895c <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	e000      	b.n	800895e <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800895c:	7efb      	ldrb	r3, [r7, #27]
}
 800895e:	4618      	mov	r0, r3
 8008960:	3720      	adds	r7, #32
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop

08008968 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008968:	b480      	push	{r7}
 800896a:	b085      	sub	sp, #20
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	695b      	ldr	r3, [r3, #20]
 8008976:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	699a      	ldr	r2, [r3, #24]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f042 0208 	orr.w	r2, r2, #8
 8008986:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	699a      	ldr	r2, [r3, #24]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f042 0210 	orr.w	r2, r2, #16
 8008996:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	681a      	ldr	r2, [r3, #0]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f022 0201 	bic.w	r2, r2, #1
 80089a6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	6919      	ldr	r1, [r3, #16]
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	4b3c      	ldr	r3, [pc, #240]	; (8008aa4 <SPI_CloseTransfer+0x13c>)
 80089b4:	400b      	ands	r3, r1
 80089b6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	689a      	ldr	r2, [r3, #8]
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80089c6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80089ce:	b2db      	uxtb	r3, r3
 80089d0:	2b04      	cmp	r3, #4
 80089d2:	d014      	beq.n	80089fe <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f003 0320 	and.w	r3, r3, #32
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00f      	beq.n	80089fe <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80089e4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	699a      	ldr	r2, [r3, #24]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f042 0220 	orr.w	r2, r2, #32
 80089fc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008a04:	b2db      	uxtb	r3, r3
 8008a06:	2b03      	cmp	r3, #3
 8008a08:	d014      	beq.n	8008a34 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d00f      	beq.n	8008a34 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a1a:	f043 0204 	orr.w	r2, r3, #4
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	699a      	ldr	r2, [r3, #24]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008a32:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d00f      	beq.n	8008a5e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a44:	f043 0201 	orr.w	r2, r3, #1
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	699a      	ldr	r2, [r3, #24]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a5c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d00f      	beq.n	8008a88 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a6e:	f043 0208 	orr.w	r2, r3, #8
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	699a      	ldr	r2, [r3, #24]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008a86:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2200      	movs	r2, #0
 8008a94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8008a98:	bf00      	nop
 8008a9a:	3714      	adds	r7, #20
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr
 8008aa4:	fffffc90 	.word	0xfffffc90

08008aa8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b084      	sub	sp, #16
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	60f8      	str	r0, [r7, #12]
 8008ab0:	60b9      	str	r1, [r7, #8]
 8008ab2:	603b      	str	r3, [r7, #0]
 8008ab4:	4613      	mov	r3, r2
 8008ab6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008ab8:	e010      	b.n	8008adc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008aba:	f7f9 fdb5 	bl	8002628 <HAL_GetTick>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	1ad3      	subs	r3, r2, r3
 8008ac4:	69ba      	ldr	r2, [r7, #24]
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d803      	bhi.n	8008ad2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008aca:	69bb      	ldr	r3, [r7, #24]
 8008acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ad0:	d102      	bne.n	8008ad8 <SPI_WaitOnFlagUntilTimeout+0x30>
 8008ad2:	69bb      	ldr	r3, [r7, #24]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d101      	bne.n	8008adc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008ad8:	2303      	movs	r3, #3
 8008ada:	e00f      	b.n	8008afc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	695a      	ldr	r2, [r3, #20]
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	68ba      	ldr	r2, [r7, #8]
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	bf0c      	ite	eq
 8008aec:	2301      	moveq	r3, #1
 8008aee:	2300      	movne	r3, #0
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	461a      	mov	r2, r3
 8008af4:	79fb      	ldrb	r3, [r7, #7]
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d0df      	beq.n	8008aba <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008afa:	2300      	movs	r3, #0
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3710      	adds	r7, #16
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b085      	sub	sp, #20
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b10:	095b      	lsrs	r3, r3, #5
 8008b12:	3301      	adds	r3, #1
 8008b14:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	68db      	ldr	r3, [r3, #12]
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	3307      	adds	r3, #7
 8008b22:	08db      	lsrs	r3, r3, #3
 8008b24:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	68fa      	ldr	r2, [r7, #12]
 8008b2a:	fb02 f303 	mul.w	r3, r2, r3
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3714      	adds	r7, #20
 8008b32:	46bd      	mov	sp, r7
 8008b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b38:	4770      	bx	lr

08008b3a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b3a:	b580      	push	{r7, lr}
 8008b3c:	b082      	sub	sp, #8
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d101      	bne.n	8008b4c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	e042      	b.n	8008bd2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d106      	bne.n	8008b64 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f7f9 fb3e 	bl	80021e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2224      	movs	r2, #36	; 0x24
 8008b68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	681a      	ldr	r2, [r3, #0]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f022 0201 	bic.w	r2, r2, #1
 8008b7a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 fbeb 	bl	8009358 <UART_SetConfig>
 8008b82:	4603      	mov	r3, r0
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d101      	bne.n	8008b8c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008b88:	2301      	movs	r3, #1
 8008b8a:	e022      	b.n	8008bd2 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d002      	beq.n	8008b9a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f001 f947 	bl	8009e28 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	685a      	ldr	r2, [r3, #4]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008ba8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	689a      	ldr	r2, [r3, #8]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008bb8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681a      	ldr	r2, [r3, #0]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f042 0201 	orr.w	r2, r2, #1
 8008bc8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f001 f9ce 	bl	8009f6c <UART_CheckIdleState>
 8008bd0:	4603      	mov	r3, r0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3708      	adds	r7, #8
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
	...

08008bdc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b0ba      	sub	sp, #232	; 0xe8
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	69db      	ldr	r3, [r3, #28]
 8008bea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	689b      	ldr	r3, [r3, #8]
 8008bfe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008c02:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8008c06:	f640 030f 	movw	r3, #2063	; 0x80f
 8008c0a:	4013      	ands	r3, r2
 8008c0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008c10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d11b      	bne.n	8008c50 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008c18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c1c:	f003 0320 	and.w	r3, r3, #32
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d015      	beq.n	8008c50 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c28:	f003 0320 	and.w	r3, r3, #32
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d105      	bne.n	8008c3c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008c30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d009      	beq.n	8008c50 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	f000 835a 	beq.w	80092fa <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	4798      	blx	r3
      }
      return;
 8008c4e:	e354      	b.n	80092fa <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008c50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	f000 811f 	beq.w	8008e98 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008c5a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8008c5e:	4b8b      	ldr	r3, [pc, #556]	; (8008e8c <HAL_UART_IRQHandler+0x2b0>)
 8008c60:	4013      	ands	r3, r2
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d106      	bne.n	8008c74 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008c66:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008c6a:	4b89      	ldr	r3, [pc, #548]	; (8008e90 <HAL_UART_IRQHandler+0x2b4>)
 8008c6c:	4013      	ands	r3, r2
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	f000 8112 	beq.w	8008e98 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c78:	f003 0301 	and.w	r3, r3, #1
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d011      	beq.n	8008ca4 <HAL_UART_IRQHandler+0xc8>
 8008c80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d00b      	beq.n	8008ca4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	2201      	movs	r2, #1
 8008c92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008c9a:	f043 0201 	orr.w	r2, r3, #1
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ca8:	f003 0302 	and.w	r3, r3, #2
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d011      	beq.n	8008cd4 <HAL_UART_IRQHandler+0xf8>
 8008cb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008cb4:	f003 0301 	and.w	r3, r3, #1
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d00b      	beq.n	8008cd4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	2202      	movs	r2, #2
 8008cc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008cca:	f043 0204 	orr.w	r2, r3, #4
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008cd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008cd8:	f003 0304 	and.w	r3, r3, #4
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d011      	beq.n	8008d04 <HAL_UART_IRQHandler+0x128>
 8008ce0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ce4:	f003 0301 	and.w	r3, r3, #1
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d00b      	beq.n	8008d04 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	2204      	movs	r2, #4
 8008cf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008cfa:	f043 0202 	orr.w	r2, r3, #2
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d08:	f003 0308 	and.w	r3, r3, #8
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d017      	beq.n	8008d40 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008d10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d14:	f003 0320 	and.w	r3, r3, #32
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d105      	bne.n	8008d28 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008d1c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8008d20:	4b5a      	ldr	r3, [pc, #360]	; (8008e8c <HAL_UART_IRQHandler+0x2b0>)
 8008d22:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d00b      	beq.n	8008d40 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2208      	movs	r2, #8
 8008d2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d36:	f043 0208 	orr.w	r2, r3, #8
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008d40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d012      	beq.n	8008d72 <HAL_UART_IRQHandler+0x196>
 8008d4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d00c      	beq.n	8008d72 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008d60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d68:	f043 0220 	orr.w	r2, r3, #32
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	f000 82c0 	beq.w	80092fe <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d82:	f003 0320 	and.w	r3, r3, #32
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d013      	beq.n	8008db2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d8e:	f003 0320 	and.w	r3, r3, #32
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d105      	bne.n	8008da2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008d96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d007      	beq.n	8008db2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d003      	beq.n	8008db2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008db8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	689b      	ldr	r3, [r3, #8]
 8008dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dc6:	2b40      	cmp	r3, #64	; 0x40
 8008dc8:	d005      	beq.n	8008dd6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008dca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008dce:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d04f      	beq.n	8008e76 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f001 f9dc 	bl	800a194 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008de6:	2b40      	cmp	r3, #64	; 0x40
 8008de8:	d141      	bne.n	8008e6e <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	3308      	adds	r3, #8
 8008df0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008df8:	e853 3f00 	ldrex	r3, [r3]
 8008dfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008e00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008e04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	3308      	adds	r3, #8
 8008e12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008e16:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008e1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008e22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008e26:	e841 2300 	strex	r3, r2, [r1]
 8008e2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008e2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d1d9      	bne.n	8008dea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d013      	beq.n	8008e66 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e42:	4a14      	ldr	r2, [pc, #80]	; (8008e94 <HAL_UART_IRQHandler+0x2b8>)
 8008e44:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f7fa fbc6 	bl	80035dc <HAL_DMA_Abort_IT>
 8008e50:	4603      	mov	r3, r0
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d017      	beq.n	8008e86 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e5c:	687a      	ldr	r2, [r7, #4]
 8008e5e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8008e60:	4610      	mov	r0, r2
 8008e62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e64:	e00f      	b.n	8008e86 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	f000 fa60 	bl	800932c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e6c:	e00b      	b.n	8008e86 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fa5c 	bl	800932c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e74:	e007      	b.n	8008e86 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f000 fa58 	bl	800932c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8008e84:	e23b      	b.n	80092fe <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e86:	bf00      	nop
    return;
 8008e88:	e239      	b.n	80092fe <HAL_UART_IRQHandler+0x722>
 8008e8a:	bf00      	nop
 8008e8c:	10000001 	.word	0x10000001
 8008e90:	04000120 	.word	0x04000120
 8008e94:	0800a261 	.word	0x0800a261

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e9c:	2b01      	cmp	r3, #1
 8008e9e:	f040 81ce 	bne.w	800923e <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ea6:	f003 0310 	and.w	r3, r3, #16
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	f000 81c7 	beq.w	800923e <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008eb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008eb4:	f003 0310 	and.w	r3, r3, #16
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	f000 81c0 	beq.w	800923e <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	2210      	movs	r2, #16
 8008ec4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	689b      	ldr	r3, [r3, #8]
 8008ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ed0:	2b40      	cmp	r3, #64	; 0x40
 8008ed2:	f040 813b 	bne.w	800914c <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a8b      	ldr	r2, [pc, #556]	; (800910c <HAL_UART_IRQHandler+0x530>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d059      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4a89      	ldr	r2, [pc, #548]	; (8009110 <HAL_UART_IRQHandler+0x534>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d053      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a87      	ldr	r2, [pc, #540]	; (8009114 <HAL_UART_IRQHandler+0x538>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d04d      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a85      	ldr	r2, [pc, #532]	; (8009118 <HAL_UART_IRQHandler+0x53c>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d047      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4a83      	ldr	r2, [pc, #524]	; (800911c <HAL_UART_IRQHandler+0x540>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d041      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a81      	ldr	r2, [pc, #516]	; (8009120 <HAL_UART_IRQHandler+0x544>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d03b      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a7f      	ldr	r2, [pc, #508]	; (8009124 <HAL_UART_IRQHandler+0x548>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d035      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	4a7d      	ldr	r2, [pc, #500]	; (8009128 <HAL_UART_IRQHandler+0x54c>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d02f      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a7b      	ldr	r2, [pc, #492]	; (800912c <HAL_UART_IRQHandler+0x550>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d029      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a79      	ldr	r2, [pc, #484]	; (8009130 <HAL_UART_IRQHandler+0x554>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d023      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a77      	ldr	r2, [pc, #476]	; (8009134 <HAL_UART_IRQHandler+0x558>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d01d      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a75      	ldr	r2, [pc, #468]	; (8009138 <HAL_UART_IRQHandler+0x55c>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d017      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a73      	ldr	r2, [pc, #460]	; (800913c <HAL_UART_IRQHandler+0x560>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d011      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	4a71      	ldr	r2, [pc, #452]	; (8009140 <HAL_UART_IRQHandler+0x564>)
 8008f7a:	4293      	cmp	r3, r2
 8008f7c:	d00b      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a6f      	ldr	r2, [pc, #444]	; (8009144 <HAL_UART_IRQHandler+0x568>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d005      	beq.n	8008f96 <HAL_UART_IRQHandler+0x3ba>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4a6d      	ldr	r2, [pc, #436]	; (8009148 <HAL_UART_IRQHandler+0x56c>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d105      	bne.n	8008fa2 <HAL_UART_IRQHandler+0x3c6>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	e004      	b.n	8008fac <HAL_UART_IRQHandler+0x3d0>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	685b      	ldr	r3, [r3, #4]
 8008faa:	b29b      	uxth	r3, r3
 8008fac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008fb0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	f000 81a4 	beq.w	8009302 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008fc0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	f080 819c 	bcs.w	8009302 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008fd0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008fd8:	69db      	ldr	r3, [r3, #28]
 8008fda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008fde:	f000 8086 	beq.w	80090ee <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008fee:	e853 3f00 	ldrex	r3, [r3]
 8008ff2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008ff6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ffa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ffe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	461a      	mov	r2, r3
 8009008:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800900c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009010:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009014:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009018:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800901c:	e841 2300 	strex	r3, r2, [r1]
 8009020:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009024:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009028:	2b00      	cmp	r3, #0
 800902a:	d1da      	bne.n	8008fe2 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	3308      	adds	r3, #8
 8009032:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009034:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009036:	e853 3f00 	ldrex	r3, [r3]
 800903a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800903c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800903e:	f023 0301 	bic.w	r3, r3, #1
 8009042:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	3308      	adds	r3, #8
 800904c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009050:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009054:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009056:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009058:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800905c:	e841 2300 	strex	r3, r2, [r1]
 8009060:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009062:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009064:	2b00      	cmp	r3, #0
 8009066:	d1e1      	bne.n	800902c <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	3308      	adds	r3, #8
 800906e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009070:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009072:	e853 3f00 	ldrex	r3, [r3]
 8009076:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009078:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800907a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800907e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	3308      	adds	r3, #8
 8009088:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800908c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800908e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009090:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009092:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009094:	e841 2300 	strex	r3, r2, [r1]
 8009098:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800909a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800909c:	2b00      	cmp	r3, #0
 800909e:	d1e3      	bne.n	8009068 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2220      	movs	r2, #32
 80090a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090b6:	e853 3f00 	ldrex	r3, [r3]
 80090ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80090bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090be:	f023 0310 	bic.w	r3, r3, #16
 80090c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	461a      	mov	r2, r3
 80090cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80090d0:	65bb      	str	r3, [r7, #88]	; 0x58
 80090d2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80090d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80090d8:	e841 2300 	strex	r3, r2, [r1]
 80090dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80090de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d1e4      	bne.n	80090ae <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80090e8:	4618      	mov	r0, r3
 80090ea:	f7f9 ff59 	bl	8002fa0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	1ad3      	subs	r3, r2, r3
 80090fe:	b29b      	uxth	r3, r3
 8009100:	4619      	mov	r1, r3
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 f91c 	bl	8009340 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009108:	e0fb      	b.n	8009302 <HAL_UART_IRQHandler+0x726>
 800910a:	bf00      	nop
 800910c:	40020010 	.word	0x40020010
 8009110:	40020028 	.word	0x40020028
 8009114:	40020040 	.word	0x40020040
 8009118:	40020058 	.word	0x40020058
 800911c:	40020070 	.word	0x40020070
 8009120:	40020088 	.word	0x40020088
 8009124:	400200a0 	.word	0x400200a0
 8009128:	400200b8 	.word	0x400200b8
 800912c:	40020410 	.word	0x40020410
 8009130:	40020428 	.word	0x40020428
 8009134:	40020440 	.word	0x40020440
 8009138:	40020458 	.word	0x40020458
 800913c:	40020470 	.word	0x40020470
 8009140:	40020488 	.word	0x40020488
 8009144:	400204a0 	.word	0x400204a0
 8009148:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009158:	b29b      	uxth	r3, r3
 800915a:	1ad3      	subs	r3, r2, r3
 800915c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009166:	b29b      	uxth	r3, r3
 8009168:	2b00      	cmp	r3, #0
 800916a:	f000 80cc 	beq.w	8009306 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800916e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009172:	2b00      	cmp	r3, #0
 8009174:	f000 80c7 	beq.w	8009306 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009180:	e853 3f00 	ldrex	r3, [r3]
 8009184:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009188:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800918c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	461a      	mov	r2, r3
 8009196:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800919a:	647b      	str	r3, [r7, #68]	; 0x44
 800919c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800919e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80091a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80091a2:	e841 2300 	strex	r3, r2, [r1]
 80091a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80091a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d1e4      	bne.n	8009178 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	3308      	adds	r3, #8
 80091b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b8:	e853 3f00 	ldrex	r3, [r3]
 80091bc:	623b      	str	r3, [r7, #32]
   return(result);
 80091be:	6a3a      	ldr	r2, [r7, #32]
 80091c0:	4b54      	ldr	r3, [pc, #336]	; (8009314 <HAL_UART_IRQHandler+0x738>)
 80091c2:	4013      	ands	r3, r2
 80091c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	3308      	adds	r3, #8
 80091ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80091d2:	633a      	str	r2, [r7, #48]	; 0x30
 80091d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091da:	e841 2300 	strex	r3, r2, [r1]
 80091de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80091e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1e3      	bne.n	80091ae <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2220      	movs	r2, #32
 80091ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	e853 3f00 	ldrex	r3, [r3]
 8009206:	60fb      	str	r3, [r7, #12]
   return(result);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f023 0310 	bic.w	r3, r3, #16
 800920e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	461a      	mov	r2, r3
 8009218:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800921c:	61fb      	str	r3, [r7, #28]
 800921e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009220:	69b9      	ldr	r1, [r7, #24]
 8009222:	69fa      	ldr	r2, [r7, #28]
 8009224:	e841 2300 	strex	r3, r2, [r1]
 8009228:	617b      	str	r3, [r7, #20]
   return(result);
 800922a:	697b      	ldr	r3, [r7, #20]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d1e4      	bne.n	80091fa <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009230:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009234:	4619      	mov	r1, r3
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f000 f882 	bl	8009340 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800923c:	e063      	b.n	8009306 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800923e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009242:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009246:	2b00      	cmp	r3, #0
 8009248:	d00e      	beq.n	8009268 <HAL_UART_IRQHandler+0x68c>
 800924a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800924e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009252:	2b00      	cmp	r3, #0
 8009254:	d008      	beq.n	8009268 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800925e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f001 f83e 	bl	800a2e2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009266:	e051      	b.n	800930c <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800926c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009270:	2b00      	cmp	r3, #0
 8009272:	d014      	beq.n	800929e <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800927c:	2b00      	cmp	r3, #0
 800927e:	d105      	bne.n	800928c <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009280:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009284:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009288:	2b00      	cmp	r3, #0
 800928a:	d008      	beq.n	800929e <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009290:	2b00      	cmp	r3, #0
 8009292:	d03a      	beq.n	800930a <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	4798      	blx	r3
    }
    return;
 800929c:	e035      	b.n	800930a <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800929e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d009      	beq.n	80092be <HAL_UART_IRQHandler+0x6e2>
 80092aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d003      	beq.n	80092be <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 ffe8 	bl	800a28c <UART_EndTransmit_IT>
    return;
 80092bc:	e026      	b.n	800930c <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80092be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d009      	beq.n	80092de <HAL_UART_IRQHandler+0x702>
 80092ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092ce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d003      	beq.n	80092de <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f001 f817 	bl	800a30a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80092dc:	e016      	b.n	800930c <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80092de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d010      	beq.n	800930c <HAL_UART_IRQHandler+0x730>
 80092ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	da0c      	bge.n	800930c <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f000 ffff 	bl	800a2f6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80092f8:	e008      	b.n	800930c <HAL_UART_IRQHandler+0x730>
      return;
 80092fa:	bf00      	nop
 80092fc:	e006      	b.n	800930c <HAL_UART_IRQHandler+0x730>
    return;
 80092fe:	bf00      	nop
 8009300:	e004      	b.n	800930c <HAL_UART_IRQHandler+0x730>
      return;
 8009302:	bf00      	nop
 8009304:	e002      	b.n	800930c <HAL_UART_IRQHandler+0x730>
      return;
 8009306:	bf00      	nop
 8009308:	e000      	b.n	800930c <HAL_UART_IRQHandler+0x730>
    return;
 800930a:	bf00      	nop
  }
}
 800930c:	37e8      	adds	r7, #232	; 0xe8
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}
 8009312:	bf00      	nop
 8009314:	effffffe 	.word	0xeffffffe

08009318 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009320:	bf00      	nop
 8009322:	370c      	adds	r7, #12
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr

0800932c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800932c:	b480      	push	{r7}
 800932e:	b083      	sub	sp, #12
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009334:	bf00      	nop
 8009336:	370c      	adds	r7, #12
 8009338:	46bd      	mov	sp, r7
 800933a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933e:	4770      	bx	lr

08009340 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009340:	b480      	push	{r7}
 8009342:	b083      	sub	sp, #12
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	460b      	mov	r3, r1
 800934a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800934c:	bf00      	nop
 800934e:	370c      	adds	r7, #12
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr

08009358 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009358:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800935c:	b092      	sub	sp, #72	; 0x48
 800935e:	af00      	add	r7, sp, #0
 8009360:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009362:	2300      	movs	r3, #0
 8009364:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	689a      	ldr	r2, [r3, #8]
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	691b      	ldr	r3, [r3, #16]
 8009370:	431a      	orrs	r2, r3
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	695b      	ldr	r3, [r3, #20]
 8009376:	431a      	orrs	r2, r3
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	69db      	ldr	r3, [r3, #28]
 800937c:	4313      	orrs	r3, r2
 800937e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	4bbe      	ldr	r3, [pc, #760]	; (8009680 <UART_SetConfig+0x328>)
 8009388:	4013      	ands	r3, r2
 800938a:	697a      	ldr	r2, [r7, #20]
 800938c:	6812      	ldr	r2, [r2, #0]
 800938e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009390:	430b      	orrs	r3, r1
 8009392:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	685b      	ldr	r3, [r3, #4]
 800939a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800939e:	697b      	ldr	r3, [r7, #20]
 80093a0:	68da      	ldr	r2, [r3, #12]
 80093a2:	697b      	ldr	r3, [r7, #20]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	430a      	orrs	r2, r1
 80093a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	699b      	ldr	r3, [r3, #24]
 80093ae:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4ab3      	ldr	r2, [pc, #716]	; (8009684 <UART_SetConfig+0x32c>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d004      	beq.n	80093c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	6a1b      	ldr	r3, [r3, #32]
 80093be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80093c0:	4313      	orrs	r3, r2
 80093c2:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	689a      	ldr	r2, [r3, #8]
 80093ca:	4baf      	ldr	r3, [pc, #700]	; (8009688 <UART_SetConfig+0x330>)
 80093cc:	4013      	ands	r3, r2
 80093ce:	697a      	ldr	r2, [r7, #20]
 80093d0:	6812      	ldr	r2, [r2, #0]
 80093d2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80093d4:	430b      	orrs	r3, r1
 80093d6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093de:	f023 010f 	bic.w	r1, r3, #15
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	430a      	orrs	r2, r1
 80093ec:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4aa6      	ldr	r2, [pc, #664]	; (800968c <UART_SetConfig+0x334>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d177      	bne.n	80094e8 <UART_SetConfig+0x190>
 80093f8:	4ba5      	ldr	r3, [pc, #660]	; (8009690 <UART_SetConfig+0x338>)
 80093fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093fc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009400:	2b28      	cmp	r3, #40	; 0x28
 8009402:	d86d      	bhi.n	80094e0 <UART_SetConfig+0x188>
 8009404:	a201      	add	r2, pc, #4	; (adr r2, 800940c <UART_SetConfig+0xb4>)
 8009406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800940a:	bf00      	nop
 800940c:	080094b1 	.word	0x080094b1
 8009410:	080094e1 	.word	0x080094e1
 8009414:	080094e1 	.word	0x080094e1
 8009418:	080094e1 	.word	0x080094e1
 800941c:	080094e1 	.word	0x080094e1
 8009420:	080094e1 	.word	0x080094e1
 8009424:	080094e1 	.word	0x080094e1
 8009428:	080094e1 	.word	0x080094e1
 800942c:	080094b9 	.word	0x080094b9
 8009430:	080094e1 	.word	0x080094e1
 8009434:	080094e1 	.word	0x080094e1
 8009438:	080094e1 	.word	0x080094e1
 800943c:	080094e1 	.word	0x080094e1
 8009440:	080094e1 	.word	0x080094e1
 8009444:	080094e1 	.word	0x080094e1
 8009448:	080094e1 	.word	0x080094e1
 800944c:	080094c1 	.word	0x080094c1
 8009450:	080094e1 	.word	0x080094e1
 8009454:	080094e1 	.word	0x080094e1
 8009458:	080094e1 	.word	0x080094e1
 800945c:	080094e1 	.word	0x080094e1
 8009460:	080094e1 	.word	0x080094e1
 8009464:	080094e1 	.word	0x080094e1
 8009468:	080094e1 	.word	0x080094e1
 800946c:	080094c9 	.word	0x080094c9
 8009470:	080094e1 	.word	0x080094e1
 8009474:	080094e1 	.word	0x080094e1
 8009478:	080094e1 	.word	0x080094e1
 800947c:	080094e1 	.word	0x080094e1
 8009480:	080094e1 	.word	0x080094e1
 8009484:	080094e1 	.word	0x080094e1
 8009488:	080094e1 	.word	0x080094e1
 800948c:	080094d1 	.word	0x080094d1
 8009490:	080094e1 	.word	0x080094e1
 8009494:	080094e1 	.word	0x080094e1
 8009498:	080094e1 	.word	0x080094e1
 800949c:	080094e1 	.word	0x080094e1
 80094a0:	080094e1 	.word	0x080094e1
 80094a4:	080094e1 	.word	0x080094e1
 80094a8:	080094e1 	.word	0x080094e1
 80094ac:	080094d9 	.word	0x080094d9
 80094b0:	2301      	movs	r3, #1
 80094b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094b6:	e222      	b.n	80098fe <UART_SetConfig+0x5a6>
 80094b8:	2304      	movs	r3, #4
 80094ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094be:	e21e      	b.n	80098fe <UART_SetConfig+0x5a6>
 80094c0:	2308      	movs	r3, #8
 80094c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094c6:	e21a      	b.n	80098fe <UART_SetConfig+0x5a6>
 80094c8:	2310      	movs	r3, #16
 80094ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094ce:	e216      	b.n	80098fe <UART_SetConfig+0x5a6>
 80094d0:	2320      	movs	r3, #32
 80094d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094d6:	e212      	b.n	80098fe <UART_SetConfig+0x5a6>
 80094d8:	2340      	movs	r3, #64	; 0x40
 80094da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094de:	e20e      	b.n	80098fe <UART_SetConfig+0x5a6>
 80094e0:	2380      	movs	r3, #128	; 0x80
 80094e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80094e6:	e20a      	b.n	80098fe <UART_SetConfig+0x5a6>
 80094e8:	697b      	ldr	r3, [r7, #20]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	4a69      	ldr	r2, [pc, #420]	; (8009694 <UART_SetConfig+0x33c>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d130      	bne.n	8009554 <UART_SetConfig+0x1fc>
 80094f2:	4b67      	ldr	r3, [pc, #412]	; (8009690 <UART_SetConfig+0x338>)
 80094f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094f6:	f003 0307 	and.w	r3, r3, #7
 80094fa:	2b05      	cmp	r3, #5
 80094fc:	d826      	bhi.n	800954c <UART_SetConfig+0x1f4>
 80094fe:	a201      	add	r2, pc, #4	; (adr r2, 8009504 <UART_SetConfig+0x1ac>)
 8009500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009504:	0800951d 	.word	0x0800951d
 8009508:	08009525 	.word	0x08009525
 800950c:	0800952d 	.word	0x0800952d
 8009510:	08009535 	.word	0x08009535
 8009514:	0800953d 	.word	0x0800953d
 8009518:	08009545 	.word	0x08009545
 800951c:	2300      	movs	r3, #0
 800951e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009522:	e1ec      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009524:	2304      	movs	r3, #4
 8009526:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800952a:	e1e8      	b.n	80098fe <UART_SetConfig+0x5a6>
 800952c:	2308      	movs	r3, #8
 800952e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009532:	e1e4      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009534:	2310      	movs	r3, #16
 8009536:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800953a:	e1e0      	b.n	80098fe <UART_SetConfig+0x5a6>
 800953c:	2320      	movs	r3, #32
 800953e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009542:	e1dc      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009544:	2340      	movs	r3, #64	; 0x40
 8009546:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800954a:	e1d8      	b.n	80098fe <UART_SetConfig+0x5a6>
 800954c:	2380      	movs	r3, #128	; 0x80
 800954e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009552:	e1d4      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a4f      	ldr	r2, [pc, #316]	; (8009698 <UART_SetConfig+0x340>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d130      	bne.n	80095c0 <UART_SetConfig+0x268>
 800955e:	4b4c      	ldr	r3, [pc, #304]	; (8009690 <UART_SetConfig+0x338>)
 8009560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009562:	f003 0307 	and.w	r3, r3, #7
 8009566:	2b05      	cmp	r3, #5
 8009568:	d826      	bhi.n	80095b8 <UART_SetConfig+0x260>
 800956a:	a201      	add	r2, pc, #4	; (adr r2, 8009570 <UART_SetConfig+0x218>)
 800956c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009570:	08009589 	.word	0x08009589
 8009574:	08009591 	.word	0x08009591
 8009578:	08009599 	.word	0x08009599
 800957c:	080095a1 	.word	0x080095a1
 8009580:	080095a9 	.word	0x080095a9
 8009584:	080095b1 	.word	0x080095b1
 8009588:	2300      	movs	r3, #0
 800958a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800958e:	e1b6      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009590:	2304      	movs	r3, #4
 8009592:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009596:	e1b2      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009598:	2308      	movs	r3, #8
 800959a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800959e:	e1ae      	b.n	80098fe <UART_SetConfig+0x5a6>
 80095a0:	2310      	movs	r3, #16
 80095a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095a6:	e1aa      	b.n	80098fe <UART_SetConfig+0x5a6>
 80095a8:	2320      	movs	r3, #32
 80095aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095ae:	e1a6      	b.n	80098fe <UART_SetConfig+0x5a6>
 80095b0:	2340      	movs	r3, #64	; 0x40
 80095b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095b6:	e1a2      	b.n	80098fe <UART_SetConfig+0x5a6>
 80095b8:	2380      	movs	r3, #128	; 0x80
 80095ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095be:	e19e      	b.n	80098fe <UART_SetConfig+0x5a6>
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a35      	ldr	r2, [pc, #212]	; (800969c <UART_SetConfig+0x344>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d130      	bne.n	800962c <UART_SetConfig+0x2d4>
 80095ca:	4b31      	ldr	r3, [pc, #196]	; (8009690 <UART_SetConfig+0x338>)
 80095cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095ce:	f003 0307 	and.w	r3, r3, #7
 80095d2:	2b05      	cmp	r3, #5
 80095d4:	d826      	bhi.n	8009624 <UART_SetConfig+0x2cc>
 80095d6:	a201      	add	r2, pc, #4	; (adr r2, 80095dc <UART_SetConfig+0x284>)
 80095d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095dc:	080095f5 	.word	0x080095f5
 80095e0:	080095fd 	.word	0x080095fd
 80095e4:	08009605 	.word	0x08009605
 80095e8:	0800960d 	.word	0x0800960d
 80095ec:	08009615 	.word	0x08009615
 80095f0:	0800961d 	.word	0x0800961d
 80095f4:	2300      	movs	r3, #0
 80095f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80095fa:	e180      	b.n	80098fe <UART_SetConfig+0x5a6>
 80095fc:	2304      	movs	r3, #4
 80095fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009602:	e17c      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009604:	2308      	movs	r3, #8
 8009606:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800960a:	e178      	b.n	80098fe <UART_SetConfig+0x5a6>
 800960c:	2310      	movs	r3, #16
 800960e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009612:	e174      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009614:	2320      	movs	r3, #32
 8009616:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800961a:	e170      	b.n	80098fe <UART_SetConfig+0x5a6>
 800961c:	2340      	movs	r3, #64	; 0x40
 800961e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009622:	e16c      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009624:	2380      	movs	r3, #128	; 0x80
 8009626:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800962a:	e168      	b.n	80098fe <UART_SetConfig+0x5a6>
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	4a1b      	ldr	r2, [pc, #108]	; (80096a0 <UART_SetConfig+0x348>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d142      	bne.n	80096bc <UART_SetConfig+0x364>
 8009636:	4b16      	ldr	r3, [pc, #88]	; (8009690 <UART_SetConfig+0x338>)
 8009638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800963a:	f003 0307 	and.w	r3, r3, #7
 800963e:	2b05      	cmp	r3, #5
 8009640:	d838      	bhi.n	80096b4 <UART_SetConfig+0x35c>
 8009642:	a201      	add	r2, pc, #4	; (adr r2, 8009648 <UART_SetConfig+0x2f0>)
 8009644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009648:	08009661 	.word	0x08009661
 800964c:	08009669 	.word	0x08009669
 8009650:	08009671 	.word	0x08009671
 8009654:	08009679 	.word	0x08009679
 8009658:	080096a5 	.word	0x080096a5
 800965c:	080096ad 	.word	0x080096ad
 8009660:	2300      	movs	r3, #0
 8009662:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009666:	e14a      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009668:	2304      	movs	r3, #4
 800966a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800966e:	e146      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009670:	2308      	movs	r3, #8
 8009672:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009676:	e142      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009678:	2310      	movs	r3, #16
 800967a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800967e:	e13e      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009680:	cfff69f3 	.word	0xcfff69f3
 8009684:	58000c00 	.word	0x58000c00
 8009688:	11fff4ff 	.word	0x11fff4ff
 800968c:	40011000 	.word	0x40011000
 8009690:	58024400 	.word	0x58024400
 8009694:	40004400 	.word	0x40004400
 8009698:	40004800 	.word	0x40004800
 800969c:	40004c00 	.word	0x40004c00
 80096a0:	40005000 	.word	0x40005000
 80096a4:	2320      	movs	r3, #32
 80096a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80096aa:	e128      	b.n	80098fe <UART_SetConfig+0x5a6>
 80096ac:	2340      	movs	r3, #64	; 0x40
 80096ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80096b2:	e124      	b.n	80098fe <UART_SetConfig+0x5a6>
 80096b4:	2380      	movs	r3, #128	; 0x80
 80096b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80096ba:	e120      	b.n	80098fe <UART_SetConfig+0x5a6>
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	4acb      	ldr	r2, [pc, #812]	; (80099f0 <UART_SetConfig+0x698>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d176      	bne.n	80097b4 <UART_SetConfig+0x45c>
 80096c6:	4bcb      	ldr	r3, [pc, #812]	; (80099f4 <UART_SetConfig+0x69c>)
 80096c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80096ce:	2b28      	cmp	r3, #40	; 0x28
 80096d0:	d86c      	bhi.n	80097ac <UART_SetConfig+0x454>
 80096d2:	a201      	add	r2, pc, #4	; (adr r2, 80096d8 <UART_SetConfig+0x380>)
 80096d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096d8:	0800977d 	.word	0x0800977d
 80096dc:	080097ad 	.word	0x080097ad
 80096e0:	080097ad 	.word	0x080097ad
 80096e4:	080097ad 	.word	0x080097ad
 80096e8:	080097ad 	.word	0x080097ad
 80096ec:	080097ad 	.word	0x080097ad
 80096f0:	080097ad 	.word	0x080097ad
 80096f4:	080097ad 	.word	0x080097ad
 80096f8:	08009785 	.word	0x08009785
 80096fc:	080097ad 	.word	0x080097ad
 8009700:	080097ad 	.word	0x080097ad
 8009704:	080097ad 	.word	0x080097ad
 8009708:	080097ad 	.word	0x080097ad
 800970c:	080097ad 	.word	0x080097ad
 8009710:	080097ad 	.word	0x080097ad
 8009714:	080097ad 	.word	0x080097ad
 8009718:	0800978d 	.word	0x0800978d
 800971c:	080097ad 	.word	0x080097ad
 8009720:	080097ad 	.word	0x080097ad
 8009724:	080097ad 	.word	0x080097ad
 8009728:	080097ad 	.word	0x080097ad
 800972c:	080097ad 	.word	0x080097ad
 8009730:	080097ad 	.word	0x080097ad
 8009734:	080097ad 	.word	0x080097ad
 8009738:	08009795 	.word	0x08009795
 800973c:	080097ad 	.word	0x080097ad
 8009740:	080097ad 	.word	0x080097ad
 8009744:	080097ad 	.word	0x080097ad
 8009748:	080097ad 	.word	0x080097ad
 800974c:	080097ad 	.word	0x080097ad
 8009750:	080097ad 	.word	0x080097ad
 8009754:	080097ad 	.word	0x080097ad
 8009758:	0800979d 	.word	0x0800979d
 800975c:	080097ad 	.word	0x080097ad
 8009760:	080097ad 	.word	0x080097ad
 8009764:	080097ad 	.word	0x080097ad
 8009768:	080097ad 	.word	0x080097ad
 800976c:	080097ad 	.word	0x080097ad
 8009770:	080097ad 	.word	0x080097ad
 8009774:	080097ad 	.word	0x080097ad
 8009778:	080097a5 	.word	0x080097a5
 800977c:	2301      	movs	r3, #1
 800977e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009782:	e0bc      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009784:	2304      	movs	r3, #4
 8009786:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800978a:	e0b8      	b.n	80098fe <UART_SetConfig+0x5a6>
 800978c:	2308      	movs	r3, #8
 800978e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009792:	e0b4      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009794:	2310      	movs	r3, #16
 8009796:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800979a:	e0b0      	b.n	80098fe <UART_SetConfig+0x5a6>
 800979c:	2320      	movs	r3, #32
 800979e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80097a2:	e0ac      	b.n	80098fe <UART_SetConfig+0x5a6>
 80097a4:	2340      	movs	r3, #64	; 0x40
 80097a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80097aa:	e0a8      	b.n	80098fe <UART_SetConfig+0x5a6>
 80097ac:	2380      	movs	r3, #128	; 0x80
 80097ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80097b2:	e0a4      	b.n	80098fe <UART_SetConfig+0x5a6>
 80097b4:	697b      	ldr	r3, [r7, #20]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	4a8f      	ldr	r2, [pc, #572]	; (80099f8 <UART_SetConfig+0x6a0>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d130      	bne.n	8009820 <UART_SetConfig+0x4c8>
 80097be:	4b8d      	ldr	r3, [pc, #564]	; (80099f4 <UART_SetConfig+0x69c>)
 80097c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097c2:	f003 0307 	and.w	r3, r3, #7
 80097c6:	2b05      	cmp	r3, #5
 80097c8:	d826      	bhi.n	8009818 <UART_SetConfig+0x4c0>
 80097ca:	a201      	add	r2, pc, #4	; (adr r2, 80097d0 <UART_SetConfig+0x478>)
 80097cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097d0:	080097e9 	.word	0x080097e9
 80097d4:	080097f1 	.word	0x080097f1
 80097d8:	080097f9 	.word	0x080097f9
 80097dc:	08009801 	.word	0x08009801
 80097e0:	08009809 	.word	0x08009809
 80097e4:	08009811 	.word	0x08009811
 80097e8:	2300      	movs	r3, #0
 80097ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80097ee:	e086      	b.n	80098fe <UART_SetConfig+0x5a6>
 80097f0:	2304      	movs	r3, #4
 80097f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80097f6:	e082      	b.n	80098fe <UART_SetConfig+0x5a6>
 80097f8:	2308      	movs	r3, #8
 80097fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80097fe:	e07e      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009800:	2310      	movs	r3, #16
 8009802:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009806:	e07a      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009808:	2320      	movs	r3, #32
 800980a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800980e:	e076      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009810:	2340      	movs	r3, #64	; 0x40
 8009812:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009816:	e072      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009818:	2380      	movs	r3, #128	; 0x80
 800981a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800981e:	e06e      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a75      	ldr	r2, [pc, #468]	; (80099fc <UART_SetConfig+0x6a4>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d130      	bne.n	800988c <UART_SetConfig+0x534>
 800982a:	4b72      	ldr	r3, [pc, #456]	; (80099f4 <UART_SetConfig+0x69c>)
 800982c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800982e:	f003 0307 	and.w	r3, r3, #7
 8009832:	2b05      	cmp	r3, #5
 8009834:	d826      	bhi.n	8009884 <UART_SetConfig+0x52c>
 8009836:	a201      	add	r2, pc, #4	; (adr r2, 800983c <UART_SetConfig+0x4e4>)
 8009838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800983c:	08009855 	.word	0x08009855
 8009840:	0800985d 	.word	0x0800985d
 8009844:	08009865 	.word	0x08009865
 8009848:	0800986d 	.word	0x0800986d
 800984c:	08009875 	.word	0x08009875
 8009850:	0800987d 	.word	0x0800987d
 8009854:	2300      	movs	r3, #0
 8009856:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800985a:	e050      	b.n	80098fe <UART_SetConfig+0x5a6>
 800985c:	2304      	movs	r3, #4
 800985e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009862:	e04c      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009864:	2308      	movs	r3, #8
 8009866:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800986a:	e048      	b.n	80098fe <UART_SetConfig+0x5a6>
 800986c:	2310      	movs	r3, #16
 800986e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009872:	e044      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009874:	2320      	movs	r3, #32
 8009876:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800987a:	e040      	b.n	80098fe <UART_SetConfig+0x5a6>
 800987c:	2340      	movs	r3, #64	; 0x40
 800987e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009882:	e03c      	b.n	80098fe <UART_SetConfig+0x5a6>
 8009884:	2380      	movs	r3, #128	; 0x80
 8009886:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800988a:	e038      	b.n	80098fe <UART_SetConfig+0x5a6>
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	4a5b      	ldr	r2, [pc, #364]	; (8009a00 <UART_SetConfig+0x6a8>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d130      	bne.n	80098f8 <UART_SetConfig+0x5a0>
 8009896:	4b57      	ldr	r3, [pc, #348]	; (80099f4 <UART_SetConfig+0x69c>)
 8009898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800989a:	f003 0307 	and.w	r3, r3, #7
 800989e:	2b05      	cmp	r3, #5
 80098a0:	d826      	bhi.n	80098f0 <UART_SetConfig+0x598>
 80098a2:	a201      	add	r2, pc, #4	; (adr r2, 80098a8 <UART_SetConfig+0x550>)
 80098a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098a8:	080098c1 	.word	0x080098c1
 80098ac:	080098c9 	.word	0x080098c9
 80098b0:	080098d1 	.word	0x080098d1
 80098b4:	080098d9 	.word	0x080098d9
 80098b8:	080098e1 	.word	0x080098e1
 80098bc:	080098e9 	.word	0x080098e9
 80098c0:	2302      	movs	r3, #2
 80098c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098c6:	e01a      	b.n	80098fe <UART_SetConfig+0x5a6>
 80098c8:	2304      	movs	r3, #4
 80098ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098ce:	e016      	b.n	80098fe <UART_SetConfig+0x5a6>
 80098d0:	2308      	movs	r3, #8
 80098d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098d6:	e012      	b.n	80098fe <UART_SetConfig+0x5a6>
 80098d8:	2310      	movs	r3, #16
 80098da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098de:	e00e      	b.n	80098fe <UART_SetConfig+0x5a6>
 80098e0:	2320      	movs	r3, #32
 80098e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098e6:	e00a      	b.n	80098fe <UART_SetConfig+0x5a6>
 80098e8:	2340      	movs	r3, #64	; 0x40
 80098ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098ee:	e006      	b.n	80098fe <UART_SetConfig+0x5a6>
 80098f0:	2380      	movs	r3, #128	; 0x80
 80098f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80098f6:	e002      	b.n	80098fe <UART_SetConfig+0x5a6>
 80098f8:	2380      	movs	r3, #128	; 0x80
 80098fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80098fe:	697b      	ldr	r3, [r7, #20]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4a3f      	ldr	r2, [pc, #252]	; (8009a00 <UART_SetConfig+0x6a8>)
 8009904:	4293      	cmp	r3, r2
 8009906:	f040 80f8 	bne.w	8009afa <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800990a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800990e:	2b20      	cmp	r3, #32
 8009910:	dc46      	bgt.n	80099a0 <UART_SetConfig+0x648>
 8009912:	2b02      	cmp	r3, #2
 8009914:	f2c0 8082 	blt.w	8009a1c <UART_SetConfig+0x6c4>
 8009918:	3b02      	subs	r3, #2
 800991a:	2b1e      	cmp	r3, #30
 800991c:	d87e      	bhi.n	8009a1c <UART_SetConfig+0x6c4>
 800991e:	a201      	add	r2, pc, #4	; (adr r2, 8009924 <UART_SetConfig+0x5cc>)
 8009920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009924:	080099a7 	.word	0x080099a7
 8009928:	08009a1d 	.word	0x08009a1d
 800992c:	080099af 	.word	0x080099af
 8009930:	08009a1d 	.word	0x08009a1d
 8009934:	08009a1d 	.word	0x08009a1d
 8009938:	08009a1d 	.word	0x08009a1d
 800993c:	080099bf 	.word	0x080099bf
 8009940:	08009a1d 	.word	0x08009a1d
 8009944:	08009a1d 	.word	0x08009a1d
 8009948:	08009a1d 	.word	0x08009a1d
 800994c:	08009a1d 	.word	0x08009a1d
 8009950:	08009a1d 	.word	0x08009a1d
 8009954:	08009a1d 	.word	0x08009a1d
 8009958:	08009a1d 	.word	0x08009a1d
 800995c:	080099cf 	.word	0x080099cf
 8009960:	08009a1d 	.word	0x08009a1d
 8009964:	08009a1d 	.word	0x08009a1d
 8009968:	08009a1d 	.word	0x08009a1d
 800996c:	08009a1d 	.word	0x08009a1d
 8009970:	08009a1d 	.word	0x08009a1d
 8009974:	08009a1d 	.word	0x08009a1d
 8009978:	08009a1d 	.word	0x08009a1d
 800997c:	08009a1d 	.word	0x08009a1d
 8009980:	08009a1d 	.word	0x08009a1d
 8009984:	08009a1d 	.word	0x08009a1d
 8009988:	08009a1d 	.word	0x08009a1d
 800998c:	08009a1d 	.word	0x08009a1d
 8009990:	08009a1d 	.word	0x08009a1d
 8009994:	08009a1d 	.word	0x08009a1d
 8009998:	08009a1d 	.word	0x08009a1d
 800999c:	08009a0f 	.word	0x08009a0f
 80099a0:	2b40      	cmp	r3, #64	; 0x40
 80099a2:	d037      	beq.n	8009a14 <UART_SetConfig+0x6bc>
 80099a4:	e03a      	b.n	8009a1c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80099a6:	f7fe f8c5 	bl	8007b34 <HAL_RCCEx_GetD3PCLK1Freq>
 80099aa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80099ac:	e03c      	b.n	8009a28 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80099b2:	4618      	mov	r0, r3
 80099b4:	f7fe f8d4 	bl	8007b60 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80099b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80099bc:	e034      	b.n	8009a28 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099be:	f107 0318 	add.w	r3, r7, #24
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7fe fa20 	bl	8007e08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80099c8:	69fb      	ldr	r3, [r7, #28]
 80099ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80099cc:	e02c      	b.n	8009a28 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80099ce:	4b09      	ldr	r3, [pc, #36]	; (80099f4 <UART_SetConfig+0x69c>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f003 0320 	and.w	r3, r3, #32
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d016      	beq.n	8009a08 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80099da:	4b06      	ldr	r3, [pc, #24]	; (80099f4 <UART_SetConfig+0x69c>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	08db      	lsrs	r3, r3, #3
 80099e0:	f003 0303 	and.w	r3, r3, #3
 80099e4:	4a07      	ldr	r2, [pc, #28]	; (8009a04 <UART_SetConfig+0x6ac>)
 80099e6:	fa22 f303 	lsr.w	r3, r2, r3
 80099ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80099ec:	e01c      	b.n	8009a28 <UART_SetConfig+0x6d0>
 80099ee:	bf00      	nop
 80099f0:	40011400 	.word	0x40011400
 80099f4:	58024400 	.word	0x58024400
 80099f8:	40007800 	.word	0x40007800
 80099fc:	40007c00 	.word	0x40007c00
 8009a00:	58000c00 	.word	0x58000c00
 8009a04:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009a08:	4b9d      	ldr	r3, [pc, #628]	; (8009c80 <UART_SetConfig+0x928>)
 8009a0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a0c:	e00c      	b.n	8009a28 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009a0e:	4b9d      	ldr	r3, [pc, #628]	; (8009c84 <UART_SetConfig+0x92c>)
 8009a10:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a12:	e009      	b.n	8009a28 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a14:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a18:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009a1a:	e005      	b.n	8009a28 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8009a20:	2301      	movs	r3, #1
 8009a22:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8009a26:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009a28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	f000 81de 	beq.w	8009dec <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a34:	4a94      	ldr	r2, [pc, #592]	; (8009c88 <UART_SetConfig+0x930>)
 8009a36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a3a:	461a      	mov	r2, r3
 8009a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a42:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	685a      	ldr	r2, [r3, #4]
 8009a48:	4613      	mov	r3, r2
 8009a4a:	005b      	lsls	r3, r3, #1
 8009a4c:	4413      	add	r3, r2
 8009a4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d305      	bcc.n	8009a60 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a5c:	429a      	cmp	r2, r3
 8009a5e:	d903      	bls.n	8009a68 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009a60:	2301      	movs	r3, #1
 8009a62:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8009a66:	e1c1      	b.n	8009dec <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	60bb      	str	r3, [r7, #8]
 8009a6e:	60fa      	str	r2, [r7, #12]
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a74:	4a84      	ldr	r2, [pc, #528]	; (8009c88 <UART_SetConfig+0x930>)
 8009a76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a7a:	b29b      	uxth	r3, r3
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	603b      	str	r3, [r7, #0]
 8009a80:	607a      	str	r2, [r7, #4]
 8009a82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a86:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009a8a:	f7f6 fc25 	bl	80002d8 <__aeabi_uldivmod>
 8009a8e:	4602      	mov	r2, r0
 8009a90:	460b      	mov	r3, r1
 8009a92:	4610      	mov	r0, r2
 8009a94:	4619      	mov	r1, r3
 8009a96:	f04f 0200 	mov.w	r2, #0
 8009a9a:	f04f 0300 	mov.w	r3, #0
 8009a9e:	020b      	lsls	r3, r1, #8
 8009aa0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009aa4:	0202      	lsls	r2, r0, #8
 8009aa6:	6979      	ldr	r1, [r7, #20]
 8009aa8:	6849      	ldr	r1, [r1, #4]
 8009aaa:	0849      	lsrs	r1, r1, #1
 8009aac:	2000      	movs	r0, #0
 8009aae:	460c      	mov	r4, r1
 8009ab0:	4605      	mov	r5, r0
 8009ab2:	eb12 0804 	adds.w	r8, r2, r4
 8009ab6:	eb43 0905 	adc.w	r9, r3, r5
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	469a      	mov	sl, r3
 8009ac2:	4693      	mov	fp, r2
 8009ac4:	4652      	mov	r2, sl
 8009ac6:	465b      	mov	r3, fp
 8009ac8:	4640      	mov	r0, r8
 8009aca:	4649      	mov	r1, r9
 8009acc:	f7f6 fc04 	bl	80002d8 <__aeabi_uldivmod>
 8009ad0:	4602      	mov	r2, r0
 8009ad2:	460b      	mov	r3, r1
 8009ad4:	4613      	mov	r3, r2
 8009ad6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ada:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ade:	d308      	bcc.n	8009af2 <UART_SetConfig+0x79a>
 8009ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ae2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009ae6:	d204      	bcs.n	8009af2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009ae8:	697b      	ldr	r3, [r7, #20]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009aee:	60da      	str	r2, [r3, #12]
 8009af0:	e17c      	b.n	8009dec <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009af2:	2301      	movs	r3, #1
 8009af4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8009af8:	e178      	b.n	8009dec <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	69db      	ldr	r3, [r3, #28]
 8009afe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b02:	f040 80c5 	bne.w	8009c90 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009b06:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009b0a:	2b20      	cmp	r3, #32
 8009b0c:	dc48      	bgt.n	8009ba0 <UART_SetConfig+0x848>
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	db7b      	blt.n	8009c0a <UART_SetConfig+0x8b2>
 8009b12:	2b20      	cmp	r3, #32
 8009b14:	d879      	bhi.n	8009c0a <UART_SetConfig+0x8b2>
 8009b16:	a201      	add	r2, pc, #4	; (adr r2, 8009b1c <UART_SetConfig+0x7c4>)
 8009b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b1c:	08009ba7 	.word	0x08009ba7
 8009b20:	08009baf 	.word	0x08009baf
 8009b24:	08009c0b 	.word	0x08009c0b
 8009b28:	08009c0b 	.word	0x08009c0b
 8009b2c:	08009bb7 	.word	0x08009bb7
 8009b30:	08009c0b 	.word	0x08009c0b
 8009b34:	08009c0b 	.word	0x08009c0b
 8009b38:	08009c0b 	.word	0x08009c0b
 8009b3c:	08009bc7 	.word	0x08009bc7
 8009b40:	08009c0b 	.word	0x08009c0b
 8009b44:	08009c0b 	.word	0x08009c0b
 8009b48:	08009c0b 	.word	0x08009c0b
 8009b4c:	08009c0b 	.word	0x08009c0b
 8009b50:	08009c0b 	.word	0x08009c0b
 8009b54:	08009c0b 	.word	0x08009c0b
 8009b58:	08009c0b 	.word	0x08009c0b
 8009b5c:	08009bd7 	.word	0x08009bd7
 8009b60:	08009c0b 	.word	0x08009c0b
 8009b64:	08009c0b 	.word	0x08009c0b
 8009b68:	08009c0b 	.word	0x08009c0b
 8009b6c:	08009c0b 	.word	0x08009c0b
 8009b70:	08009c0b 	.word	0x08009c0b
 8009b74:	08009c0b 	.word	0x08009c0b
 8009b78:	08009c0b 	.word	0x08009c0b
 8009b7c:	08009c0b 	.word	0x08009c0b
 8009b80:	08009c0b 	.word	0x08009c0b
 8009b84:	08009c0b 	.word	0x08009c0b
 8009b88:	08009c0b 	.word	0x08009c0b
 8009b8c:	08009c0b 	.word	0x08009c0b
 8009b90:	08009c0b 	.word	0x08009c0b
 8009b94:	08009c0b 	.word	0x08009c0b
 8009b98:	08009c0b 	.word	0x08009c0b
 8009b9c:	08009bfd 	.word	0x08009bfd
 8009ba0:	2b40      	cmp	r3, #64	; 0x40
 8009ba2:	d02e      	beq.n	8009c02 <UART_SetConfig+0x8aa>
 8009ba4:	e031      	b.n	8009c0a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ba6:	f7fd f853 	bl	8006c50 <HAL_RCC_GetPCLK1Freq>
 8009baa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8009bac:	e033      	b.n	8009c16 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009bae:	f7fd f865 	bl	8006c7c <HAL_RCC_GetPCLK2Freq>
 8009bb2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8009bb4:	e02f      	b.n	8009c16 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009bb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f7fd ffd0 	bl	8007b60 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009bc4:	e027      	b.n	8009c16 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009bc6:	f107 0318 	add.w	r3, r7, #24
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7fe f91c 	bl	8007e08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009bd0:	69fb      	ldr	r3, [r7, #28]
 8009bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009bd4:	e01f      	b.n	8009c16 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009bd6:	4b2d      	ldr	r3, [pc, #180]	; (8009c8c <UART_SetConfig+0x934>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	f003 0320 	and.w	r3, r3, #32
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d009      	beq.n	8009bf6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009be2:	4b2a      	ldr	r3, [pc, #168]	; (8009c8c <UART_SetConfig+0x934>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	08db      	lsrs	r3, r3, #3
 8009be8:	f003 0303 	and.w	r3, r3, #3
 8009bec:	4a24      	ldr	r2, [pc, #144]	; (8009c80 <UART_SetConfig+0x928>)
 8009bee:	fa22 f303 	lsr.w	r3, r2, r3
 8009bf2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009bf4:	e00f      	b.n	8009c16 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009bf6:	4b22      	ldr	r3, [pc, #136]	; (8009c80 <UART_SetConfig+0x928>)
 8009bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009bfa:	e00c      	b.n	8009c16 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009bfc:	4b21      	ldr	r3, [pc, #132]	; (8009c84 <UART_SetConfig+0x92c>)
 8009bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009c00:	e009      	b.n	8009c16 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c06:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009c08:	e005      	b.n	8009c16 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8009c0e:	2301      	movs	r3, #1
 8009c10:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8009c14:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009c16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	f000 80e7 	beq.w	8009dec <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c22:	4a19      	ldr	r2, [pc, #100]	; (8009c88 <UART_SetConfig+0x930>)
 8009c24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c28:	461a      	mov	r2, r3
 8009c2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c30:	005a      	lsls	r2, r3, #1
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	685b      	ldr	r3, [r3, #4]
 8009c36:	085b      	lsrs	r3, r3, #1
 8009c38:	441a      	add	r2, r3
 8009c3a:	697b      	ldr	r3, [r7, #20]
 8009c3c:	685b      	ldr	r3, [r3, #4]
 8009c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c42:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c46:	2b0f      	cmp	r3, #15
 8009c48:	d916      	bls.n	8009c78 <UART_SetConfig+0x920>
 8009c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c50:	d212      	bcs.n	8009c78 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c54:	b29b      	uxth	r3, r3
 8009c56:	f023 030f 	bic.w	r3, r3, #15
 8009c5a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c5e:	085b      	lsrs	r3, r3, #1
 8009c60:	b29b      	uxth	r3, r3
 8009c62:	f003 0307 	and.w	r3, r3, #7
 8009c66:	b29a      	uxth	r2, r3
 8009c68:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8009c6e:	697b      	ldr	r3, [r7, #20]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8009c74:	60da      	str	r2, [r3, #12]
 8009c76:	e0b9      	b.n	8009dec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009c78:	2301      	movs	r3, #1
 8009c7a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8009c7e:	e0b5      	b.n	8009dec <UART_SetConfig+0xa94>
 8009c80:	03d09000 	.word	0x03d09000
 8009c84:	003d0900 	.word	0x003d0900
 8009c88:	0800c16c 	.word	0x0800c16c
 8009c8c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009c90:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009c94:	2b20      	cmp	r3, #32
 8009c96:	dc49      	bgt.n	8009d2c <UART_SetConfig+0x9d4>
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	db7c      	blt.n	8009d96 <UART_SetConfig+0xa3e>
 8009c9c:	2b20      	cmp	r3, #32
 8009c9e:	d87a      	bhi.n	8009d96 <UART_SetConfig+0xa3e>
 8009ca0:	a201      	add	r2, pc, #4	; (adr r2, 8009ca8 <UART_SetConfig+0x950>)
 8009ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ca6:	bf00      	nop
 8009ca8:	08009d33 	.word	0x08009d33
 8009cac:	08009d3b 	.word	0x08009d3b
 8009cb0:	08009d97 	.word	0x08009d97
 8009cb4:	08009d97 	.word	0x08009d97
 8009cb8:	08009d43 	.word	0x08009d43
 8009cbc:	08009d97 	.word	0x08009d97
 8009cc0:	08009d97 	.word	0x08009d97
 8009cc4:	08009d97 	.word	0x08009d97
 8009cc8:	08009d53 	.word	0x08009d53
 8009ccc:	08009d97 	.word	0x08009d97
 8009cd0:	08009d97 	.word	0x08009d97
 8009cd4:	08009d97 	.word	0x08009d97
 8009cd8:	08009d97 	.word	0x08009d97
 8009cdc:	08009d97 	.word	0x08009d97
 8009ce0:	08009d97 	.word	0x08009d97
 8009ce4:	08009d97 	.word	0x08009d97
 8009ce8:	08009d63 	.word	0x08009d63
 8009cec:	08009d97 	.word	0x08009d97
 8009cf0:	08009d97 	.word	0x08009d97
 8009cf4:	08009d97 	.word	0x08009d97
 8009cf8:	08009d97 	.word	0x08009d97
 8009cfc:	08009d97 	.word	0x08009d97
 8009d00:	08009d97 	.word	0x08009d97
 8009d04:	08009d97 	.word	0x08009d97
 8009d08:	08009d97 	.word	0x08009d97
 8009d0c:	08009d97 	.word	0x08009d97
 8009d10:	08009d97 	.word	0x08009d97
 8009d14:	08009d97 	.word	0x08009d97
 8009d18:	08009d97 	.word	0x08009d97
 8009d1c:	08009d97 	.word	0x08009d97
 8009d20:	08009d97 	.word	0x08009d97
 8009d24:	08009d97 	.word	0x08009d97
 8009d28:	08009d89 	.word	0x08009d89
 8009d2c:	2b40      	cmp	r3, #64	; 0x40
 8009d2e:	d02e      	beq.n	8009d8e <UART_SetConfig+0xa36>
 8009d30:	e031      	b.n	8009d96 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d32:	f7fc ff8d 	bl	8006c50 <HAL_RCC_GetPCLK1Freq>
 8009d36:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8009d38:	e033      	b.n	8009da2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d3a:	f7fc ff9f 	bl	8006c7c <HAL_RCC_GetPCLK2Freq>
 8009d3e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8009d40:	e02f      	b.n	8009da2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009d46:	4618      	mov	r0, r3
 8009d48:	f7fd ff0a 	bl	8007b60 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009d50:	e027      	b.n	8009da2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d52:	f107 0318 	add.w	r3, r7, #24
 8009d56:	4618      	mov	r0, r3
 8009d58:	f7fe f856 	bl	8007e08 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009d5c:	69fb      	ldr	r3, [r7, #28]
 8009d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009d60:	e01f      	b.n	8009da2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d62:	4b2d      	ldr	r3, [pc, #180]	; (8009e18 <UART_SetConfig+0xac0>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f003 0320 	and.w	r3, r3, #32
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d009      	beq.n	8009d82 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009d6e:	4b2a      	ldr	r3, [pc, #168]	; (8009e18 <UART_SetConfig+0xac0>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	08db      	lsrs	r3, r3, #3
 8009d74:	f003 0303 	and.w	r3, r3, #3
 8009d78:	4a28      	ldr	r2, [pc, #160]	; (8009e1c <UART_SetConfig+0xac4>)
 8009d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8009d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009d80:	e00f      	b.n	8009da2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009d82:	4b26      	ldr	r3, [pc, #152]	; (8009e1c <UART_SetConfig+0xac4>)
 8009d84:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009d86:	e00c      	b.n	8009da2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009d88:	4b25      	ldr	r3, [pc, #148]	; (8009e20 <UART_SetConfig+0xac8>)
 8009d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009d8c:	e009      	b.n	8009da2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009d94:	e005      	b.n	8009da2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009d96:	2300      	movs	r3, #0
 8009d98:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8009da0:	bf00      	nop
    }

    if (pclk != 0U)
 8009da2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d021      	beq.n	8009dec <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dac:	4a1d      	ldr	r2, [pc, #116]	; (8009e24 <UART_SetConfig+0xacc>)
 8009dae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009db2:	461a      	mov	r2, r3
 8009db4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009db6:	fbb3 f2f2 	udiv	r2, r3, r2
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	685b      	ldr	r3, [r3, #4]
 8009dbe:	085b      	lsrs	r3, r3, #1
 8009dc0:	441a      	add	r2, r3
 8009dc2:	697b      	ldr	r3, [r7, #20]
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dca:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dce:	2b0f      	cmp	r3, #15
 8009dd0:	d909      	bls.n	8009de6 <UART_SetConfig+0xa8e>
 8009dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009dd8:	d205      	bcs.n	8009de6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ddc:	b29a      	uxth	r2, r3
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	60da      	str	r2, [r3, #12]
 8009de4:	e002      	b.n	8009dec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009de6:	2301      	movs	r3, #1
 8009de8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	2201      	movs	r2, #1
 8009df0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	2201      	movs	r2, #1
 8009df8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	2200      	movs	r2, #0
 8009e06:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8009e08:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3748      	adds	r7, #72	; 0x48
 8009e10:	46bd      	mov	sp, r7
 8009e12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e16:	bf00      	nop
 8009e18:	58024400 	.word	0x58024400
 8009e1c:	03d09000 	.word	0x03d09000
 8009e20:	003d0900 	.word	0x003d0900
 8009e24:	0800c16c 	.word	0x0800c16c

08009e28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e34:	f003 0301 	and.w	r3, r3, #1
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d00a      	beq.n	8009e52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	430a      	orrs	r2, r1
 8009e50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e56:	f003 0302 	and.w	r3, r3, #2
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d00a      	beq.n	8009e74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	430a      	orrs	r2, r1
 8009e72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e78:	f003 0304 	and.w	r3, r3, #4
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d00a      	beq.n	8009e96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	430a      	orrs	r2, r1
 8009e94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e9a:	f003 0308 	and.w	r3, r3, #8
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d00a      	beq.n	8009eb8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	430a      	orrs	r2, r1
 8009eb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ebc:	f003 0310 	and.w	r3, r3, #16
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d00a      	beq.n	8009eda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	430a      	orrs	r2, r1
 8009ed8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ede:	f003 0320 	and.w	r3, r3, #32
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d00a      	beq.n	8009efc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	689b      	ldr	r3, [r3, #8]
 8009eec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	430a      	orrs	r2, r1
 8009efa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d01a      	beq.n	8009f3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	685b      	ldr	r3, [r3, #4]
 8009f0e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	430a      	orrs	r2, r1
 8009f1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f26:	d10a      	bne.n	8009f3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	685b      	ldr	r3, [r3, #4]
 8009f2e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	430a      	orrs	r2, r1
 8009f3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d00a      	beq.n	8009f60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	430a      	orrs	r2, r1
 8009f5e:	605a      	str	r2, [r3, #4]
  }
}
 8009f60:	bf00      	nop
 8009f62:	370c      	adds	r7, #12
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr

08009f6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b086      	sub	sp, #24
 8009f70:	af02      	add	r7, sp, #8
 8009f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2200      	movs	r2, #0
 8009f78:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f7c:	f7f8 fb54 	bl	8002628 <HAL_GetTick>
 8009f80:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f003 0308 	and.w	r3, r3, #8
 8009f8c:	2b08      	cmp	r3, #8
 8009f8e:	d10e      	bne.n	8009fae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009f94:	9300      	str	r3, [sp, #0]
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f000 f82f 	bl	800a002 <UART_WaitOnFlagUntilTimeout>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d001      	beq.n	8009fae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009faa:	2303      	movs	r3, #3
 8009fac:	e025      	b.n	8009ffa <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f003 0304 	and.w	r3, r3, #4
 8009fb8:	2b04      	cmp	r3, #4
 8009fba:	d10e      	bne.n	8009fda <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009fbc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009fc0:	9300      	str	r3, [sp, #0]
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 f819 	bl	800a002 <UART_WaitOnFlagUntilTimeout>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d001      	beq.n	8009fda <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009fd6:	2303      	movs	r3, #3
 8009fd8:	e00f      	b.n	8009ffa <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2220      	movs	r2, #32
 8009fde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2220      	movs	r2, #32
 8009fe6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2200      	movs	r2, #0
 8009fee:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009ff8:	2300      	movs	r3, #0
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3710      	adds	r7, #16
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}

0800a002 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a002:	b580      	push	{r7, lr}
 800a004:	b09c      	sub	sp, #112	; 0x70
 800a006:	af00      	add	r7, sp, #0
 800a008:	60f8      	str	r0, [r7, #12]
 800a00a:	60b9      	str	r1, [r7, #8]
 800a00c:	603b      	str	r3, [r7, #0]
 800a00e:	4613      	mov	r3, r2
 800a010:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a012:	e0a9      	b.n	800a168 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a014:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a01a:	f000 80a5 	beq.w	800a168 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a01e:	f7f8 fb03 	bl	8002628 <HAL_GetTick>
 800a022:	4602      	mov	r2, r0
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	1ad3      	subs	r3, r2, r3
 800a028:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a02a:	429a      	cmp	r2, r3
 800a02c:	d302      	bcc.n	800a034 <UART_WaitOnFlagUntilTimeout+0x32>
 800a02e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a030:	2b00      	cmp	r3, #0
 800a032:	d140      	bne.n	800a0b6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a03a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a03c:	e853 3f00 	ldrex	r3, [r3]
 800a040:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a042:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a044:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a048:	667b      	str	r3, [r7, #100]	; 0x64
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	461a      	mov	r2, r3
 800a050:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a052:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a054:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a056:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a058:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a05a:	e841 2300 	strex	r3, r2, [r1]
 800a05e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a060:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a062:	2b00      	cmp	r3, #0
 800a064:	d1e6      	bne.n	800a034 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	3308      	adds	r3, #8
 800a06c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a06e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a070:	e853 3f00 	ldrex	r3, [r3]
 800a074:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a078:	f023 0301 	bic.w	r3, r3, #1
 800a07c:	663b      	str	r3, [r7, #96]	; 0x60
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	3308      	adds	r3, #8
 800a084:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a086:	64ba      	str	r2, [r7, #72]	; 0x48
 800a088:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a08a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a08c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a08e:	e841 2300 	strex	r3, r2, [r1]
 800a092:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a094:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a096:	2b00      	cmp	r3, #0
 800a098:	d1e5      	bne.n	800a066 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2220      	movs	r2, #32
 800a09e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2220      	movs	r2, #32
 800a0a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a0b2:	2303      	movs	r3, #3
 800a0b4:	e069      	b.n	800a18a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f003 0304 	and.w	r3, r3, #4
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d051      	beq.n	800a168 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	69db      	ldr	r3, [r3, #28]
 800a0ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a0ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a0d2:	d149      	bne.n	800a168 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a0dc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e6:	e853 3f00 	ldrex	r3, [r3]
 800a0ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a0ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a0f2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	461a      	mov	r2, r3
 800a0fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0fc:	637b      	str	r3, [r7, #52]	; 0x34
 800a0fe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a100:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a102:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a104:	e841 2300 	strex	r3, r2, [r1]
 800a108:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a10a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d1e6      	bne.n	800a0de <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	3308      	adds	r3, #8
 800a116:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	e853 3f00 	ldrex	r3, [r3]
 800a11e:	613b      	str	r3, [r7, #16]
   return(result);
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	f023 0301 	bic.w	r3, r3, #1
 800a126:	66bb      	str	r3, [r7, #104]	; 0x68
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	3308      	adds	r3, #8
 800a12e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a130:	623a      	str	r2, [r7, #32]
 800a132:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a134:	69f9      	ldr	r1, [r7, #28]
 800a136:	6a3a      	ldr	r2, [r7, #32]
 800a138:	e841 2300 	strex	r3, r2, [r1]
 800a13c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a13e:	69bb      	ldr	r3, [r7, #24]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d1e5      	bne.n	800a110 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	2220      	movs	r2, #32
 800a148:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2220      	movs	r2, #32
 800a150:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2220      	movs	r2, #32
 800a158:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2200      	movs	r2, #0
 800a160:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a164:	2303      	movs	r3, #3
 800a166:	e010      	b.n	800a18a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	69da      	ldr	r2, [r3, #28]
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	4013      	ands	r3, r2
 800a172:	68ba      	ldr	r2, [r7, #8]
 800a174:	429a      	cmp	r2, r3
 800a176:	bf0c      	ite	eq
 800a178:	2301      	moveq	r3, #1
 800a17a:	2300      	movne	r3, #0
 800a17c:	b2db      	uxtb	r3, r3
 800a17e:	461a      	mov	r2, r3
 800a180:	79fb      	ldrb	r3, [r7, #7]
 800a182:	429a      	cmp	r2, r3
 800a184:	f43f af46 	beq.w	800a014 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a188:	2300      	movs	r3, #0
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	3770      	adds	r7, #112	; 0x70
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
	...

0800a194 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a194:	b480      	push	{r7}
 800a196:	b095      	sub	sp, #84	; 0x54
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1a4:	e853 3f00 	ldrex	r3, [r3]
 800a1a8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a1aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a1b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	461a      	mov	r2, r3
 800a1b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a1ba:	643b      	str	r3, [r7, #64]	; 0x40
 800a1bc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1be:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a1c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a1c2:	e841 2300 	strex	r3, r2, [r1]
 800a1c6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a1c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d1e6      	bne.n	800a19c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	3308      	adds	r3, #8
 800a1d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1d6:	6a3b      	ldr	r3, [r7, #32]
 800a1d8:	e853 3f00 	ldrex	r3, [r3]
 800a1dc:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1de:	69fa      	ldr	r2, [r7, #28]
 800a1e0:	4b1e      	ldr	r3, [pc, #120]	; (800a25c <UART_EndRxTransfer+0xc8>)
 800a1e2:	4013      	ands	r3, r2
 800a1e4:	64bb      	str	r3, [r7, #72]	; 0x48
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	3308      	adds	r3, #8
 800a1ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a1ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a1f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a1f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a1f6:	e841 2300 	strex	r3, r2, [r1]
 800a1fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a1fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d1e5      	bne.n	800a1ce <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a206:	2b01      	cmp	r3, #1
 800a208:	d118      	bne.n	800a23c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	e853 3f00 	ldrex	r3, [r3]
 800a216:	60bb      	str	r3, [r7, #8]
   return(result);
 800a218:	68bb      	ldr	r3, [r7, #8]
 800a21a:	f023 0310 	bic.w	r3, r3, #16
 800a21e:	647b      	str	r3, [r7, #68]	; 0x44
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	461a      	mov	r2, r3
 800a226:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a228:	61bb      	str	r3, [r7, #24]
 800a22a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a22c:	6979      	ldr	r1, [r7, #20]
 800a22e:	69ba      	ldr	r2, [r7, #24]
 800a230:	e841 2300 	strex	r3, r2, [r1]
 800a234:	613b      	str	r3, [r7, #16]
   return(result);
 800a236:	693b      	ldr	r3, [r7, #16]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d1e6      	bne.n	800a20a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2220      	movs	r2, #32
 800a240:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2200      	movs	r2, #0
 800a248:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2200      	movs	r2, #0
 800a24e:	671a      	str	r2, [r3, #112]	; 0x70
}
 800a250:	bf00      	nop
 800a252:	3754      	adds	r7, #84	; 0x54
 800a254:	46bd      	mov	sp, r7
 800a256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25a:	4770      	bx	lr
 800a25c:	effffffe 	.word	0xeffffffe

0800a260 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a26c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2200      	movs	r2, #0
 800a272:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2200      	movs	r2, #0
 800a27a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a27e:	68f8      	ldr	r0, [r7, #12]
 800a280:	f7ff f854 	bl	800932c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a284:	bf00      	nop
 800a286:	3710      	adds	r7, #16
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b088      	sub	sp, #32
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	e853 3f00 	ldrex	r3, [r3]
 800a2a0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a2a8:	61fb      	str	r3, [r7, #28]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	69fb      	ldr	r3, [r7, #28]
 800a2b2:	61bb      	str	r3, [r7, #24]
 800a2b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2b6:	6979      	ldr	r1, [r7, #20]
 800a2b8:	69ba      	ldr	r2, [r7, #24]
 800a2ba:	e841 2300 	strex	r3, r2, [r1]
 800a2be:	613b      	str	r3, [r7, #16]
   return(result);
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d1e6      	bne.n	800a294 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2220      	movs	r2, #32
 800a2ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f7ff f81f 	bl	8009318 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2da:	bf00      	nop
 800a2dc:	3720      	adds	r7, #32
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}

0800a2e2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a2e2:	b480      	push	{r7}
 800a2e4:	b083      	sub	sp, #12
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a2ea:	bf00      	nop
 800a2ec:	370c      	adds	r7, #12
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr

0800a2f6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a2f6:	b480      	push	{r7}
 800a2f8:	b083      	sub	sp, #12
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a2fe:	bf00      	nop
 800a300:	370c      	adds	r7, #12
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr

0800a30a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a30a:	b480      	push	{r7}
 800a30c:	b083      	sub	sp, #12
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a312:	bf00      	nop
 800a314:	370c      	adds	r7, #12
 800a316:	46bd      	mov	sp, r7
 800a318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31c:	4770      	bx	lr

0800a31e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a31e:	b480      	push	{r7}
 800a320:	b085      	sub	sp, #20
 800a322:	af00      	add	r7, sp, #0
 800a324:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d101      	bne.n	800a334 <HAL_UARTEx_DisableFifoMode+0x16>
 800a330:	2302      	movs	r3, #2
 800a332:	e027      	b.n	800a384 <HAL_UARTEx_DisableFifoMode+0x66>
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2201      	movs	r2, #1
 800a338:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2224      	movs	r2, #36	; 0x24
 800a340:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	681a      	ldr	r2, [r3, #0]
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f022 0201 	bic.w	r2, r2, #1
 800a35a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a362:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2200      	movs	r2, #0
 800a368:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	68fa      	ldr	r2, [r7, #12]
 800a370:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2220      	movs	r2, #32
 800a376:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2200      	movs	r2, #0
 800a37e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a382:	2300      	movs	r3, #0
}
 800a384:	4618      	mov	r0, r3
 800a386:	3714      	adds	r7, #20
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr

0800a390 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b084      	sub	sp, #16
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a3a0:	2b01      	cmp	r3, #1
 800a3a2:	d101      	bne.n	800a3a8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a3a4:	2302      	movs	r3, #2
 800a3a6:	e02d      	b.n	800a404 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2224      	movs	r2, #36	; 0x24
 800a3b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	681a      	ldr	r2, [r3, #0]
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f022 0201 	bic.w	r2, r2, #1
 800a3ce:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	689b      	ldr	r3, [r3, #8]
 800a3d6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	683a      	ldr	r2, [r7, #0]
 800a3e0:	430a      	orrs	r2, r1
 800a3e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f000 f84f 	bl	800a488 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	68fa      	ldr	r2, [r7, #12]
 800a3f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2220      	movs	r2, #32
 800a3f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a402:	2300      	movs	r3, #0
}
 800a404:	4618      	mov	r0, r3
 800a406:	3710      	adds	r7, #16
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b084      	sub	sp, #16
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a41c:	2b01      	cmp	r3, #1
 800a41e:	d101      	bne.n	800a424 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a420:	2302      	movs	r3, #2
 800a422:	e02d      	b.n	800a480 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2201      	movs	r2, #1
 800a428:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2224      	movs	r2, #36	; 0x24
 800a430:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	681a      	ldr	r2, [r3, #0]
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f022 0201 	bic.w	r2, r2, #1
 800a44a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	689b      	ldr	r3, [r3, #8]
 800a452:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	683a      	ldr	r2, [r7, #0]
 800a45c:	430a      	orrs	r2, r1
 800a45e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f000 f811 	bl	800a488 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	68fa      	ldr	r2, [r7, #12]
 800a46c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2220      	movs	r2, #32
 800a472:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2200      	movs	r2, #0
 800a47a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a47e:	2300      	movs	r3, #0
}
 800a480:	4618      	mov	r0, r3
 800a482:	3710      	adds	r7, #16
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}

0800a488 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a488:	b480      	push	{r7}
 800a48a:	b085      	sub	sp, #20
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a494:	2b00      	cmp	r3, #0
 800a496:	d108      	bne.n	800a4aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2201      	movs	r2, #1
 800a49c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2201      	movs	r2, #1
 800a4a4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a4a8:	e031      	b.n	800a50e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a4aa:	2310      	movs	r3, #16
 800a4ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a4ae:	2310      	movs	r3, #16
 800a4b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	689b      	ldr	r3, [r3, #8]
 800a4b8:	0e5b      	lsrs	r3, r3, #25
 800a4ba:	b2db      	uxtb	r3, r3
 800a4bc:	f003 0307 	and.w	r3, r3, #7
 800a4c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	0f5b      	lsrs	r3, r3, #29
 800a4ca:	b2db      	uxtb	r3, r3
 800a4cc:	f003 0307 	and.w	r3, r3, #7
 800a4d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a4d2:	7bbb      	ldrb	r3, [r7, #14]
 800a4d4:	7b3a      	ldrb	r2, [r7, #12]
 800a4d6:	4911      	ldr	r1, [pc, #68]	; (800a51c <UARTEx_SetNbDataToProcess+0x94>)
 800a4d8:	5c8a      	ldrb	r2, [r1, r2]
 800a4da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a4de:	7b3a      	ldrb	r2, [r7, #12]
 800a4e0:	490f      	ldr	r1, [pc, #60]	; (800a520 <UARTEx_SetNbDataToProcess+0x98>)
 800a4e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a4e4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4e8:	b29a      	uxth	r2, r3
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a4f0:	7bfb      	ldrb	r3, [r7, #15]
 800a4f2:	7b7a      	ldrb	r2, [r7, #13]
 800a4f4:	4909      	ldr	r1, [pc, #36]	; (800a51c <UARTEx_SetNbDataToProcess+0x94>)
 800a4f6:	5c8a      	ldrb	r2, [r1, r2]
 800a4f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a4fc:	7b7a      	ldrb	r2, [r7, #13]
 800a4fe:	4908      	ldr	r1, [pc, #32]	; (800a520 <UARTEx_SetNbDataToProcess+0x98>)
 800a500:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a502:	fb93 f3f2 	sdiv	r3, r3, r2
 800a506:	b29a      	uxth	r2, r3
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a50e:	bf00      	nop
 800a510:	3714      	adds	r7, #20
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
 800a51a:	bf00      	nop
 800a51c:	0800c184 	.word	0x0800c184
 800a520:	0800c18c 	.word	0x0800c18c

0800a524 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a524:	b084      	sub	sp, #16
 800a526:	b580      	push	{r7, lr}
 800a528:	b084      	sub	sp, #16
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	6078      	str	r0, [r7, #4]
 800a52e:	f107 001c 	add.w	r0, r7, #28
 800a532:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a538:	2b01      	cmp	r3, #1
 800a53a:	d120      	bne.n	800a57e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a540:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	68da      	ldr	r2, [r3, #12]
 800a54c:	4b2a      	ldr	r3, [pc, #168]	; (800a5f8 <USB_CoreInit+0xd4>)
 800a54e:	4013      	ands	r3, r2
 800a550:	687a      	ldr	r2, [r7, #4]
 800a552:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	68db      	ldr	r3, [r3, #12]
 800a558:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a560:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a562:	2b01      	cmp	r3, #1
 800a564:	d105      	bne.n	800a572 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	68db      	ldr	r3, [r3, #12]
 800a56a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 faac 	bl	800aad0 <USB_CoreReset>
 800a578:	4603      	mov	r3, r0
 800a57a:	73fb      	strb	r3, [r7, #15]
 800a57c:	e01a      	b.n	800a5b4 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	68db      	ldr	r3, [r3, #12]
 800a582:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f000 faa0 	bl	800aad0 <USB_CoreReset>
 800a590:	4603      	mov	r3, r0
 800a592:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a596:	2b00      	cmp	r3, #0
 800a598:	d106      	bne.n	800a5a8 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a59e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	639a      	str	r2, [r3, #56]	; 0x38
 800a5a6:	e005      	b.n	800a5b4 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a5b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5b6:	2b01      	cmp	r3, #1
 800a5b8:	d116      	bne.n	800a5e8 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5be:	b29a      	uxth	r2, r3
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a5c8:	4b0c      	ldr	r3, [pc, #48]	; (800a5fc <USB_CoreInit+0xd8>)
 800a5ca:	4313      	orrs	r3, r2
 800a5cc:	687a      	ldr	r2, [r7, #4]
 800a5ce:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	689b      	ldr	r3, [r3, #8]
 800a5d4:	f043 0206 	orr.w	r2, r3, #6
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	689b      	ldr	r3, [r3, #8]
 800a5e0:	f043 0220 	orr.w	r2, r3, #32
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a5e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3710      	adds	r7, #16
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5f4:	b004      	add	sp, #16
 800a5f6:	4770      	bx	lr
 800a5f8:	ffbdffbf 	.word	0xffbdffbf
 800a5fc:	03ee0000 	.word	0x03ee0000

0800a600 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a600:	b480      	push	{r7}
 800a602:	b083      	sub	sp, #12
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	689b      	ldr	r3, [r3, #8]
 800a60c:	f023 0201 	bic.w	r2, r3, #1
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a614:	2300      	movs	r3, #0
}
 800a616:	4618      	mov	r0, r3
 800a618:	370c      	adds	r7, #12
 800a61a:	46bd      	mov	sp, r7
 800a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a620:	4770      	bx	lr

0800a622 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a622:	b580      	push	{r7, lr}
 800a624:	b084      	sub	sp, #16
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
 800a62a:	460b      	mov	r3, r1
 800a62c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a62e:	2300      	movs	r3, #0
 800a630:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	68db      	ldr	r3, [r3, #12]
 800a636:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a63e:	78fb      	ldrb	r3, [r7, #3]
 800a640:	2b01      	cmp	r3, #1
 800a642:	d115      	bne.n	800a670 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	68db      	ldr	r3, [r3, #12]
 800a648:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a650:	2001      	movs	r0, #1
 800a652:	f7f7 fff5 	bl	8002640 <HAL_Delay>
      ms++;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	3301      	adds	r3, #1
 800a65a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	f000 fa29 	bl	800aab4 <USB_GetMode>
 800a662:	4603      	mov	r3, r0
 800a664:	2b01      	cmp	r3, #1
 800a666:	d01e      	beq.n	800a6a6 <USB_SetCurrentMode+0x84>
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	2b31      	cmp	r3, #49	; 0x31
 800a66c:	d9f0      	bls.n	800a650 <USB_SetCurrentMode+0x2e>
 800a66e:	e01a      	b.n	800a6a6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a670:	78fb      	ldrb	r3, [r7, #3]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d115      	bne.n	800a6a2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	68db      	ldr	r3, [r3, #12]
 800a67a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a682:	2001      	movs	r0, #1
 800a684:	f7f7 ffdc 	bl	8002640 <HAL_Delay>
      ms++;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	3301      	adds	r3, #1
 800a68c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f000 fa10 	bl	800aab4 <USB_GetMode>
 800a694:	4603      	mov	r3, r0
 800a696:	2b00      	cmp	r3, #0
 800a698:	d005      	beq.n	800a6a6 <USB_SetCurrentMode+0x84>
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2b31      	cmp	r3, #49	; 0x31
 800a69e:	d9f0      	bls.n	800a682 <USB_SetCurrentMode+0x60>
 800a6a0:	e001      	b.n	800a6a6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	e005      	b.n	800a6b2 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	2b32      	cmp	r3, #50	; 0x32
 800a6aa:	d101      	bne.n	800a6b0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	e000      	b.n	800a6b2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a6b0:	2300      	movs	r3, #0
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	3710      	adds	r7, #16
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}
	...

0800a6bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a6bc:	b084      	sub	sp, #16
 800a6be:	b580      	push	{r7, lr}
 800a6c0:	b086      	sub	sp, #24
 800a6c2:	af00      	add	r7, sp, #0
 800a6c4:	6078      	str	r0, [r7, #4]
 800a6c6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a6ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	613b      	str	r3, [r7, #16]
 800a6da:	e009      	b.n	800a6f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a6dc:	687a      	ldr	r2, [r7, #4]
 800a6de:	693b      	ldr	r3, [r7, #16]
 800a6e0:	3340      	adds	r3, #64	; 0x40
 800a6e2:	009b      	lsls	r3, r3, #2
 800a6e4:	4413      	add	r3, r2
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	3301      	adds	r3, #1
 800a6ee:	613b      	str	r3, [r7, #16]
 800a6f0:	693b      	ldr	r3, [r7, #16]
 800a6f2:	2b0e      	cmp	r3, #14
 800a6f4:	d9f2      	bls.n	800a6dc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a6f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d11c      	bne.n	800a736 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a702:	685b      	ldr	r3, [r3, #4]
 800a704:	68fa      	ldr	r2, [r7, #12]
 800a706:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a70a:	f043 0302 	orr.w	r3, r3, #2
 800a70e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a714:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	601a      	str	r2, [r3, #0]
 800a734:	e005      	b.n	800a742 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a73a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a748:	461a      	mov	r2, r3
 800a74a:	2300      	movs	r3, #0
 800a74c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a754:	4619      	mov	r1, r3
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a75c:	461a      	mov	r2, r3
 800a75e:	680b      	ldr	r3, [r1, #0]
 800a760:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a764:	2b01      	cmp	r3, #1
 800a766:	d10c      	bne.n	800a782 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d104      	bne.n	800a778 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a76e:	2100      	movs	r1, #0
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f000 f965 	bl	800aa40 <USB_SetDevSpeed>
 800a776:	e008      	b.n	800a78a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a778:	2101      	movs	r1, #1
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	f000 f960 	bl	800aa40 <USB_SetDevSpeed>
 800a780:	e003      	b.n	800a78a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a782:	2103      	movs	r1, #3
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 f95b 	bl	800aa40 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a78a:	2110      	movs	r1, #16
 800a78c:	6878      	ldr	r0, [r7, #4]
 800a78e:	f000 f8f3 	bl	800a978 <USB_FlushTxFifo>
 800a792:	4603      	mov	r3, r0
 800a794:	2b00      	cmp	r3, #0
 800a796:	d001      	beq.n	800a79c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800a798:	2301      	movs	r3, #1
 800a79a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f000 f91f 	bl	800a9e0 <USB_FlushRxFifo>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d001      	beq.n	800a7ac <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7be:	461a      	mov	r2, r3
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7ca:	461a      	mov	r2, r3
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	613b      	str	r3, [r7, #16]
 800a7d4:	e043      	b.n	800a85e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	015a      	lsls	r2, r3, #5
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	4413      	add	r3, r2
 800a7de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a7e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a7ec:	d118      	bne.n	800a820 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800a7ee:	693b      	ldr	r3, [r7, #16]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d10a      	bne.n	800a80a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a7f4:	693b      	ldr	r3, [r7, #16]
 800a7f6:	015a      	lsls	r2, r3, #5
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	4413      	add	r3, r2
 800a7fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a800:	461a      	mov	r2, r3
 800a802:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a806:	6013      	str	r3, [r2, #0]
 800a808:	e013      	b.n	800a832 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a80a:	693b      	ldr	r3, [r7, #16]
 800a80c:	015a      	lsls	r2, r3, #5
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	4413      	add	r3, r2
 800a812:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a816:	461a      	mov	r2, r3
 800a818:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a81c:	6013      	str	r3, [r2, #0]
 800a81e:	e008      	b.n	800a832 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a820:	693b      	ldr	r3, [r7, #16]
 800a822:	015a      	lsls	r2, r3, #5
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	4413      	add	r3, r2
 800a828:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a82c:	461a      	mov	r2, r3
 800a82e:	2300      	movs	r3, #0
 800a830:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a832:	693b      	ldr	r3, [r7, #16]
 800a834:	015a      	lsls	r2, r3, #5
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	4413      	add	r3, r2
 800a83a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a83e:	461a      	mov	r2, r3
 800a840:	2300      	movs	r3, #0
 800a842:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a844:	693b      	ldr	r3, [r7, #16]
 800a846:	015a      	lsls	r2, r3, #5
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	4413      	add	r3, r2
 800a84c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a850:	461a      	mov	r2, r3
 800a852:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a856:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	3301      	adds	r3, #1
 800a85c:	613b      	str	r3, [r7, #16]
 800a85e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a860:	693a      	ldr	r2, [r7, #16]
 800a862:	429a      	cmp	r2, r3
 800a864:	d3b7      	bcc.n	800a7d6 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a866:	2300      	movs	r3, #0
 800a868:	613b      	str	r3, [r7, #16]
 800a86a:	e043      	b.n	800a8f4 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a86c:	693b      	ldr	r3, [r7, #16]
 800a86e:	015a      	lsls	r2, r3, #5
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	4413      	add	r3, r2
 800a874:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a87e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a882:	d118      	bne.n	800a8b6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800a884:	693b      	ldr	r3, [r7, #16]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d10a      	bne.n	800a8a0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	015a      	lsls	r2, r3, #5
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	4413      	add	r3, r2
 800a892:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a896:	461a      	mov	r2, r3
 800a898:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a89c:	6013      	str	r3, [r2, #0]
 800a89e:	e013      	b.n	800a8c8 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a8a0:	693b      	ldr	r3, [r7, #16]
 800a8a2:	015a      	lsls	r2, r3, #5
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	4413      	add	r3, r2
 800a8a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8ac:	461a      	mov	r2, r3
 800a8ae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a8b2:	6013      	str	r3, [r2, #0]
 800a8b4:	e008      	b.n	800a8c8 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	015a      	lsls	r2, r3, #5
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	4413      	add	r3, r2
 800a8be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8c2:	461a      	mov	r2, r3
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	015a      	lsls	r2, r3, #5
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	4413      	add	r3, r2
 800a8d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8d4:	461a      	mov	r2, r3
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	015a      	lsls	r2, r3, #5
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	4413      	add	r3, r2
 800a8e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a8ec:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	3301      	adds	r3, #1
 800a8f2:	613b      	str	r3, [r7, #16]
 800a8f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f6:	693a      	ldr	r2, [r7, #16]
 800a8f8:	429a      	cmp	r2, r3
 800a8fa:	d3b7      	bcc.n	800a86c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a902:	691b      	ldr	r3, [r3, #16]
 800a904:	68fa      	ldr	r2, [r7, #12]
 800a906:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a90a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a90e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2200      	movs	r2, #0
 800a914:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a91c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a91e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a920:	2b00      	cmp	r3, #0
 800a922:	d105      	bne.n	800a930 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	699b      	ldr	r3, [r3, #24]
 800a928:	f043 0210 	orr.w	r2, r3, #16
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	699a      	ldr	r2, [r3, #24]
 800a934:	4b0e      	ldr	r3, [pc, #56]	; (800a970 <USB_DevInit+0x2b4>)
 800a936:	4313      	orrs	r3, r2
 800a938:	687a      	ldr	r2, [r7, #4]
 800a93a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a93c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d005      	beq.n	800a94e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	699b      	ldr	r3, [r3, #24]
 800a946:	f043 0208 	orr.w	r2, r3, #8
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a94e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a950:	2b01      	cmp	r3, #1
 800a952:	d105      	bne.n	800a960 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	699a      	ldr	r2, [r3, #24]
 800a958:	4b06      	ldr	r3, [pc, #24]	; (800a974 <USB_DevInit+0x2b8>)
 800a95a:	4313      	orrs	r3, r2
 800a95c:	687a      	ldr	r2, [r7, #4]
 800a95e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a960:	7dfb      	ldrb	r3, [r7, #23]
}
 800a962:	4618      	mov	r0, r3
 800a964:	3718      	adds	r7, #24
 800a966:	46bd      	mov	sp, r7
 800a968:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a96c:	b004      	add	sp, #16
 800a96e:	4770      	bx	lr
 800a970:	803c3800 	.word	0x803c3800
 800a974:	40000004 	.word	0x40000004

0800a978 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a978:	b480      	push	{r7}
 800a97a:	b085      	sub	sp, #20
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
 800a980:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a982:	2300      	movs	r3, #0
 800a984:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	3301      	adds	r3, #1
 800a98a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	4a13      	ldr	r2, [pc, #76]	; (800a9dc <USB_FlushTxFifo+0x64>)
 800a990:	4293      	cmp	r3, r2
 800a992:	d901      	bls.n	800a998 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a994:	2303      	movs	r3, #3
 800a996:	e01b      	b.n	800a9d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	691b      	ldr	r3, [r3, #16]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	daf2      	bge.n	800a986 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	019b      	lsls	r3, r3, #6
 800a9a8:	f043 0220 	orr.w	r2, r3, #32
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	4a08      	ldr	r2, [pc, #32]	; (800a9dc <USB_FlushTxFifo+0x64>)
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d901      	bls.n	800a9c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a9be:	2303      	movs	r3, #3
 800a9c0:	e006      	b.n	800a9d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	691b      	ldr	r3, [r3, #16]
 800a9c6:	f003 0320 	and.w	r3, r3, #32
 800a9ca:	2b20      	cmp	r3, #32
 800a9cc:	d0f0      	beq.n	800a9b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3714      	adds	r7, #20
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9da:	4770      	bx	lr
 800a9dc:	00030d40 	.word	0x00030d40

0800a9e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	b085      	sub	sp, #20
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	3301      	adds	r3, #1
 800a9f0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	4a11      	ldr	r2, [pc, #68]	; (800aa3c <USB_FlushRxFifo+0x5c>)
 800a9f6:	4293      	cmp	r3, r2
 800a9f8:	d901      	bls.n	800a9fe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a9fa:	2303      	movs	r3, #3
 800a9fc:	e018      	b.n	800aa30 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	691b      	ldr	r3, [r3, #16]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	daf2      	bge.n	800a9ec <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800aa06:	2300      	movs	r3, #0
 800aa08:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2210      	movs	r2, #16
 800aa0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	3301      	adds	r3, #1
 800aa14:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	4a08      	ldr	r2, [pc, #32]	; (800aa3c <USB_FlushRxFifo+0x5c>)
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d901      	bls.n	800aa22 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800aa1e:	2303      	movs	r3, #3
 800aa20:	e006      	b.n	800aa30 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	691b      	ldr	r3, [r3, #16]
 800aa26:	f003 0310 	and.w	r3, r3, #16
 800aa2a:	2b10      	cmp	r3, #16
 800aa2c:	d0f0      	beq.n	800aa10 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800aa2e:	2300      	movs	r3, #0
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	3714      	adds	r7, #20
 800aa34:	46bd      	mov	sp, r7
 800aa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3a:	4770      	bx	lr
 800aa3c:	00030d40 	.word	0x00030d40

0800aa40 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b085      	sub	sp, #20
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
 800aa48:	460b      	mov	r3, r1
 800aa4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa56:	681a      	ldr	r2, [r3, #0]
 800aa58:	78fb      	ldrb	r3, [r7, #3]
 800aa5a:	68f9      	ldr	r1, [r7, #12]
 800aa5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aa60:	4313      	orrs	r3, r2
 800aa62:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800aa64:	2300      	movs	r3, #0
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3714      	adds	r7, #20
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa70:	4770      	bx	lr

0800aa72 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800aa72:	b480      	push	{r7}
 800aa74:	b085      	sub	sp, #20
 800aa76:	af00      	add	r7, sp, #0
 800aa78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	68fa      	ldr	r2, [r7, #12]
 800aa88:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800aa8c:	f023 0303 	bic.w	r3, r3, #3
 800aa90:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa98:	685b      	ldr	r3, [r3, #4]
 800aa9a:	68fa      	ldr	r2, [r7, #12]
 800aa9c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800aaa0:	f043 0302 	orr.w	r3, r3, #2
 800aaa4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800aaa6:	2300      	movs	r3, #0
}
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	3714      	adds	r7, #20
 800aaac:	46bd      	mov	sp, r7
 800aaae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab2:	4770      	bx	lr

0800aab4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	695b      	ldr	r3, [r3, #20]
 800aac0:	f003 0301 	and.w	r3, r3, #1
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	370c      	adds	r7, #12
 800aac8:	46bd      	mov	sp, r7
 800aaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aace:	4770      	bx	lr

0800aad0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b085      	sub	sp, #20
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aad8:	2300      	movs	r3, #0
 800aada:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	3301      	adds	r3, #1
 800aae0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	4a13      	ldr	r2, [pc, #76]	; (800ab34 <USB_CoreReset+0x64>)
 800aae6:	4293      	cmp	r3, r2
 800aae8:	d901      	bls.n	800aaee <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aaea:	2303      	movs	r3, #3
 800aaec:	e01b      	b.n	800ab26 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	691b      	ldr	r3, [r3, #16]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	daf2      	bge.n	800aadc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	691b      	ldr	r3, [r3, #16]
 800aafe:	f043 0201 	orr.w	r2, r3, #1
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	3301      	adds	r3, #1
 800ab0a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	4a09      	ldr	r2, [pc, #36]	; (800ab34 <USB_CoreReset+0x64>)
 800ab10:	4293      	cmp	r3, r2
 800ab12:	d901      	bls.n	800ab18 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ab14:	2303      	movs	r3, #3
 800ab16:	e006      	b.n	800ab26 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	691b      	ldr	r3, [r3, #16]
 800ab1c:	f003 0301 	and.w	r3, r3, #1
 800ab20:	2b01      	cmp	r3, #1
 800ab22:	d0f0      	beq.n	800ab06 <USB_CoreReset+0x36>

  return HAL_OK;
 800ab24:	2300      	movs	r3, #0
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3714      	adds	r7, #20
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab30:	4770      	bx	lr
 800ab32:	bf00      	nop
 800ab34:	00030d40 	.word	0x00030d40

0800ab38 <__libc_init_array>:
 800ab38:	b570      	push	{r4, r5, r6, lr}
 800ab3a:	4d0d      	ldr	r5, [pc, #52]	; (800ab70 <__libc_init_array+0x38>)
 800ab3c:	4c0d      	ldr	r4, [pc, #52]	; (800ab74 <__libc_init_array+0x3c>)
 800ab3e:	1b64      	subs	r4, r4, r5
 800ab40:	10a4      	asrs	r4, r4, #2
 800ab42:	2600      	movs	r6, #0
 800ab44:	42a6      	cmp	r6, r4
 800ab46:	d109      	bne.n	800ab5c <__libc_init_array+0x24>
 800ab48:	4d0b      	ldr	r5, [pc, #44]	; (800ab78 <__libc_init_array+0x40>)
 800ab4a:	4c0c      	ldr	r4, [pc, #48]	; (800ab7c <__libc_init_array+0x44>)
 800ab4c:	f000 f820 	bl	800ab90 <_init>
 800ab50:	1b64      	subs	r4, r4, r5
 800ab52:	10a4      	asrs	r4, r4, #2
 800ab54:	2600      	movs	r6, #0
 800ab56:	42a6      	cmp	r6, r4
 800ab58:	d105      	bne.n	800ab66 <__libc_init_array+0x2e>
 800ab5a:	bd70      	pop	{r4, r5, r6, pc}
 800ab5c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab60:	4798      	blx	r3
 800ab62:	3601      	adds	r6, #1
 800ab64:	e7ee      	b.n	800ab44 <__libc_init_array+0xc>
 800ab66:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab6a:	4798      	blx	r3
 800ab6c:	3601      	adds	r6, #1
 800ab6e:	e7f2      	b.n	800ab56 <__libc_init_array+0x1e>
 800ab70:	0800c19c 	.word	0x0800c19c
 800ab74:	0800c19c 	.word	0x0800c19c
 800ab78:	0800c19c 	.word	0x0800c19c
 800ab7c:	0800c1a0 	.word	0x0800c1a0

0800ab80 <memset>:
 800ab80:	4402      	add	r2, r0
 800ab82:	4603      	mov	r3, r0
 800ab84:	4293      	cmp	r3, r2
 800ab86:	d100      	bne.n	800ab8a <memset+0xa>
 800ab88:	4770      	bx	lr
 800ab8a:	f803 1b01 	strb.w	r1, [r3], #1
 800ab8e:	e7f9      	b.n	800ab84 <memset+0x4>

0800ab90 <_init>:
 800ab90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab92:	bf00      	nop
 800ab94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab96:	bc08      	pop	{r3}
 800ab98:	469e      	mov	lr, r3
 800ab9a:	4770      	bx	lr

0800ab9c <_fini>:
 800ab9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab9e:	bf00      	nop
 800aba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aba2:	bc08      	pop	{r3}
 800aba4:	469e      	mov	lr, r3
 800aba6:	4770      	bx	lr
