Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\ipcore_dir\clk_CPU.v" into library work
Parsing module <clk_CPU>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\IFU.v" into library work
Parsing module <IFU>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\GRF.v" into library work
Parsing module <GRF>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\CP0.v" into library work
Parsing module <CP0>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\Controller.v" into library work
Parsing module <Controller>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\src\utils.v" into library work
Parsing module <divisor>.
Parsing module <counter>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\src\txd.v" into library work
Parsing verilog file ".\\src\\head_uart.v" included at line 14.
Parsing module <tx_unit>.
Parsing module <ctrl_shift>.
Parsing module <trans_reg>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\src\rxd.v" into library work
Parsing verilog file ".\\src\\head_uart.v" included at line 9.
Parsing module <rx_unit>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\MEMtoRB.v" into library work
Parsing module <MEMtoRB>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\MEM.v" into library work
Parsing module <MEM>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\IFtoID.v" into library work
Parsing module <IFtoID>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\IF.v" into library work
Parsing module <IF>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\IDtoEX.v" into library work
Parsing module <IDtoEX>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\ID.v" into library work
Parsing module <ID>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\EXtoMEM.v" into library work
Parsing module <EXtoMEM>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\EX.v" into library work
Parsing module <EX>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\src\uart.v" into library work
Parsing verilog file ".\\src\\head_uart.v" included at line 12.
Parsing module <MiniUART>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\P7_standard_timer_2019.v" into library work
Parsing module <TC1>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\numerical_tube_driver.v" into library work
Parsing module <numerical_tube_driver>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\ipcore_dir\IM.v" into library work
Parsing module <IM>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\ipcore_dir\DM.v" into library work
Parsing module <DM>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\general_IO.v" into library work
Parsing module <general_IO>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\datapath.v" into library work
Parsing module <datapath>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\Bridge.v" into library work
Parsing module <Bridge>.
Analyzing Verilog file "D:\works\computer organization\p8\p8_final_CPU\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\works\computer organization\p8\p8_final_CPU\mips.v" Line 107: Port w_grf_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\works\computer organization\p8\p8_final_CPU\mips.v" Line 183: Port ACK_O is not connected to this instance

Elaborating module <mips>.

Elaborating module <clk_CPU>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=40.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\works\computer organization\p8\p8_final_CPU\ipcore_dir\clk_CPU.v" Line 128: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\works\computer organization\p8\p8_final_CPU\ipcore_dir\clk_CPU.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <IM>.
WARNING:HDLCompiler:1499 - "D:\works\computer organization\p8\p8_final_CPU\ipcore_dir\IM.v" Line 39: Empty module <IM> remains a black box.

Elaborating module <DM>.
WARNING:HDLCompiler:1499 - "D:\works\computer organization\p8\p8_final_CPU\ipcore_dir\DM.v" Line 39: Empty module <DM> remains a black box.
WARNING:HDLCompiler:1016 - "D:\works\computer organization\p8\p8_final_CPU\datapath.v" Line 146: Port jal is not connected to this instance

Elaborating module <datapath>.
WARNING:HDLCompiler:1127 - "D:\works\computer organization\p8\p8_final_CPU\datapath.v" Line 99: Assignment to EXLClr ignored, since the identifier is never used

Elaborating module <IF>.

Elaborating module <IFU>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\IF.v" Line 55: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <IFtoID>.

Elaborating module <ID>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\ID.v" Line 70: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\ID.v" Line 71: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\ID.v" Line 103: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\ID.v" Line 140: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <Controller>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\Controller.v" Line 62: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\Controller.v" Line 71: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\Controller.v" Line 113: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\Controller.v" Line 141: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\Controller.v" Line 144: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\Controller.v" Line 147: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <GRF>.

Elaborating module <IDtoEX>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\IDtoEX.v" Line 130: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <EX>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\EX.v" Line 60: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\EX.v" Line 62: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\ALU.v" Line 56: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <EXtoMEM>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\EXtoMEM.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1016 - "D:\works\computer organization\p8\p8_final_CPU\MEM.v" Line 163: Port EXLSet is not connected to this instance

Elaborating module <MEM>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\MEM.v" Line 87: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <CP0>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\CP0.v" Line 59: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:552 - "D:\works\computer organization\p8\p8_final_CPU\MEM.v" Line 163: Input port EXLSet is not connected on this instance

Elaborating module <MEMtoRB>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\MEMtoRB.v" Line 45: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "D:\works\computer organization\p8\p8_final_CPU\mips.v" Line 116: Assignment to m_inst_addr ignored, since the identifier is never used

Elaborating module <Bridge>.

Elaborating module <TC1>.

Elaborating module <numerical_tube_driver>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\numerical_tube_driver.v" Line 76: Result of 32-bit expression is truncated to fit in 20-bit target.

Elaborating module <general_IO>.

Elaborating module <MiniUART>.

Elaborating module <rx_unit>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\src\rxd.v" Line 54: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\src\rxd.v" Line 55: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\src\rxd.v" Line 62: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\src\rxd.v" Line 65: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\src\rxd.v" Line 73: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <tx_unit>.

Elaborating module <ctrl_shift>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\src\txd.v" Line 74: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <trans_reg>.

Elaborating module <divisor(size_cnt_rx=16,size_cnt_tx=16)>.

Elaborating module <counter(size_cnt=16)>.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\src\utils.v" Line 58: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\works\computer organization\p8\p8_final_CPU\src\uart.v" Line 55: Result of 39-bit expression is truncated to fit in 32-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\mips.v".
INFO:Xst:3210 - "D:\works\computer organization\p8\p8_final_CPU\mips.v" line 107: Output port <m_inst_addr> of the instance <datapath> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\works\computer organization\p8\p8_final_CPU\mips.v" line 107: Output port <w_grf_addr> of the instance <datapath> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\works\computer organization\p8\p8_final_CPU\mips.v" line 107: Output port <w_grf_wdata> of the instance <datapath> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\works\computer organization\p8\p8_final_CPU\mips.v" line 107: Output port <w_inst_addr> of the instance <datapath> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\works\computer organization\p8\p8_final_CPU\mips.v" line 183: Output port <ACK_O> of the instance <MiniUART> is unconnected or connected to loadless signal.
    Found 32-bit subtractor for signal <read_IM> created at line 86.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <mips> synthesized.

Synthesizing Unit <clk_CPU>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\ipcore_dir\clk_CPU.v".
    Summary:
	no macro.
Unit <clk_CPU> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\datapath.v".
INFO:Xst:3210 - "D:\works\computer organization\p8\p8_final_CPU\datapath.v" line 146: Output port <jal> of the instance <tID> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <datapath> synthesized.

Synthesizing Unit <IF>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\IF.v".
    Found 32-bit comparator greater for signal <PC_IF[31]_GND_9_o_LessThan_2_o> created at line 55
    Found 32-bit comparator greater for signal <GND_9_o_PC_IF[31]_LessThan_3_o> created at line 55
    Summary:
	inferred   2 Comparator(s).
Unit <IF> synthesized.

Synthesizing Unit <IFU>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\IFU.v".
    Found 32-bit register for signal <PC_reg>.
    Found 32-bit adder for signal <PC_reg[31]_GND_10_o_add_7_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <IFU> synthesized.

Synthesizing Unit <IFtoID>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\IFtoID.v".
    Found 32-bit register for signal <Ins_ID>.
    Found 1-bit register for signal <expFlag_IDin>.
    Found 5-bit register for signal <ExcCode_IDin>.
    Found 1-bit register for signal <delay_ID>.
    Found 32-bit register for signal <PC_ID>.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <IFtoID> synthesized.

Synthesizing Unit <ID>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\ID.v".
        one = 1'b1
    Found 3-bit register for signal <waitEPC>.
    Found 32-bit adder for signal <n0225> created at line 96.
    Found 32-bit adder for signal <PCbranch> created at line 96.
    Found 32-bit adder for signal <PC_IDin[31]_GND_12_o_add_37_OUT> created at line 118.
    Found 3-bit subtractor for signal <GND_12_o_GND_12_o_sub_67_OUT<2:0>> created at line 140.
    Found 32-bit 8-to-1 multiplexer for signal <n0187> created at line 103.
WARNING:Xst:737 - Found 1-bit latch for signal <stop1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stop2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator equal for signal <RD1[31]_RD2[31]_equal_16_o> created at line 103
    Found 32-bit comparator greater for signal <n0040> created at line 105
    Found 32-bit comparator greater for signal <GND_12_o_RD1[31]_LessThan_24_o> created at line 107
    Found 5-bit comparator equal for signal <Ruse1[4]_transDaddr[4]_equal_45_o> created at line 125
    Found 5-bit comparator equal for signal <Ruse1[4]_transEaddr[4]_equal_46_o> created at line 126
    Found 5-bit comparator equal for signal <Ruse1[4]_transWaddr[4]_equal_47_o> created at line 127
    Found 5-bit comparator equal for signal <Ruse1[4]_RegWrite_WB[4]_equal_48_o> created at line 128
    Found 5-bit comparator equal for signal <Ruse2[4]_transDaddr[4]_equal_55_o> created at line 131
    Found 5-bit comparator equal for signal <Ruse2[4]_transEaddr[4]_equal_56_o> created at line 132
    Found 5-bit comparator equal for signal <Ruse2[4]_transWaddr[4]_equal_57_o> created at line 133
    Found 5-bit comparator equal for signal <Ruse2[4]_RegWrite_WB[4]_equal_58_o> created at line 134
    Found 3-bit comparator greater for signal <Tuse1[2]_transDTnew[2]_LessThan_73_o> created at line 148
    Found 3-bit comparator greater for signal <Tuse1[2]_transETnew[2]_LessThan_75_o> created at line 152
    Found 3-bit comparator greater for signal <Tuse1[2]_transWTnew[2]_LessThan_77_o> created at line 156
    Found 3-bit comparator greater for signal <Tuse2[2]_transDTnew[2]_LessThan_80_o> created at line 165
    Found 3-bit comparator greater for signal <Tuse2[2]_transETnew[2]_LessThan_82_o> created at line 169
    Found 3-bit comparator greater for signal <Tuse2[2]_transWTnew[2]_LessThan_84_o> created at line 173
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred  17 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <ID> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\Controller.v".
WARNING:Xst:647 - Input <Ins<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ins<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  35 Multiplexer(s).
Unit <Controller> synthesized.

Synthesizing Unit <GRF>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\GRF.v".
WARNING:Xst:647 - Input <PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024-bit register for signal <n0083>.
    Found 32-bit 32-to-1 multiplexer for signal <RD1> created at line 34.
    Found 32-bit 32-to-1 multiplexer for signal <RD2> created at line 35.
    Found 32-bit 32-to-1 multiplexer for signal <AdressWrite[4]_stack_reg[31][31]_wide_mux_74_OUT> created at line 50.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  67 Multiplexer(s).
Unit <GRF> synthesized.

Synthesizing Unit <IDtoEX>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\IDtoEX.v".
    Found 32-bit register for signal <imm_EXin>.
    Found 32-bit register for signal <RD1_EXin>.
    Found 32-bit register for signal <RD2_EXin>.
    Found 1-bit register for signal <ALUimm_EXin>.
    Found 5-bit register for signal <ARegWrite_EXin>.
    Found 4-bit register for signal <MemWrite_EXin>.
    Found 1-bit register for signal <MemtoReg_EXin>.
    Found 5-bit register for signal <ALUctrl_EXin>.
    Found 32-bit register for signal <datatrans_EXin>.
    Found 3-bit register for signal <Tnew_EXin>.
    Found 5-bit register for signal <Ruse1_EXin>.
    Found 5-bit register for signal <Ruse2_EXin>.
    Found 5-bit register for signal <ALUs_EXin>.
    Found 1-bit register for signal <expFlag_EXin>.
    Found 5-bit register for signal <ExcCode_EXin>.
    Found 1-bit register for signal <delay_EX>.
    Found 32-bit register for signal <PC_EXin>.
    Found 4-bit subtractor for signal <GND_17_o_GND_17_o_sub_6_OUT> created at line 130.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 201 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <IDtoEX> synthesized.

Synthesizing Unit <EX>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\EX.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <Ruse1_EXin[4]_transEaddr[4]_equal_21_o> created at line 85
    Found 5-bit comparator equal for signal <Ruse1_EXin[4]_transWaddr[4]_equal_22_o> created at line 86
    Found 5-bit comparator equal for signal <Ruse2_EXin[4]_transEaddr[4]_equal_27_o> created at line 89
    Found 5-bit comparator equal for signal <Ruse2_EXin[4]_transWaddr[4]_equal_28_o> created at line 90
    Summary:
	inferred   4 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <EX> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\ALU.v".
    Found 33-bit subtractor for signal <A[31]_B[31]_sub_5_OUT> created at line 37.
    Found 33-bit subtractor for signal <GND_19_o_GND_19_o_sub_6_OUT> created at line 38.
    Found 33-bit adder for signal <A[31]_B[31]_add_2_OUT> created at line 35.
    Found 33-bit adder for signal <n0075> created at line 36.
    Found 33-bit shifter logical left for signal <GND_19_o_v_code[4]_shift_left_6_OUT> created at line 39
    Found 33-bit shifter logical right for signal <GND_19_o_v_code[4]_shift_right_7_OUT> created at line 40
    Found 32-bit shifter arithmetic right for signal <B[31]_v_code[4]_shift_right_8_OUT> created at line 41
    Found 33-bit shifter logical left for signal <GND_19_o_S[4]_shift_left_16_OUT> created at line 47
    Found 33-bit shifter logical right for signal <GND_19_o_S[4]_shift_right_17_OUT> created at line 48
    Found 32-bit shifter arithmetic right for signal <B[31]_S[4]_shift_right_18_OUT> created at line 49
    Found 33-bit 21-to-1 multiplexer for signal <Y> created at line 34.
    Found 32-bit comparator greater for signal <B[31]_A[31]_LessThan_13_o> created at line 45
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_15_o> created at line 46
    Found 1-bit comparator equal for signal <Y[31]_Y[32]_equal_25_o> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <EXtoMEM>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\EXtoMEM.v".
    Found 1-bit register for signal <MemtoReg_MEMin>.
    Found 5-bit register for signal <ARegWrite_MEMin>.
    Found 32-bit register for signal <PC_MEMin>.
    Found 32-bit register for signal <datatrans_MEMin>.
    Found 32-bit register for signal <ALUresult_MEMin>.
    Found 32-bit register for signal <RD2_MEMin>.
    Found 5-bit register for signal <Ruse2_MEMin>.
    Found 3-bit register for signal <Tnew_MEMin>.
    Found 1-bit register for signal <expFlag_MEMin>.
    Found 5-bit register for signal <ExcCode_MEMin>.
    Found 1-bit register for signal <delay_MEMin>.
    Found 4-bit register for signal <MemWrite_MEMin>.
    Found 4-bit subtractor for signal <GND_20_o_GND_20_o_sub_5_OUT> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 153 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <EXtoMEM> synthesized.

Synthesizing Unit <MEM>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\MEM.v".
WARNING:Xst:2898 - Port 'EXLSet', unconnected in block instance 'CP0', is tied to GND.
    Found 1-bit register for signal <outInt>.
    Found 32-bit 4-to-1 multiplexer for signal <RD2_MEMintrans[7]_RD2_MEMintrans[31]_mux_61_OUT> created at line 120.
    Found 32-bit 4-to-1 multiplexer for signal <m_data_rdata[31]_m_data_rdata[7]_mux_76_OUT> created at line 140.
    Found 32-bit 4-to-1 multiplexer for signal <GND_21_o_GND_21_o_mux_82_OUT> created at line 146.
    Found 32-bit 7-to-1 multiplexer for signal <_n0258> created at line 52.
    Found 4-bit 4-to-1 multiplexer for signal <_n0265> created at line 99.
    Found 32-bit 4-to-1 multiplexer for signal <_n0273> created at line 41.
    Found 32-bit comparator lessequal for signal <n0007> created at line 71
    Found 32-bit comparator lessequal for signal <n0009> created at line 71
    Found 32-bit comparator lessequal for signal <n0012> created at line 72
    Found 32-bit comparator lessequal for signal <inrange> created at line 73
    Found 4-bit comparator lessequal for signal <n0016> created at line 74
    Found 4-bit comparator lessequal for signal <n0018> created at line 74
    Found 32-bit comparator greater for signal <ALUresult_MEMin[31]_GND_21_o_LessThan_22_o> created at line 82
    Found 32-bit comparator lessequal for signal <n0032> created at line 82
    Found 32-bit comparator greater for signal <ALUresult_MEMin[31]_GND_21_o_LessThan_24_o> created at line 83
    Found 32-bit comparator lessequal for signal <n0036> created at line 83
    Found 32-bit comparator greater for signal <ALUresult_MEMin[31]_GND_21_o_LessThan_26_o> created at line 84
    Found 32-bit comparator lessequal for signal <n0040> created at line 84
    Found 32-bit comparator greater for signal <ALUresult_MEMin[31]_GND_21_o_LessThan_28_o> created at line 84
    Found 32-bit comparator lessequal for signal <n0044> created at line 84
    Found 5-bit comparator equal for signal <Ruse2_MEMin[4]_transWaddr[4]_equal_39_o> created at line 92
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <MEM> synthesized.

Synthesizing Unit <CP0>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\CP0.v".
    Found 1-bit register for signal <Cause<31>>.
    Found 1-bit register for signal <Cause<30>>.
    Found 1-bit register for signal <Cause<29>>.
    Found 1-bit register for signal <Cause<28>>.
    Found 1-bit register for signal <Cause<27>>.
    Found 1-bit register for signal <Cause<26>>.
    Found 1-bit register for signal <Cause<25>>.
    Found 1-bit register for signal <Cause<24>>.
    Found 1-bit register for signal <Cause<23>>.
    Found 1-bit register for signal <Cause<22>>.
    Found 1-bit register for signal <Cause<21>>.
    Found 1-bit register for signal <Cause<20>>.
    Found 1-bit register for signal <Cause<19>>.
    Found 1-bit register for signal <Cause<18>>.
    Found 1-bit register for signal <Cause<17>>.
    Found 1-bit register for signal <Cause<16>>.
    Found 1-bit register for signal <Cause<15>>.
    Found 1-bit register for signal <Cause<14>>.
    Found 1-bit register for signal <Cause<13>>.
    Found 1-bit register for signal <Cause<12>>.
    Found 1-bit register for signal <Cause<11>>.
    Found 1-bit register for signal <Cause<10>>.
    Found 1-bit register for signal <Cause<9>>.
    Found 1-bit register for signal <Cause<8>>.
    Found 1-bit register for signal <Cause<7>>.
    Found 1-bit register for signal <Cause<6>>.
    Found 1-bit register for signal <Cause<5>>.
    Found 1-bit register for signal <Cause<4>>.
    Found 1-bit register for signal <Cause<3>>.
    Found 1-bit register for signal <Cause<2>>.
    Found 1-bit register for signal <Cause<1>>.
    Found 1-bit register for signal <Cause<0>>.
    Found 32-bit register for signal <EPC>.
    Found 32-bit register for signal <PrID>.
    Found 32-bit register for signal <SR>.
    Found 32-bit subtractor for signal <PC[31]_GND_22_o_sub_16_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred  42 Multiplexer(s).
Unit <CP0> synthesized.

Synthesizing Unit <MEMtoRB>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\MEMtoRB.v".
    Found 32-bit register for signal <datatrans_WBin>.
    Found 5-bit register for signal <ARegWrite_WBin>.
    Found 3-bit register for signal <Tnew_WBin>.
    Found 32-bit register for signal <PC_WBin>.
    Found 4-bit subtractor for signal <GND_23_o_GND_23_o_sub_5_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
Unit <MEMtoRB> synthesized.

Synthesizing Unit <Bridge>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\Bridge.v".
    Found 32-bit comparator lessequal for signal <n0003> created at line 47
    Found 32-bit comparator lessequal for signal <n0005> created at line 47
    Found 32-bit comparator lessequal for signal <n0008> created at line 48
    Found 32-bit comparator lessequal for signal <n0010> created at line 49
    Found 32-bit comparator lessequal for signal <n0012> created at line 49
    Found 32-bit comparator lessequal for signal <n0015> created at line 50
    Found 32-bit comparator lessequal for signal <n0017> created at line 50
    Found 32-bit comparator lessequal for signal <n0020> created at line 51
    Found 32-bit comparator lessequal for signal <n0022> created at line 51
    Summary:
	inferred   9 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <Bridge> synthesized.

Synthesizing Unit <TC1>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\P7_standard_timer_2019.v".
WARNING:Xst:647 - Input <Addr<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <_IRQ>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <mem[2][31]_GND_25_o_sub_10_OUT> created at line 72.
    Found 32-bit 3-to-1 multiplexer for signal <Dout> created at line 45.
    Found 32-bit comparator greater for signal <GND_25_o_mem[2][31]_LessThan_9_o> created at line 72
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 126 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TC1> synthesized.

Synthesizing Unit <numerical_tube_driver>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\numerical_tube_driver.v".
    Found 20-bit register for signal <counter>.
    Found 4-bit register for signal <digital_tube_sel0>.
    Found 4-bit register for signal <digital_tube_sel1>.
    Found 64-bit register for signal <n0154[63:0]>.
    Found 20-bit subtractor for signal <GND_26_o_GND_26_o_sub_14_OUT<19:0>> created at line 76.
    Found 16x8-bit Read Only RAM for signal <digital_tube2>
    Found 16x7-bit Read Only RAM for signal <_n0332>
    Found 16x7-bit Read Only RAM for signal <_n0349>
    Found 16x7-bit Read Only RAM for signal <_n0366>
    Found 16x7-bit Read Only RAM for signal <_n0383>
    Found 16x7-bit Read Only RAM for signal <_n0400>
    Found 16x7-bit Read Only RAM for signal <_n0417>
    Found 16x7-bit Read Only RAM for signal <_n0434>
    Found 16x7-bit Read Only RAM for signal <_n0451>
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube0<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube0<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube0<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube0<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube0<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube1<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube1<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <digital_tube1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   9 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred  16 Latch(s).
	inferred  84 Multiplexer(s).
Unit <numerical_tube_driver> synthesized.

Synthesizing Unit <general_IO>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\general_IO.v".
WARNING:Xst:647 - Input <addr_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <LED>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <general_IO> synthesized.

Synthesizing Unit <MiniUART>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\src\uart.v".
WARNING:Xst:647 - Input <DAT_I<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <load>.
    Found 16-bit register for signal <divt>.
    Found 8-bit register for signal <tx_data>.
    Found 16-bit register for signal <divr>.
    Found 39-bit 7-to-1 multiplexer for signal <n0035> created at line 55.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MiniUART> synthesized.

Synthesizing Unit <rx_unit>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\src\rxd.v".
        IDLE = 32'b00000000000000000000000000000000
        START = 32'b00000000000000000000000000000001
        BIT_RECV = 32'b00000000000000000000000000000010
        STOP = 32'b00000000000000000000000000000011
        WAIT_IDLE = 32'b00000000000000000000000000000100
    Found 3-bit register for signal <cnt_sample>.
    Found 3-bit register for signal <cnt_bits>.
    Found 3-bit register for signal <fsm>.
    Found 8-bit register for signal <byte>.
    Found 1-bit register for signal <clk_rf_av>.
    Found 1-bit register for signal <rf_av>.
    Found 3-bit subtractor for signal <GND_45_o_GND_45_o_sub_8_OUT<2:0>> created at line 62.
    Found 3-bit subtractor for signal <GND_45_o_GND_45_o_sub_15_OUT<2:0>> created at line 73.
    Found 3-bit 7-to-1 multiplexer for signal <fsm[2]_GND_45_o_wide_mux_16_OUT> created at line 45.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <rx_unit> synthesized.

Synthesizing Unit <tx_unit>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\src\txd.v".
    Summary:
	no macro.
Unit <tx_unit> synthesized.

Synthesizing Unit <ctrl_shift>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\src\txd.v".
        IDLE = 0
        SHIFT = 1
    Found 4-bit register for signal <cnt_tx>.
    Found 1-bit register for signal <fsm>.
    Found 4-bit subtractor for signal <GND_47_o_GND_47_o_sub_6_OUT<3:0>> created at line 74.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <ctrl_shift> synthesized.

Synthesizing Unit <trans_reg>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\src\txd.v".
    Found 1-bit register for signal <t_reg<9>>.
    Found 1-bit register for signal <t_reg<8>>.
    Found 1-bit register for signal <t_reg<7>>.
    Found 1-bit register for signal <t_reg<6>>.
    Found 1-bit register for signal <t_reg<5>>.
    Found 1-bit register for signal <t_reg<4>>.
    Found 1-bit register for signal <t_reg<3>>.
    Found 1-bit register for signal <t_reg<2>>.
    Found 1-bit register for signal <t_reg<1>>.
    Found 1-bit register for signal <t_reg<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <trans_reg> synthesized.

Synthesizing Unit <divisor>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\src\utils.v".
        size_cnt_rx = 16
        size_cnt_tx = 16
    Summary:
	no macro.
Unit <divisor> synthesized.

Synthesizing Unit <counter>.
    Related source file is "D:\works\computer organization\p8\p8_final_CPU\src\utils.v".
        size_cnt = 16
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <q>.
    Found 16-bit subtractor for signal <GND_52_o_GND_52_o_sub_2_OUT<15:0>> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x7-bit single-port Read Only RAM                    : 8
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 18
 16-bit subtractor                                     : 2
 20-bit subtractor                                     : 1
 3-bit subtractor                                      : 3
 32-bit adder                                          : 4
 32-bit subtractor                                     : 3
 33-bit addsub                                         : 1
 4-bit subtractor                                      : 4
# Registers                                            : 143
 1-bit register                                        : 91
 1024-bit register                                     : 1
 16-bit register                                       : 4
 20-bit register                                       : 1
 3-bit register                                        : 7
 32-bit register                                       : 20
 4-bit register                                        : 5
 5-bit register                                        : 11
 64-bit register                                       : 1
 8-bit register                                        : 2
# Latches                                              : 18
 1-bit latch                                           : 18
# Comparators                                          : 51
 1-bit comparator equal                                : 1
 3-bit comparator greater                              : 6
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 11
 32-bit comparator lessequal                           : 17
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 13
# Multiplexers                                         : 525
 1-bit 2-to-1 multiplexer                              : 282
 16-bit 2-to-1 multiplexer                             : 2
 20-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 10
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 173
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 23
 39-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 10
 64-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 6
 32-bit shifter arithmetic right                       : 2
 33-bit shifter logical left                           : 2
 33-bit shifter logical right                          : 2
# FSMs                                                 : 1
# Xors                                                 : 1
 33-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/IM.ngc>.
Reading core <ipcore_dir/DM.ngc>.
Loading core <IM> for timing and area information for instance <IM>.
Loading core <DM> for timing and area information for instance <DM>.
WARNING:Xst:1710 - FF/Latch <PrID_17> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_18> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_19> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_20> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_21> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_22> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_23> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_24> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_25> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_26> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_27> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_28> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_29> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_30> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_31> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <digital_tube0_7> (without init value) has a constant value of 1 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <digital_tube1_7> (without init value) has a constant value of 1 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_0> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_1> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_2> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_3> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_4> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_5> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_6> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_7> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_8> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_9> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_10> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_11> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_12> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_13> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_14> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_15> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PrID_16> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ID>.
The following registers are absorbed into counter <waitEPC>: 1 register on signal <waitEPC>.
Unit <ID> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <ctrl_shift>.
The following registers are absorbed into counter <cnt_tx>: 1 register on signal <cnt_tx>.
Unit <ctrl_shift> synthesized (advanced).

Synthesizing (advanced) Unit <numerical_tube_driver>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <driver_reg_1> prevents it from being combined with the RAM <Mram_digital_tube2> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0154[63:0]<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <digital_tube2> |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <driver_reg_1> prevents it from being combined with the RAM <Mram__n0332> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0154[63:0]<35:32>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <driver_reg_1> prevents it from being combined with the RAM <Mram__n0349> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0154[63:0]<39:36>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <driver_reg_1> prevents it from being combined with the RAM <Mram__n0366> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0154[63:0]<43:40>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <driver_reg_1> prevents it from being combined with the RAM <Mram__n0383> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0154[63:0]<47:44>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <driver_reg_1> prevents it from being combined with the RAM <Mram__n0400> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0154[63:0]<51:48>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <driver_reg_1> prevents it from being combined with the RAM <Mram__n0417> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0154[63:0]<55:52>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <driver_reg_1> prevents it from being combined with the RAM <Mram__n0434> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0154[63:0]<59:56>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <driver_reg_1> prevents it from being combined with the RAM <Mram__n0451> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0154[63:0]<63:60>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <numerical_tube_driver> synthesized (advanced).

Synthesizing (advanced) Unit <rx_unit>.
The following registers are absorbed into counter <cnt_bits>: 1 register on signal <cnt_bits>.
Unit <rx_unit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x7-bit single-port distributed Read Only RAM        : 8
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 13
 20-bit subtractor                                     : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 4
 32-bit subtractor                                     : 3
 33-bit addsub                                         : 1
 4-bit subtractor                                      : 2
# Counters                                             : 5
 16-bit down counter                                   : 2
 3-bit down counter                                    : 2
 4-bit down counter                                    : 1
# Registers                                            : 1973
 Flip-Flops                                            : 1973
# Comparators                                          : 51
 1-bit comparator equal                                : 1
 3-bit comparator greater                              : 6
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 11
 32-bit comparator lessequal                           : 17
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 13
# Multiplexers                                         : 542
 1-bit 2-to-1 multiplexer                              : 272
 1-bit 3-to-1 multiplexer                              : 32
 20-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 9
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 172
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 23
 39-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 10
 64-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 6
 32-bit shifter arithmetic right                       : 2
 33-bit shifter logical left                           : 2
 33-bit shifter logical right                          : 2
# FSMs                                                 : 1
# Xors                                                 : 1
 33-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <PrID_31> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_30> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_29> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_28> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_27> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_26> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_25> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_24> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_23> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_22> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_21> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_20> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_19> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_18> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_17> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_16> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_15> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_14> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_13> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_12> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_11> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_10> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_9> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_8> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_7> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_6> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_5> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_4> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_3> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_2> (without init value) has a constant value of 1 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_1> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PrID_0> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <digital_tube0_7> (without init value) has a constant value of 1 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <digital_tube1_7> (without init value) has a constant value of 1 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tTC1/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <ExcCode_IDin_0> (without init value) has a constant value of 0 in block <IFtoID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ExcCode_IDin_1> (without init value) has a constant value of 0 in block <IFtoID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ExcCode_IDin_3> (without init value) has a constant value of 0 in block <IFtoID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ExcCode_IDin_4> (without init value) has a constant value of 0 in block <IFtoID>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mips> ...

Optimizing unit <general_IO> ...

Optimizing unit <MiniUART> ...

Optimizing unit <rx_unit> ...

Optimizing unit <trans_reg> ...

Optimizing unit <ctrl_shift> ...

Optimizing unit <Bridge> ...

Optimizing unit <datapath> ...

Optimizing unit <IFtoID> ...

Optimizing unit <MEM> ...

Optimizing unit <CP0> ...

Optimizing unit <IFU> ...

Optimizing unit <ID> ...

Optimizing unit <Controller> ...

Optimizing unit <GRF> ...

Optimizing unit <IDtoEX> ...

Optimizing unit <EX> ...

Optimizing unit <ALU> ...

Optimizing unit <EXtoMEM> ...

Optimizing unit <MEMtoRB> ...

Optimizing unit <TC1> ...

Optimizing unit <numerical_tube_driver> ...
WARNING:Xst:1710 - FF/Latch <driver_reg_1_31> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_30> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_29> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_28> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_27> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_26> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_25> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_24> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_23> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_22> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_21> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_20> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_19> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_18> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_17> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_16> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_15> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_14> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_13> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_12> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_11> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_10> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <driver_reg_1_9> (without init value) has a constant value of 0 in block <numerical_tube_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapath/tIDtoEX/Tnew_EXin_2> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapath/tIDtoEX/ExcCode_EXin_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapath/tIDtoEX/ExcCode_EXin_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapath/tEXtoMEM/ExcCode_MEMin_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_31> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_30> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_29> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_28> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_27> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_26> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_20> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_19> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_18> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_17> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_16> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_15> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_14> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_13> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_12> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_11> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_5> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <datapath/tMEMtoRB/PC_WBin_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:1710 - FF/Latch <datapath/tEXtoMEM/Tnew_MEMin_2> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_25> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_23> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_22> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_19> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_21> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_20> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_18> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_17> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_14> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_16> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_15> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_13> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_12> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_9> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_11> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_10> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_8> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_7> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_8> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_9> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_10> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_11> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_12> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_13> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_14> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_15> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_16> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_17> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_18> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <numerical_tube_driver/counter_19> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_30> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_31> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_27> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_29> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_28> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_24> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_26> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_14> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_15> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_16> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_17> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_18> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_19> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_20> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_21> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_22> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_23> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_24> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_25> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_26> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_27> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_28> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_29> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_30> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_31> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapath/tID/waitEPC_2> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_6> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tTC1/mem<0>_5> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapath/tMEMtoRB/Tnew_WBin_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapath/tMEMtoRB/Tnew_WBin_2> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_0> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_1> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_2> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_3> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_4> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_5> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_6> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_7> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_8> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_9> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_10> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_11> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_12> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <datapath/tID/GRF/stack_reg_0_13> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <datapath/tIDtoEX/imm_EXin_31> in Unit <mips> is equivalent to the following 15 FFs/Latches, which will be removed : <datapath/tIDtoEX/imm_EXin_30> <datapath/tIDtoEX/imm_EXin_29> <datapath/tIDtoEX/imm_EXin_28> <datapath/tIDtoEX/imm_EXin_27> <datapath/tIDtoEX/imm_EXin_26> <datapath/tIDtoEX/imm_EXin_25> <datapath/tIDtoEX/imm_EXin_24> <datapath/tIDtoEX/imm_EXin_23> <datapath/tIDtoEX/imm_EXin_22> <datapath/tIDtoEX/imm_EXin_21> <datapath/tIDtoEX/imm_EXin_20> <datapath/tIDtoEX/imm_EXin_19> <datapath/tIDtoEX/imm_EXin_18> <datapath/tIDtoEX/imm_EXin_17> <datapath/tIDtoEX/imm_EXin_16> 
INFO:Xst:2261 - The FF/Latch <datapath/tIDtoEX/ALUs_EXin_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath/tIDtoEX/imm_EXin_6> 
INFO:Xst:2261 - The FF/Latch <datapath/tIDtoEX/ALUs_EXin_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath/tIDtoEX/imm_EXin_7> 
INFO:Xst:2261 - The FF/Latch <datapath/tIDtoEX/ALUs_EXin_2> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath/tIDtoEX/imm_EXin_8> 
INFO:Xst:2261 - The FF/Latch <datapath/tIDtoEX/ALUs_EXin_3> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath/tIDtoEX/imm_EXin_9> 
INFO:Xst:2261 - The FF/Latch <datapath/tIDtoEX/ALUs_EXin_4> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath/tIDtoEX/imm_EXin_10> 
INFO:Xst:2261 - The FF/Latch <numerical_tube_driver/digital_tube_sel1_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <numerical_tube_driver/digital_tube_sel0_0> 
INFO:Xst:2261 - The FF/Latch <numerical_tube_driver/digital_tube_sel1_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <numerical_tube_driver/digital_tube_sel0_1> 
INFO:Xst:2261 - The FF/Latch <numerical_tube_driver/digital_tube_sel1_2> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <numerical_tube_driver/digital_tube_sel0_2> 
INFO:Xst:2261 - The FF/Latch <numerical_tube_driver/digital_tube_sel1_3> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <numerical_tube_driver/digital_tube_sel0_3> 
INFO:Xst:2261 - The FF/Latch <datapath/tIDtoEX/ExcCode_EXin_3> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath/tIDtoEX/ExcCode_EXin_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 9.
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_0 has been replicated 2 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_1 has been replicated 1 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_15 has been replicated 1 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_16 has been replicated 1 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_17 has been replicated 2 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_18 has been replicated 2 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_19 has been replicated 2 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_20 has been replicated 1 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_21 has been replicated 1 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_22 has been replicated 1 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_23 has been replicated 1 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_24 has been replicated 2 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_25 has been replicated 2 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_26 has been replicated 2 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_27 has been replicated 1 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_28 has been replicated 2 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_29 has been replicated 2 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_30 has been replicated 2 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_31 has been replicated 2 time(s)
FlipFlop datapath/tEXtoMEM/ALUresult_MEMin_8 has been replicated 1 time(s)
FlipFlop datapath/tEXtoMEM/MemWrite_MEMin_1 has been replicated 1 time(s)
FlipFlop datapath/tEXtoMEM/MemWrite_MEMin_2 has been replicated 1 time(s)
FlipFlop datapath/tMEMtoRB/ARegWrite_WBin_0 has been replicated 1 time(s)
FlipFlop datapath/tMEMtoRB/ARegWrite_WBin_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1856
 Flip-Flops                                            : 1856

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5693
#      GND                         : 3
#      INV                         : 126
#      LUT1                        : 66
#      LUT2                        : 157
#      LUT3                        : 451
#      LUT4                        : 352
#      LUT5                        : 1626
#      LUT6                        : 2108
#      MUXCY                       : 414
#      MUXF7                       : 141
#      VCC                         : 3
#      XORCY                       : 246
# FlipFlops/Latches                : 1875
#      FD                          : 2
#      FDC                         : 35
#      FDCE                        : 52
#      FDE                         : 15
#      FDPE                        : 20
#      FDR                         : 1423
#      FDRE                        : 265
#      FDS                         : 13
#      FDSE                        : 34
#      LD                          : 14
#      LDC                         : 2
# RAMS                             : 14
#      RAMB16BWER                  : 13
#      RAMB8BWER                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 141
#      IBUF                        : 74
#      IBUFG                       : 1
#      OBUF                        : 66
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1861  out of  126576     1%  
 Number of Slice LUTs:                 4886  out of  63288     7%  
    Number used as Logic:              4886  out of  63288     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6069
   Number with an unused Flip Flop:    4208  out of   6069    69%  
   Number with an unused LUT:          1183  out of   6069    19%  
   Number of fully used LUT-FF pairs:   678  out of   6069    11%  
   Number of unique control sets:        39

IO Utilization: 
 Number of IOs:                         141
 Number of bonded IOBs:                 141  out of    480    29%  
    IOB Flip Flops/Latches:              14

Specific Feature Utilization:
 Number of Block RAM/FIFO:               14  out of    268     5%  
    Number using Block RAM only:         14
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                            | Clock buffer(FF name)                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk_in                                                                                                                                                  | DCM_SP:CLK0                                                                                                                                    | 1855  |
MiniUART/U_RX_UNIT/clk_rf_av                                                                                                                            | NONE(MiniUART/U_RX_UNIT/rf_av)                                                                                                                 | 1     |
datapath/tID/Ruse2[4]_Ruse2[4]_OR_107_o(datapath/tID/Ruse2[4]_Ruse2[4]_OR_107_o1:O)                                                                     | NONE(*)(datapath/tID/stop2)                                                                                                                    | 1     |
datapath/tID/Ruse1[4]_Ruse1[4]_OR_105_o(datapath/tID/Ruse1[4]_Ruse1[4]_OR_105_o1:O)                                                                     | NONE(*)(datapath/tID/stop1)                                                                                                                    | 1     |
numerical_tube_driver/digital_tube_sel1[0]_digital_tube_sel1[1]_OR_290_o(numerical_tube_driver/digital_tube_sel1[0]_digital_tube_sel1[1]_OR_290_o<0>1:O)| NONE(*)(numerical_tube_driver/digital_tube1_0)                                                                                                 | 14    |
clk_in                                                                                                                                                  | DCM_SP:CLK2X                                                                                                                                   | 17    |
IM/N1                                                                                                                                                   | NONE(IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)  | 8     |
DM/N1                                                                                                                                                   | NONE(DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram)| 6     |
--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 19.038ns (Maximum Frequency: 52.527MHz)
   Minimum input arrival time before clock: 9.052ns
   Maximum output required time after clock: 5.624ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 19.038ns (frequency: 52.527MHz)
  Total number of paths / destination ports: 214753916 / 2961
-------------------------------------------------------------------------
Delay:               9.519ns (Levels of Logic = 8)
  Source:            DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       datapath/tMEMtoRB/datatrans_WBin_31 (FF)
  Source Clock:      clk_in rising 2.0X
  Destination Clock: clk_in rising

  Data Path: DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to datapath/tMEMtoRB/datatrans_WBin_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA15    1   2.100   0.790  U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<15>)
     LUT4:I2->O            4   0.250   1.234  U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71 (douta<15>)
     end scope: 'DM:douta<15>'
     LUT6:I1->O            1   0.254   0.000  Bridge/Mmux_PrRD144_SW0_F (N524)
     MUXF7:I0->O           1   0.163   0.682  Bridge/Mmux_PrRD144_SW0 (N262)
     LUT6:I5->O            3   0.254   0.766  Bridge/Mmux_PrRD146 (PrRD<15>)
     LUT6:I5->O           10   0.254   1.008  datapath/tMEM/ALUresult_MEMin<1>1 (datapath/tMEM/ALUresult_MEMin<1>_mmx_out)
     LUT5:I4->O           16   0.254   1.182  datapath/tMEM/Mmux_datatrans_MEMout1611 (datapath/tMEM/Mmux_datatrans_MEMout161)
     LUT6:I5->O            1   0.254   0.000  datapath/tMEM/Mmux_datatrans_MEMout173 (datapath/datatrans_MEMout<16>)
     FDR:D                     0.074          datapath/tMEMtoRB/datatrans_WBin_16
    ----------------------------------------
    Total                      9.519ns (3.857ns logic, 5.662ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MiniUART/U_RX_UNIT/clk_rf_av'
  Clock period: 12.496ns (frequency: 80.025MHz)
  Total number of paths / destination ports: 159 / 1
-------------------------------------------------------------------------
Delay:               12.496ns (Levels of Logic = 12)
  Source:            MiniUART/U_RX_UNIT/rf_av (FF)
  Destination:       MiniUART/U_RX_UNIT/rf_av (FF)
  Source Clock:      MiniUART/U_RX_UNIT/clk_rf_av rising
  Destination Clock: MiniUART/U_RX_UNIT/clk_rf_av rising

  Data Path: MiniUART/U_RX_UNIT/rf_av to MiniUART/U_RX_UNIT/rf_av
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.221  MiniUART/U_RX_UNIT/rf_av (MiniUART/U_RX_UNIT/rf_av)
     LUT6:I0->O           42   0.254   1.687  datapath/tMEM/CP0/IntReq1 (datapath/tMEM/CP0/IntReq)
     LUT3:I2->O            1   0.254   0.910  datapath/tMEM/CP0/Req1_SW16 (N276)
     LUT6:I3->O           44   0.235   1.949  datapath/tMEM/Mmux_m_data_addr271 (PrAddr<4>)
     LUT5:I2->O            1   0.235   0.000  Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_lut<0> (Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_cy<0> (Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_cy<1> (Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_cy<2> (Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_cy<3> (Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_cy<4> (Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_cy<4>)
     MUXCY:CI->O          13   0.235   1.206  Bridge/Mcompar_PrAddr[31]_GND_24_o_LessThan_8_o_cy<5> (Bridge/PrAddr[31]_GND_24_o_LessThan_8_o)
     LUT2:I0->O           25   0.250   1.833  Bridge/useUART1 (STB_I)
     LUT6:I1->O            1   0.254   0.681  MiniUART/U_RX_UNIT/rst_over_read_OR_312_o1 (MiniUART/U_RX_UNIT/rst_over_read_OR_312_o)
     FDC:CLR                   0.459          MiniUART/U_RX_UNIT/rf_av
    ----------------------------------------
    Total                     12.496ns (3.009ns logic, 9.487ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 2290 / 1896
-------------------------------------------------------------------------
Offset:              9.052ns (Levels of Logic = 7)
  Source:            dip_switch4<7> (PAD)
  Destination:       datapath/tMEMtoRB/datatrans_WBin_31 (FF)
  Destination Clock: clk_in rising

  Data Path: dip_switch4<7> to datapath/tMEMtoRB/datatrans_WBin_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.112  dip_switch4_7_IBUF (dip_switch4_7_IBUF)
     LUT5:I0->O            1   0.254   0.910  Bridge/Mmux_PrRD605 (Bridge/Mmux_PrRD604)
     LUT6:I3->O            1   0.235   0.910  Bridge/Mmux_PrRD606 (Bridge/Mmux_PrRD605)
     LUT6:I3->O            3   0.235   1.042  Bridge/Mmux_PrRD607 (PrRD<7>)
     LUT6:I2->O           10   0.254   1.008  datapath/tMEM/ALUresult_MEMin<1>1 (datapath/tMEM/ALUresult_MEMin<1>_mmx_out)
     LUT5:I4->O           16   0.254   1.182  datapath/tMEM/Mmux_datatrans_MEMout1611 (datapath/tMEM/Mmux_datatrans_MEMout161)
     LUT6:I5->O            1   0.254   0.000  datapath/tMEM/Mmux_datatrans_MEMout173 (datapath/datatrans_MEMout<16>)
     FDR:D                     0.074          datapath/tMEMtoRB/datatrans_WBin_16
    ----------------------------------------
    Total                      9.052ns (2.888ns logic, 6.164ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MiniUART/U_RX_UNIT/clk_rf_av'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.056ns (Levels of Logic = 2)
  Source:            sys_rstn (PAD)
  Destination:       MiniUART/U_RX_UNIT/rf_av (FF)
  Destination Clock: MiniUART/U_RX_UNIT/clk_rf_av rising

  Data Path: sys_rstn to MiniUART/U_RX_UNIT/rf_av
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.334  sys_rstn_IBUF (sys_rstn_IBUF)
     LUT6:I5->O            1   0.254   0.681  MiniUART/U_RX_UNIT/rst_over_read_OR_312_o1 (MiniUART/U_RX_UNIT/rst_over_read_OR_312_o)
     FDC:CLR                   0.459          MiniUART/U_RX_UNIT/rf_av
    ----------------------------------------
    Total                      4.056ns (2.041ns logic, 2.015ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 69 / 48
-------------------------------------------------------------------------
Offset:              5.624ns (Levels of Logic = 2)
  Source:            numerical_tube_driver/driver_reg_1_0 (FF)
  Destination:       digital_tube2<6> (PAD)
  Source Clock:      clk_in rising

  Data Path: numerical_tube_driver/driver_reg_1_0 to digital_tube2<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.525   1.252  numerical_tube_driver/driver_reg_1_0 (numerical_tube_driver/driver_reg_1_0)
     LUT4:I0->O            1   0.254   0.681  numerical_tube_driver/Mram_digital_tube241 (digital_tube2_4_OBUF)
     OBUF:I->O                 2.912          digital_tube2_4_OBUF (digital_tube2<4>)
    ----------------------------------------
    Total                      5.624ns (3.691ns logic, 1.933ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'numerical_tube_driver/digital_tube_sel1[0]_digital_tube_sel1[1]_OR_290_o'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            numerical_tube_driver/digital_tube1_6 (LATCH)
  Destination:       digital_tube1<6> (PAD)
  Source Clock:      numerical_tube_driver/digital_tube_sel1[0]_digital_tube_sel1[1]_OR_290_o falling

  Data Path: numerical_tube_driver/digital_tube1_6 to digital_tube1<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  numerical_tube_driver/digital_tube1_6 (numerical_tube_driver/digital_tube1_6)
     OBUF:I->O                 2.912          digital_tube1_6_OBUF (digital_tube1<6>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MiniUART/U_RX_UNIT/clk_rf_av
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
MiniUART/U_RX_UNIT/clk_rf_av|   12.496|         |         |         |
clk_in                      |   14.272|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_in
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
MiniUART/U_RX_UNIT/clk_rf_av           |   15.962|         |         |         |
clk_in                                 |   17.850|         |         |         |
datapath/tID/Ruse1[4]_Ruse1[4]_OR_105_o|         |    7.356|         |         |
datapath/tID/Ruse2[4]_Ruse2[4]_OR_107_o|         |    7.460|         |         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock datapath/tID/Ruse1[4]_Ruse1[4]_OR_105_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |         |         |    9.232|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock datapath/tID/Ruse2[4]_Ruse2[4]_OR_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |         |         |    8.804|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock numerical_tube_driver/digital_tube_sel1[0]_digital_tube_sel1[1]_OR_290_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |         |         |    7.746|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.18 secs
 
--> 

Total memory usage is 4575528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  273 (   0 filtered)
Number of infos    :   28 (   0 filtered)

