{"position": "Silicon Architect Engineer", "company": "Intel Corporation", "profiles": ["Experience Senior Verification Engineer ARM January 2013  \u2013 Present (2 years 8 months) Silicon Architect Engineer Intel Corporation January 2006  \u2013  January 2013  (7 years 1 month) Senior Verification Engineer ARM January 2013  \u2013 Present (2 years 8 months) Senior Verification Engineer ARM January 2013  \u2013 Present (2 years 8 months) Silicon Architect Engineer Intel Corporation January 2006  \u2013  January 2013  (7 years 1 month) Silicon Architect Engineer Intel Corporation January 2006  \u2013  January 2013  (7 years 1 month) Skills ASIC SoC Verilog Functional Verification Semiconductors Debugging ModelSim Hardware Architecture Microprocessors PCIe C Simulations Specman AMBA AHB Unix Processors Emulation Cadence See 3+ \u00a0 \u00a0 See less Skills  ASIC SoC Verilog Functional Verification Semiconductors Debugging ModelSim Hardware Architecture Microprocessors PCIe C Simulations Specman AMBA AHB Unix Processors Emulation Cadence See 3+ \u00a0 \u00a0 See less ASIC SoC Verilog Functional Verification Semiconductors Debugging ModelSim Hardware Architecture Microprocessors PCIe C Simulations Specman AMBA AHB Unix Processors Emulation Cadence See 3+ \u00a0 \u00a0 See less ASIC SoC Verilog Functional Verification Semiconductors Debugging ModelSim Hardware Architecture Microprocessors PCIe C Simulations Specman AMBA AHB Unix Processors Emulation Cadence See 3+ \u00a0 \u00a0 See less Education Birla Institute of Technology and Science, Pilani M.E.,  Microelectronics 2004  \u2013 2006 Aligarh Muslim University B. Tech.,  Electronics 2000  \u2013 2004 Birla Institute of Technology and Science, Pilani M.E.,  Microelectronics 2004  \u2013 2006 Birla Institute of Technology and Science, Pilani M.E.,  Microelectronics 2004  \u2013 2006 Birla Institute of Technology and Science, Pilani M.E.,  Microelectronics 2004  \u2013 2006 Aligarh Muslim University B. Tech.,  Electronics 2000  \u2013 2004 Aligarh Muslim University B. Tech.,  Electronics 2000  \u2013 2004 Aligarh Muslim University B. Tech.,  Electronics 2000  \u2013 2004 ", "Summary Specialities: Custom Physical design, Experienced in core processor design methodologies and convergence , Backend design execution, Multiple tapeouts, advanced process nodes design, ROM and Register Files design  \n \nTechnical - Static timing convergence, floor planning, place & route, Reliability Verification, layout on advanced process nodes \n \n \nExperience:  \nDesigned circuit and layout for ROMs and Register Files  \nSupported numerous tools that dealt with extraction, timing, quality, layout and reliability verification  \nWorked as a Reliability Verification Expert and aided with layout and schematic fixes to improve RV Summary Specialities: Custom Physical design, Experienced in core processor design methodologies and convergence , Backend design execution, Multiple tapeouts, advanced process nodes design, ROM and Register Files design  \n \nTechnical - Static timing convergence, floor planning, place & route, Reliability Verification, layout on advanced process nodes \n \n \nExperience:  \nDesigned circuit and layout for ROMs and Register Files  \nSupported numerous tools that dealt with extraction, timing, quality, layout and reliability verification  \nWorked as a Reliability Verification Expert and aided with layout and schematic fixes to improve RV Specialities: Custom Physical design, Experienced in core processor design methodologies and convergence , Backend design execution, Multiple tapeouts, advanced process nodes design, ROM and Register Files design  \n \nTechnical - Static timing convergence, floor planning, place & route, Reliability Verification, layout on advanced process nodes \n \n \nExperience:  \nDesigned circuit and layout for ROMs and Register Files  \nSupported numerous tools that dealt with extraction, timing, quality, layout and reliability verification  \nWorked as a Reliability Verification Expert and aided with layout and schematic fixes to improve RV Specialities: Custom Physical design, Experienced in core processor design methodologies and convergence , Backend design execution, Multiple tapeouts, advanced process nodes design, ROM and Register Files design  \n \nTechnical - Static timing convergence, floor planning, place & route, Reliability Verification, layout on advanced process nodes \n \n \nExperience:  \nDesigned circuit and layout for ROMs and Register Files  \nSupported numerous tools that dealt with extraction, timing, quality, layout and reliability verification  \nWorked as a Reliability Verification Expert and aided with layout and schematic fixes to improve RV Experience Silicon Architect Engineer Intel 2008  \u2013 Present (7 years) Silicon Architect Engineer Intel 2008  \u2013 Present (7 years) Silicon Architect Engineer Intel 2008  \u2013 Present (7 years) Skills Semiconductors VLSI Cadence Virtuoso Static Timing Analysis Skills  Semiconductors VLSI Cadence Virtuoso Static Timing Analysis Semiconductors VLSI Cadence Virtuoso Static Timing Analysis Semiconductors VLSI Cadence Virtuoso Static Timing Analysis Education University of Florida 2006  \u2013 2007 Anna University BE,  Electronics and communication Engineering 2002  \u2013 2006 University of Florida 2006  \u2013 2007 University of Florida 2006  \u2013 2007 University of Florida 2006  \u2013 2007 Anna University BE,  Electronics and communication Engineering 2002  \u2013 2006 Anna University BE,  Electronics and communication Engineering 2002  \u2013 2006 Anna University BE,  Electronics and communication Engineering 2002  \u2013 2006 ", "Summary Senior Product Quality and Reliability engineer at Intel Corporation in Hudson, MA with 18 years of experience in semiconductor quality and reliability. Summary Senior Product Quality and Reliability engineer at Intel Corporation in Hudson, MA with 18 years of experience in semiconductor quality and reliability. Senior Product Quality and Reliability engineer at Intel Corporation in Hudson, MA with 18 years of experience in semiconductor quality and reliability. Senior Product Quality and Reliability engineer at Intel Corporation in Hudson, MA with 18 years of experience in semiconductor quality and reliability. Experience Silicon Architect Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Hudson, MA Developed Xeon processor soft error rate modeling capabilities, including system-level statistical fault injection for program vulnerability factor calculations. Developed new hardware soft error rate testing methodologies. Continued to own product soft error rate proton and neutron beam testing. Quality and Reliability Engineer Intel 2011  \u2013  May 2013  (2 years) Intel Development Group, Hudson, MA Owns assessing product SER performance through beam testing, and driving the development of capabilities related to product SER testing and modeling, and to providing technical guidance to Intel on managing SER performance for future products.  \n \nCoordinates all aspects of system level beam testing for Xeon, Xeon Phi, Itanium and Atom products, including hardware and workload set up, beam testing logistics and data analysis. Product Quality and Reliability Engineer Intel Corporation 2008  \u2013  2011  (3 years) Enterprise Microprocessor Group Product Quality and Reliability Engineer for the Itanium processor family. Primarily focused on frequency degradation guardband bin split optimization and Vccmin erratic bit analysis. Set up the lab and ran the Itanium system stress experiments. Set up the Itanium on-site validation (OSV) system and wrote the test flow controller software. Chaired the CPU-Chipset Goals And Use Conditions Joint Engineering team. Product Quality and Reliability Engineer Intel Corporation 1998  \u2013  2008  (10 years) Chipset Product Division, Folsom, CA Technical lead for Chipset Design in Quality and Reliability team, responsible for analysis of electromigration, gate oxide breakdown, vccmin erratic bit, frequency degradation and soft error rate. Designed a novel \u201cNAND-fill\u201d test chip to measure metal layer defect density. Product Engineer Intel Corporation 1995  \u2013  1998  (3 years) Flash Memory Product Division - Folsom, CA Silicon Architect Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Hudson, MA Developed Xeon processor soft error rate modeling capabilities, including system-level statistical fault injection for program vulnerability factor calculations. Developed new hardware soft error rate testing methodologies. Continued to own product soft error rate proton and neutron beam testing. Silicon Architect Engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Hudson, MA Developed Xeon processor soft error rate modeling capabilities, including system-level statistical fault injection for program vulnerability factor calculations. Developed new hardware soft error rate testing methodologies. Continued to own product soft error rate proton and neutron beam testing. Quality and Reliability Engineer Intel 2011  \u2013  May 2013  (2 years) Intel Development Group, Hudson, MA Owns assessing product SER performance through beam testing, and driving the development of capabilities related to product SER testing and modeling, and to providing technical guidance to Intel on managing SER performance for future products.  \n \nCoordinates all aspects of system level beam testing for Xeon, Xeon Phi, Itanium and Atom products, including hardware and workload set up, beam testing logistics and data analysis. Quality and Reliability Engineer Intel 2011  \u2013  May 2013  (2 years) Intel Development Group, Hudson, MA Owns assessing product SER performance through beam testing, and driving the development of capabilities related to product SER testing and modeling, and to providing technical guidance to Intel on managing SER performance for future products.  \n \nCoordinates all aspects of system level beam testing for Xeon, Xeon Phi, Itanium and Atom products, including hardware and workload set up, beam testing logistics and data analysis. Product Quality and Reliability Engineer Intel Corporation 2008  \u2013  2011  (3 years) Enterprise Microprocessor Group Product Quality and Reliability Engineer for the Itanium processor family. Primarily focused on frequency degradation guardband bin split optimization and Vccmin erratic bit analysis. Set up the lab and ran the Itanium system stress experiments. Set up the Itanium on-site validation (OSV) system and wrote the test flow controller software. Chaired the CPU-Chipset Goals And Use Conditions Joint Engineering team. Product Quality and Reliability Engineer Intel Corporation 2008  \u2013  2011  (3 years) Enterprise Microprocessor Group Product Quality and Reliability Engineer for the Itanium processor family. Primarily focused on frequency degradation guardband bin split optimization and Vccmin erratic bit analysis. Set up the lab and ran the Itanium system stress experiments. Set up the Itanium on-site validation (OSV) system and wrote the test flow controller software. Chaired the CPU-Chipset Goals And Use Conditions Joint Engineering team. Product Quality and Reliability Engineer Intel Corporation 1998  \u2013  2008  (10 years) Chipset Product Division, Folsom, CA Technical lead for Chipset Design in Quality and Reliability team, responsible for analysis of electromigration, gate oxide breakdown, vccmin erratic bit, frequency degradation and soft error rate. Designed a novel \u201cNAND-fill\u201d test chip to measure metal layer defect density. Product Quality and Reliability Engineer Intel Corporation 1998  \u2013  2008  (10 years) Chipset Product Division, Folsom, CA Technical lead for Chipset Design in Quality and Reliability team, responsible for analysis of electromigration, gate oxide breakdown, vccmin erratic bit, frequency degradation and soft error rate. Designed a novel \u201cNAND-fill\u201d test chip to measure metal layer defect density. Product Engineer Intel Corporation 1995  \u2013  1998  (3 years) Flash Memory Product Division - Folsom, CA Product Engineer Intel Corporation 1995  \u2013  1998  (3 years) Flash Memory Product Division - Folsom, CA Skills Semiconductors Failure Analysis IC JMP Design of Experiments Reliability Engineering CMOS Reliability Silicon SoC Product Engineering Skills  Semiconductors Failure Analysis IC JMP Design of Experiments Reliability Engineering CMOS Reliability Silicon SoC Product Engineering Semiconductors Failure Analysis IC JMP Design of Experiments Reliability Engineering CMOS Reliability Silicon SoC Product Engineering Semiconductors Failure Analysis IC JMP Design of Experiments Reliability Engineering CMOS Reliability Silicon SoC Product Engineering Education Rochester Institute of Technology Bachelor of Science (B.S.),  Microelectronic Engineering 1990  \u2013 1995 Rochester Institute of Technology Bachelor of Science (B.S.),  Microelectronic Engineering 1990  \u2013 1995 Rochester Institute of Technology Bachelor of Science (B.S.),  Microelectronic Engineering 1990  \u2013 1995 Rochester Institute of Technology Bachelor of Science (B.S.),  Microelectronic Engineering 1990  \u2013 1995 ", "Summary My specialties \n- CPU Architecture, Soc Architecture \n- ASIC design flow: Chip level design , HDL coding ,synthesis , Static timing analysis, Test benches  \n-Verification methodologies: constrained Random testing,coverage bins, Functional Level verification,Debug,Code coverage \n-Embedded Systems : RTOS, speed optimization, Scheduling  \n-Coding skills : C,C++, verilog , system verilog, python, shell scripting,Verilog-AMS \n-Tools : modelsim, questa-sim,Cadence Virtuoso,Design Vision, IAR workbench Summary My specialties \n- CPU Architecture, Soc Architecture \n- ASIC design flow: Chip level design , HDL coding ,synthesis , Static timing analysis, Test benches  \n-Verification methodologies: constrained Random testing,coverage bins, Functional Level verification,Debug,Code coverage \n-Embedded Systems : RTOS, speed optimization, Scheduling  \n-Coding skills : C,C++, verilog , system verilog, python, shell scripting,Verilog-AMS \n-Tools : modelsim, questa-sim,Cadence Virtuoso,Design Vision, IAR workbench My specialties \n- CPU Architecture, Soc Architecture \n- ASIC design flow: Chip level design , HDL coding ,synthesis , Static timing analysis, Test benches  \n-Verification methodologies: constrained Random testing,coverage bins, Functional Level verification,Debug,Code coverage \n-Embedded Systems : RTOS, speed optimization, Scheduling  \n-Coding skills : C,C++, verilog , system verilog, python, shell scripting,Verilog-AMS \n-Tools : modelsim, questa-sim,Cadence Virtuoso,Design Vision, IAR workbench My specialties \n- CPU Architecture, Soc Architecture \n- ASIC design flow: Chip level design , HDL coding ,synthesis , Static timing analysis, Test benches  \n-Verification methodologies: constrained Random testing,coverage bins, Functional Level verification,Debug,Code coverage \n-Embedded Systems : RTOS, speed optimization, Scheduling  \n-Coding skills : C,C++, verilog , system verilog, python, shell scripting,Verilog-AMS \n-Tools : modelsim, questa-sim,Cadence Virtuoso,Design Vision, IAR workbench Experience Silicon architect engineer Intel Corporation July 2015  \u2013 Present (2 months) Co-op Electrical Computer Engineer Elliott Tech, LLC December 2014  \u2013  May 2015  (6 months) Holly Springs,North Carolina Low level testing, USB protocol implementation Software QA Engineer AirWatch by VMware January 2013  \u2013  July 2013  (7 months) Bengaluru Area, India Unit, Integration , Smoke and Regression tests for different releases of BYOD software Software Engineer Robert Bosch Engineering and Business Solutions Ltd. January 2010  \u2013  July 2012  (2 years 7 months) Bengaluru Area, India ECU software for automobiles. Silicon architect engineer Intel Corporation July 2015  \u2013 Present (2 months) Silicon architect engineer Intel Corporation July 2015  \u2013 Present (2 months) Co-op Electrical Computer Engineer Elliott Tech, LLC December 2014  \u2013  May 2015  (6 months) Holly Springs,North Carolina Low level testing, USB protocol implementation Co-op Electrical Computer Engineer Elliott Tech, LLC December 2014  \u2013  May 2015  (6 months) Holly Springs,North Carolina Low level testing, USB protocol implementation Software QA Engineer AirWatch by VMware January 2013  \u2013  July 2013  (7 months) Bengaluru Area, India Unit, Integration , Smoke and Regression tests for different releases of BYOD software Software QA Engineer AirWatch by VMware January 2013  \u2013  July 2013  (7 months) Bengaluru Area, India Unit, Integration , Smoke and Regression tests for different releases of BYOD software Software Engineer Robert Bosch Engineering and Business Solutions Ltd. January 2010  \u2013  July 2012  (2 years 7 months) Bengaluru Area, India ECU software for automobiles. Software Engineer Robert Bosch Engineering and Business Solutions Ltd. January 2010  \u2013  July 2012  (2 years 7 months) Bengaluru Area, India ECU software for automobiles. Languages English Full professional proficiency English Full professional proficiency English Full professional proficiency Full professional proficiency Skills C++ C VHDL Verilog Embedded Systems Microcontrollers Perl ASIC Debugging Programming Python SystemVerilog Computer Architecture ModelSim RTL Design Cadence Virtuoso See 1+ \u00a0 \u00a0 See less Skills  C++ C VHDL Verilog Embedded Systems Microcontrollers Perl ASIC Debugging Programming Python SystemVerilog Computer Architecture ModelSim RTL Design Cadence Virtuoso See 1+ \u00a0 \u00a0 See less C++ C VHDL Verilog Embedded Systems Microcontrollers Perl ASIC Debugging Programming Python SystemVerilog Computer Architecture ModelSim RTL Design Cadence Virtuoso See 1+ \u00a0 \u00a0 See less C++ C VHDL Verilog Embedded Systems Microcontrollers Perl ASIC Debugging Programming Python SystemVerilog Computer Architecture ModelSim RTL Design Cadence Virtuoso See 1+ \u00a0 \u00a0 See less Education North Carolina State University Master of Science (M.S.),  Electrical and Computer Engineering 2013  \u2013 2015 Visvesvaraya Technological University Bachelor of Engineering (B.E.),  Electronics and communication engineering 2005  \u2013 2009 North Carolina State University Master of Science (M.S.),  Electrical and Computer Engineering 2013  \u2013 2015 North Carolina State University Master of Science (M.S.),  Electrical and Computer Engineering 2013  \u2013 2015 North Carolina State University Master of Science (M.S.),  Electrical and Computer Engineering 2013  \u2013 2015 Visvesvaraya Technological University Bachelor of Engineering (B.E.),  Electronics and communication engineering 2005  \u2013 2009 Visvesvaraya Technological University Bachelor of Engineering (B.E.),  Electronics and communication engineering 2005  \u2013 2009 Visvesvaraya Technological University Bachelor of Engineering (B.E.),  Electronics and communication engineering 2005  \u2013 2009 ", "Experience Hardware Development Engineer Amazon Lab126 February 2014  \u2013 Present (1 year 7 months) Cupertino, California Silicon Architect Engineer Intel Corporation July 2011  \u2013  January 2014  (2 years 7 months) Santa Clara, California Software Engineer Intel Corporation September 2008  \u2013  July 2011  (2 years 11 months) Hillsboro, OR Developped the software and hardware platforms for system tests. Hardware Development Engineer Amazon Lab126 February 2014  \u2013 Present (1 year 7 months) Cupertino, California Hardware Development Engineer Amazon Lab126 February 2014  \u2013 Present (1 year 7 months) Cupertino, California Silicon Architect Engineer Intel Corporation July 2011  \u2013  January 2014  (2 years 7 months) Santa Clara, California Silicon Architect Engineer Intel Corporation July 2011  \u2013  January 2014  (2 years 7 months) Santa Clara, California Software Engineer Intel Corporation September 2008  \u2013  July 2011  (2 years 11 months) Hillsboro, OR Developped the software and hardware platforms for system tests. Software Engineer Intel Corporation September 2008  \u2013  July 2011  (2 years 11 months) Hillsboro, OR Developped the software and hardware platforms for system tests. Skills Low-power Design Machine Learning OpenCL OpenCV Verilog Computer Architecture Perl Firmware SoC Embedded Systems Debugging ASIC VLSI C++ Device Drivers Skills  Low-power Design Machine Learning OpenCL OpenCV Verilog Computer Architecture Perl Firmware SoC Embedded Systems Debugging ASIC VLSI C++ Device Drivers Low-power Design Machine Learning OpenCL OpenCV Verilog Computer Architecture Perl Firmware SoC Embedded Systems Debugging ASIC VLSI C++ Device Drivers Low-power Design Machine Learning OpenCL OpenCV Verilog Computer Architecture Perl Firmware SoC Embedded Systems Debugging ASIC VLSI C++ Device Drivers Education The University of Texas at Austin BS,  Electrical Engineering 2004  \u2013 2008 The University of Texas at Austin BS,  Electrical Engineering 2004  \u2013 2008 The University of Texas at Austin BS,  Electrical Engineering 2004  \u2013 2008 The University of Texas at Austin BS,  Electrical Engineering 2004  \u2013 2008 ", "Summary I'm an experienced digital logic designer with a background in validation. While my passion is in logic design and architecture, A always work hard and span multiple disciples which factor into many logic design decisions that I'm required to make. Summary I'm an experienced digital logic designer with a background in validation. While my passion is in logic design and architecture, A always work hard and span multiple disciples which factor into many logic design decisions that I'm required to make. I'm an experienced digital logic designer with a background in validation. While my passion is in logic design and architecture, A always work hard and span multiple disciples which factor into many logic design decisions that I'm required to make. I'm an experienced digital logic designer with a background in validation. While my passion is in logic design and architecture, A always work hard and span multiple disciples which factor into many logic design decisions that I'm required to make. Experience Silicon Architect Engineer Intel Corporation December 2004  \u2013 Present (10 years 9 months) Hudson, MA Logic Designer(10/10 \u2013 present) \nFocused on DDR, from the memory controller to the DRAM. Working on the digital/analog boundary, many skills were utilized outside of just logic design. Vast knowledge of physical timing, analog requirements, power implications, and validation complexity were used to assist in making complex logic design decisions, to improve performance of the system. Assisted in planning, architecting advanced features for improved performance, validation test plan reviews, physical timing reviews, and writing documentation. Knowledge of bus design, CDCs, Crossover design, and MCO/MCP, among many others \nValidation Engineer(12/04 \u2013 10/10) \nWorked to ensure that RTL code for a portion of a new processor being developed was written according to the specification. Worked across many sections of a high end (Itanium/Xeon) processors. Was involved with writing behavioral models, various testing (both basic paths and very complex paths) by utilizing focused/random testing. Very knowledgeable about debugging, and also fixed many bugs in the process Silicon Architect Engineer Intel Corporation December 2004  \u2013 Present (10 years 9 months) Hudson, MA Logic Designer(10/10 \u2013 present) \nFocused on DDR, from the memory controller to the DRAM. Working on the digital/analog boundary, many skills were utilized outside of just logic design. Vast knowledge of physical timing, analog requirements, power implications, and validation complexity were used to assist in making complex logic design decisions, to improve performance of the system. Assisted in planning, architecting advanced features for improved performance, validation test plan reviews, physical timing reviews, and writing documentation. Knowledge of bus design, CDCs, Crossover design, and MCO/MCP, among many others \nValidation Engineer(12/04 \u2013 10/10) \nWorked to ensure that RTL code for a portion of a new processor being developed was written according to the specification. Worked across many sections of a high end (Itanium/Xeon) processors. Was involved with writing behavioral models, various testing (both basic paths and very complex paths) by utilizing focused/random testing. Very knowledgeable about debugging, and also fixed many bugs in the process Silicon Architect Engineer Intel Corporation December 2004  \u2013 Present (10 years 9 months) Hudson, MA Logic Designer(10/10 \u2013 present) \nFocused on DDR, from the memory controller to the DRAM. Working on the digital/analog boundary, many skills were utilized outside of just logic design. Vast knowledge of physical timing, analog requirements, power implications, and validation complexity were used to assist in making complex logic design decisions, to improve performance of the system. Assisted in planning, architecting advanced features for improved performance, validation test plan reviews, physical timing reviews, and writing documentation. Knowledge of bus design, CDCs, Crossover design, and MCO/MCP, among many others \nValidation Engineer(12/04 \u2013 10/10) \nWorked to ensure that RTL code for a portion of a new processor being developed was written according to the specification. Worked across many sections of a high end (Itanium/Xeon) processors. Was involved with writing behavioral models, various testing (both basic paths and very complex paths) by utilizing focused/random testing. Very knowledgeable about debugging, and also fixed many bugs in the process Skills RTL Design Skills  RTL Design RTL Design RTL Design Education Rochester Institute of Technology Bachelor's Degree,  Computer Engineering 2000  \u2013 2004 Rochester Institute of Technology Bachelor's Degree,  Computer Engineering 2000  \u2013 2004 Rochester Institute of Technology Bachelor's Degree,  Computer Engineering 2000  \u2013 2004 Rochester Institute of Technology Bachelor's Degree,  Computer Engineering 2000  \u2013 2004 ", "Experience Silicon Architect Engineer Intel Corporation September 2008  \u2013 Present (7 years) Involved with various aspects of the design and verification of next generation server processors. Graduate Student Princeton University September 2003  \u2013  August 2008  (5 years) Investigated advanced bit manipulation instructions : architecture, implementations and applications. \n \nProposed new instructions PEXT and PDEP that have been included in Intel64 (x86) architecture as of HSW generation of chips. Graduate Engineering Intern Intel Corporation June 2006  \u2013  September 2006  (4 months) Investigated the benefits of augmenting Intel Architecture with advanced bit manipulation instructions . Graduate Engineering Intern Intel Corporation June 2005  \u2013  September 2005  (4 months) Vetted the security of the communications stack of the Intel Active Management Technology. Silicon Architect Engineer Intel Corporation September 2008  \u2013 Present (7 years) Involved with various aspects of the design and verification of next generation server processors. Silicon Architect Engineer Intel Corporation September 2008  \u2013 Present (7 years) Involved with various aspects of the design and verification of next generation server processors. Graduate Student Princeton University September 2003  \u2013  August 2008  (5 years) Investigated advanced bit manipulation instructions : architecture, implementations and applications. \n \nProposed new instructions PEXT and PDEP that have been included in Intel64 (x86) architecture as of HSW generation of chips. Graduate Student Princeton University September 2003  \u2013  August 2008  (5 years) Investigated advanced bit manipulation instructions : architecture, implementations and applications. \n \nProposed new instructions PEXT and PDEP that have been included in Intel64 (x86) architecture as of HSW generation of chips. Graduate Engineering Intern Intel Corporation June 2006  \u2013  September 2006  (4 months) Investigated the benefits of augmenting Intel Architecture with advanced bit manipulation instructions . Graduate Engineering Intern Intel Corporation June 2006  \u2013  September 2006  (4 months) Investigated the benefits of augmenting Intel Architecture with advanced bit manipulation instructions . Graduate Engineering Intern Intel Corporation June 2005  \u2013  September 2005  (4 months) Vetted the security of the communications stack of the Intel Active Management Technology. Graduate Engineering Intern Intel Corporation June 2005  \u2013  September 2005  (4 months) Vetted the security of the communications stack of the Intel Active Management Technology. Skills RTL design Logic Design Circuit Design Timing Closure Static Timing Analysis Power Analysis Signal Integrity Logic Verification SystemVerilog Synopsys tools Processors Microprocessors ASIC SoC Functional Verification DFT VLSI Microarchitecture Computer Architecture Verilog IC See 6+ \u00a0 \u00a0 See less Skills  RTL design Logic Design Circuit Design Timing Closure Static Timing Analysis Power Analysis Signal Integrity Logic Verification SystemVerilog Synopsys tools Processors Microprocessors ASIC SoC Functional Verification DFT VLSI Microarchitecture Computer Architecture Verilog IC See 6+ \u00a0 \u00a0 See less RTL design Logic Design Circuit Design Timing Closure Static Timing Analysis Power Analysis Signal Integrity Logic Verification SystemVerilog Synopsys tools Processors Microprocessors ASIC SoC Functional Verification DFT VLSI Microarchitecture Computer Architecture Verilog IC See 6+ \u00a0 \u00a0 See less RTL design Logic Design Circuit Design Timing Closure Static Timing Analysis Power Analysis Signal Integrity Logic Verification SystemVerilog Synopsys tools Processors Microprocessors ASIC SoC Functional Verification DFT VLSI Microarchitecture Computer Architecture Verilog IC See 6+ \u00a0 \u00a0 See less Education Princeton University PhD,  Electrical/Computer Engineering 2003  \u2013 2008 Thesis: Advanced Bit Manipulation Instructions: Architecture, Implementation and Applications The Cooper Union for the Advancement of Science and Art BEng,  Electrical Engineering 1999  \u2013 2003 Princeton University PhD,  Electrical/Computer Engineering 2003  \u2013 2008 Thesis: Advanced Bit Manipulation Instructions: Architecture, Implementation and Applications Princeton University PhD,  Electrical/Computer Engineering 2003  \u2013 2008 Thesis: Advanced Bit Manipulation Instructions: Architecture, Implementation and Applications Princeton University PhD,  Electrical/Computer Engineering 2003  \u2013 2008 Thesis: Advanced Bit Manipulation Instructions: Architecture, Implementation and Applications The Cooper Union for the Advancement of Science and Art BEng,  Electrical Engineering 1999  \u2013 2003 The Cooper Union for the Advancement of Science and Art BEng,  Electrical Engineering 1999  \u2013 2003 The Cooper Union for the Advancement of Science and Art BEng,  Electrical Engineering 1999  \u2013 2003 Honors & Awards Additional Honors & Awards NSF Graduate Research Fellowship, 2003-2008 \nHertz Foundation Graduate Fellowship, 2003-2008 Additional Honors & Awards NSF Graduate Research Fellowship, 2003-2008 \nHertz Foundation Graduate Fellowship, 2003-2008 Additional Honors & Awards NSF Graduate Research Fellowship, 2003-2008 \nHertz Foundation Graduate Fellowship, 2003-2008 Additional Honors & Awards NSF Graduate Research Fellowship, 2003-2008 \nHertz Foundation Graduate Fellowship, 2003-2008 ", "Experience Silicon Architect Engineer Intel Corporation January 2015  \u2013 Present (8 months) Santa Clara, California Responsible for post Si debug High speed IO validation engineer Intel Corporation April 2014  \u2013  February 2015  (11 months) Product Development Engineer Intel Corporation August 2013  \u2013  July 2014  (1 year) Engineering Manager Intel Corporation January 2009  \u2013  July 2013  (4 years 7 months) Component Design Engineer Intel May 2007  \u2013  January 2009  (1 year 9 months) Product Development Engineer Intel Corporation July 2003  \u2013  May 2007  (3 years 11 months) Silicon Architect Engineer Intel Corporation January 2015  \u2013 Present (8 months) Santa Clara, California Responsible for post Si debug Silicon Architect Engineer Intel Corporation January 2015  \u2013 Present (8 months) Santa Clara, California Responsible for post Si debug High speed IO validation engineer Intel Corporation April 2014  \u2013  February 2015  (11 months) High speed IO validation engineer Intel Corporation April 2014  \u2013  February 2015  (11 months) Product Development Engineer Intel Corporation August 2013  \u2013  July 2014  (1 year) Product Development Engineer Intel Corporation August 2013  \u2013  July 2014  (1 year) Engineering Manager Intel Corporation January 2009  \u2013  July 2013  (4 years 7 months) Engineering Manager Intel Corporation January 2009  \u2013  July 2013  (4 years 7 months) Component Design Engineer Intel May 2007  \u2013  January 2009  (1 year 9 months) Component Design Engineer Intel May 2007  \u2013  January 2009  (1 year 9 months) Product Development Engineer Intel Corporation July 2003  \u2013  May 2007  (3 years 11 months) Product Development Engineer Intel Corporation July 2003  \u2013  May 2007  (3 years 11 months) Skills Microarchitecture DFT Debugging Hardware Architecture Processors Computer Architecture Verilog Microprocessors X86 Perl Semiconductors Failure Analysis Silicon Validation JTAG Intel Logic Design SoC ModelSim Product Development RTL design ASIC See 6+ \u00a0 \u00a0 See less Skills  Microarchitecture DFT Debugging Hardware Architecture Processors Computer Architecture Verilog Microprocessors X86 Perl Semiconductors Failure Analysis Silicon Validation JTAG Intel Logic Design SoC ModelSim Product Development RTL design ASIC See 6+ \u00a0 \u00a0 See less Microarchitecture DFT Debugging Hardware Architecture Processors Computer Architecture Verilog Microprocessors X86 Perl Semiconductors Failure Analysis Silicon Validation JTAG Intel Logic Design SoC ModelSim Product Development RTL design ASIC See 6+ \u00a0 \u00a0 See less Microarchitecture DFT Debugging Hardware Architecture Processors Computer Architecture Verilog Microprocessors X86 Perl Semiconductors Failure Analysis Silicon Validation JTAG Intel Logic Design SoC ModelSim Product Development RTL design ASIC See 6+ \u00a0 \u00a0 See less Education Universidad Latina de Costa Rica MBA finance,  Business Administration and Management , General 2006  \u2013 2008 Universidad de Costa Rica Bachelor of Science (BSc),  Electrical , Electronic and Communications Engineering Technology/Technician 1999  \u2013 2003 Universidad Latina de Costa Rica MBA finance,  Business Administration and Management , General 2006  \u2013 2008 Universidad Latina de Costa Rica MBA finance,  Business Administration and Management , General 2006  \u2013 2008 Universidad Latina de Costa Rica MBA finance,  Business Administration and Management , General 2006  \u2013 2008 Universidad de Costa Rica Bachelor of Science (BSc),  Electrical , Electronic and Communications Engineering Technology/Technician 1999  \u2013 2003 Universidad de Costa Rica Bachelor of Science (BSc),  Electrical , Electronic and Communications Engineering Technology/Technician 1999  \u2013 2003 Universidad de Costa Rica Bachelor of Science (BSc),  Electrical , Electronic and Communications Engineering Technology/Technician 1999  \u2013 2003 ", "Experience Silicon Architect Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Hillsboro, Oregon Worked on execution of custom RFs and ROMs for various CPU and SOC projects.  \nPerformed static timing analysis at block level for timing closure. \nPerformed logic verification for comparing RTL and schematics. \nPerformed basic place and route of layout for timing optimization. \nWorked on pioneering various tools required for execution of RFs at various stages. \nTrained other fellow engineers to ramp up with the tools and continue with their respective RF blocks. \nPerformed presto simulations for vmin analysis of RFs. Graduate Assistant, Office of Undergraduate Admissions NYU-Poly January 2010  \u2013  June 2011  (1 year 6 months) Assist the Event Manager at Undergraduate Admissions Office at NYU Poly in admissions events. \nMake and receive calls to inform and invite students to various events going on in the univeristy. Graduate Research Assistant CATT, NYU Poly September 2010  \u2013  May 2011  (9 months) Assisting a research team, headed by Sundeep Rangan, Director of Engineering, Qualcomm and Associate Professor at NYU Poly. \nDeveloping a code to design a medium size cellular wireless network to run on high-speed DSP boards. \nDeveloped a C++ code for the 'CHANNEL' module, that was used to generate sample vectors. \nThe sample vectors are compared with ideal conditions using MATLAB R2010b. Graduate Assistant Polytechnic Institute of New York University September 2009  \u2013  December 2009  (4 months) Assisted Professor in iPhone programming using Objective C in the xcode environment. Developed a PDF viewer and quiz generator on Iphone. Research Assistant Department of Electronics and Communications Engineering, Osmania University. July 2006  \u2013  December 2006  (6 months) Built-in Self Test.Designed a system-on-chip to detect faults by performing self-test.Developed a layout for full adder circuit with BIST and detected the faults using MICROWIND. Silicon Architect Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Hillsboro, Oregon Worked on execution of custom RFs and ROMs for various CPU and SOC projects.  \nPerformed static timing analysis at block level for timing closure. \nPerformed logic verification for comparing RTL and schematics. \nPerformed basic place and route of layout for timing optimization. \nWorked on pioneering various tools required for execution of RFs at various stages. \nTrained other fellow engineers to ramp up with the tools and continue with their respective RF blocks. \nPerformed presto simulations for vmin analysis of RFs. Silicon Architect Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Hillsboro, Oregon Worked on execution of custom RFs and ROMs for various CPU and SOC projects.  \nPerformed static timing analysis at block level for timing closure. \nPerformed logic verification for comparing RTL and schematics. \nPerformed basic place and route of layout for timing optimization. \nWorked on pioneering various tools required for execution of RFs at various stages. \nTrained other fellow engineers to ramp up with the tools and continue with their respective RF blocks. \nPerformed presto simulations for vmin analysis of RFs. Graduate Assistant, Office of Undergraduate Admissions NYU-Poly January 2010  \u2013  June 2011  (1 year 6 months) Assist the Event Manager at Undergraduate Admissions Office at NYU Poly in admissions events. \nMake and receive calls to inform and invite students to various events going on in the univeristy. Graduate Assistant, Office of Undergraduate Admissions NYU-Poly January 2010  \u2013  June 2011  (1 year 6 months) Assist the Event Manager at Undergraduate Admissions Office at NYU Poly in admissions events. \nMake and receive calls to inform and invite students to various events going on in the univeristy. Graduate Research Assistant CATT, NYU Poly September 2010  \u2013  May 2011  (9 months) Assisting a research team, headed by Sundeep Rangan, Director of Engineering, Qualcomm and Associate Professor at NYU Poly. \nDeveloping a code to design a medium size cellular wireless network to run on high-speed DSP boards. \nDeveloped a C++ code for the 'CHANNEL' module, that was used to generate sample vectors. \nThe sample vectors are compared with ideal conditions using MATLAB R2010b. Graduate Research Assistant CATT, NYU Poly September 2010  \u2013  May 2011  (9 months) Assisting a research team, headed by Sundeep Rangan, Director of Engineering, Qualcomm and Associate Professor at NYU Poly. \nDeveloping a code to design a medium size cellular wireless network to run on high-speed DSP boards. \nDeveloped a C++ code for the 'CHANNEL' module, that was used to generate sample vectors. \nThe sample vectors are compared with ideal conditions using MATLAB R2010b. Graduate Assistant Polytechnic Institute of New York University September 2009  \u2013  December 2009  (4 months) Assisted Professor in iPhone programming using Objective C in the xcode environment. Developed a PDF viewer and quiz generator on Iphone. Graduate Assistant Polytechnic Institute of New York University September 2009  \u2013  December 2009  (4 months) Assisted Professor in iPhone programming using Objective C in the xcode environment. Developed a PDF viewer and quiz generator on Iphone. Research Assistant Department of Electronics and Communications Engineering, Osmania University. July 2006  \u2013  December 2006  (6 months) Built-in Self Test.Designed a system-on-chip to detect faults by performing self-test.Developed a layout for full adder circuit with BIST and detected the faults using MICROWIND. Research Assistant Department of Electronics and Communications Engineering, Osmania University. July 2006  \u2013  December 2006  (6 months) Built-in Self Test.Designed a system-on-chip to detect faults by performing self-test.Developed a layout for full adder circuit with BIST and detected the faults using MICROWIND. Skills Synthesis Static Timing Analysis LEC DRC LVS SoC ASIC CMOS register files ROM custom circuit design RTL VHDL Logic verification Perl C C++ Matlab Objective-C VLSI Testing Engineering Python SPICE FPGA ModelSim See 11+ \u00a0 \u00a0 See less Skills  Synthesis Static Timing Analysis LEC DRC LVS SoC ASIC CMOS register files ROM custom circuit design RTL VHDL Logic verification Perl C C++ Matlab Objective-C VLSI Testing Engineering Python SPICE FPGA ModelSim See 11+ \u00a0 \u00a0 See less Synthesis Static Timing Analysis LEC DRC LVS SoC ASIC CMOS register files ROM custom circuit design RTL VHDL Logic verification Perl C C++ Matlab Objective-C VLSI Testing Engineering Python SPICE FPGA ModelSim See 11+ \u00a0 \u00a0 See less Synthesis Static Timing Analysis LEC DRC LVS SoC ASIC CMOS register files ROM custom circuit design RTL VHDL Logic verification Perl C C++ Matlab Objective-C VLSI Testing Engineering Python SPICE FPGA ModelSim See 11+ \u00a0 \u00a0 See less Education Polytechnic Institute of NYU M.S,  Electrical Engineering 2009  \u2013 2011 Activities and Societies:\u00a0 IEEE NYU Poly student chapter ,  Graduate Indian Students Association(GISA). Osmania University B.E,  Electrical Engineering 2005  \u2013 2009 sri chaitanya Polytechnic Institute of NYU M.S,  Electrical Engineering 2009  \u2013 2011 Activities and Societies:\u00a0 IEEE NYU Poly student chapter ,  Graduate Indian Students Association(GISA). Polytechnic Institute of NYU M.S,  Electrical Engineering 2009  \u2013 2011 Activities and Societies:\u00a0 IEEE NYU Poly student chapter ,  Graduate Indian Students Association(GISA). Polytechnic Institute of NYU M.S,  Electrical Engineering 2009  \u2013 2011 Activities and Societies:\u00a0 IEEE NYU Poly student chapter ,  Graduate Indian Students Association(GISA). Osmania University B.E,  Electrical Engineering 2005  \u2013 2009 Osmania University B.E,  Electrical Engineering 2005  \u2013 2009 Osmania University B.E,  Electrical Engineering 2005  \u2013 2009 sri chaitanya sri chaitanya sri chaitanya Honors & Awards Additional Honors & Awards * Awarded the Dean\u2019s Scholarship for Graduate Studies at NYU-Poly \n* Selected as Programmer Analyst by Infosys Technologies Limited and Tata Consultancy Services in June 2008. \n* Secured a rank of 239 out of 1,23,000 participants in State Level Entrance Test (EAMCET) for Engineering Admissions. Additional Honors & Awards * Awarded the Dean\u2019s Scholarship for Graduate Studies at NYU-Poly \n* Selected as Programmer Analyst by Infosys Technologies Limited and Tata Consultancy Services in June 2008. \n* Secured a rank of 239 out of 1,23,000 participants in State Level Entrance Test (EAMCET) for Engineering Admissions. Additional Honors & Awards * Awarded the Dean\u2019s Scholarship for Graduate Studies at NYU-Poly \n* Selected as Programmer Analyst by Infosys Technologies Limited and Tata Consultancy Services in June 2008. \n* Secured a rank of 239 out of 1,23,000 participants in State Level Entrance Test (EAMCET) for Engineering Admissions. Additional Honors & Awards * Awarded the Dean\u2019s Scholarship for Graduate Studies at NYU-Poly \n* Selected as Programmer Analyst by Infosys Technologies Limited and Tata Consultancy Services in June 2008. \n* Secured a rank of 239 out of 1,23,000 participants in State Level Entrance Test (EAMCET) for Engineering Admissions. ", "Experience Silicon Architect Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Undergraduate/Graduate Researcher Analog Devices Integrated Microsystems Laboratory November 2008  \u2013  May 2011  (2 years 7 months) Graduate Technical Intern Intel Corporation July 2010  \u2013  March 2011  (9 months) Silicon Architect Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Silicon Architect Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Undergraduate/Graduate Researcher Analog Devices Integrated Microsystems Laboratory November 2008  \u2013  May 2011  (2 years 7 months) Undergraduate/Graduate Researcher Analog Devices Integrated Microsystems Laboratory November 2008  \u2013  May 2011  (2 years 7 months) Graduate Technical Intern Intel Corporation July 2010  \u2013  March 2011  (9 months) Graduate Technical Intern Intel Corporation July 2010  \u2013  March 2011  (9 months) Skills C Matlab Verilog C++ VLSI Embedded Systems VHDL Debugging Perl Linux Skills  C Matlab Verilog C++ VLSI Embedded Systems VHDL Debugging Perl Linux C Matlab Verilog C++ VLSI Embedded Systems VHDL Debugging Perl Linux C Matlab Verilog C++ VLSI Embedded Systems VHDL Debugging Perl Linux Education Rochester Institute of Technology Bachelor of Engineering (B.E.),  Computer Engineering 2006  \u2013 2011 Activities and Societies:\u00a0 Tau Beta Pi Rochester Institute of Technology Bachelor of Engineering (B.E.),  Computer Engineering 2006  \u2013 2011 Activities and Societies:\u00a0 Tau Beta Pi Rochester Institute of Technology Bachelor of Engineering (B.E.),  Computer Engineering 2006  \u2013 2011 Activities and Societies:\u00a0 Tau Beta Pi Rochester Institute of Technology Bachelor of Engineering (B.E.),  Computer Engineering 2006  \u2013 2011 Activities and Societies:\u00a0 Tau Beta Pi ", "Experience Research Scientist The University of Connecticut March 2015  \u2013 Present (6 months) Storrs, CT Senior Silicon Architect Engineer Intel Corporation June 2012  \u2013  March 2015  (2 years 10 months) Hudson MA Post silicon validation of power management technologies. \nFront end design and methodologies for SoC based future generation client and server processors. Visiting Research Scientist University of Pittsburgh September 2014  \u2013  November 2014  (3 months) Pittsburgh Research on Brain Computer Interface in Motor Lab, Department of Neurobiology at The University Of Pittsburgh. Rhesus monkeys with Utah arrays implanted in motor cortex served as the subjects.  Engineering Lead Intel Corporation May 2011  \u2013  June 2012  (1 year 2 months) Hudson, MA Managed execution of test vehicles for noval power management technology.  Senior Component Debug Engineer Intel Corporation July 2009  \u2013  May 2011  (1 year 11 months) Hudson, MA Technical lead for developing debug and characterization solutions for Itanium-4 product line. Senior Component Debug Engineer Intel Corporation January 2006  \u2013  June 2009  (3 years 6 months) Hudson, MA Technical Lead for developing automated debug systems solutions for Itanium-3 product line. Senior Component Design Engineer Intel Corporation July 2004  \u2013  December 2005  (1 year 6 months) Bengaluru Area, India STA, Physical design on various blocks for Intel's Xeon product line. Component Design Engineer Intel Corporation January 2002  \u2013  June 2004  (2 years 6 months) Hudson, MA RTL, Physical, STA and design automation on various block on Intel's IXP2800 and IXP2850 network processors. Analog Design Engineer Intel Corporation September 2000  \u2013  December 2001  (1 year 4 months) Hudson, MA IO and PLL designs on PCI Bridge product. Research Assistant The University of Connecticut July 1998  \u2013  August 2000  (2 years 2 months) Storrs, CT Research Scientist The University of Connecticut March 2015  \u2013 Present (6 months) Storrs, CT Research Scientist The University of Connecticut March 2015  \u2013 Present (6 months) Storrs, CT Senior Silicon Architect Engineer Intel Corporation June 2012  \u2013  March 2015  (2 years 10 months) Hudson MA Post silicon validation of power management technologies. \nFront end design and methodologies for SoC based future generation client and server processors. Senior Silicon Architect Engineer Intel Corporation June 2012  \u2013  March 2015  (2 years 10 months) Hudson MA Post silicon validation of power management technologies. \nFront end design and methodologies for SoC based future generation client and server processors. Visiting Research Scientist University of Pittsburgh September 2014  \u2013  November 2014  (3 months) Pittsburgh Research on Brain Computer Interface in Motor Lab, Department of Neurobiology at The University Of Pittsburgh. Rhesus monkeys with Utah arrays implanted in motor cortex served as the subjects.  Visiting Research Scientist University of Pittsburgh September 2014  \u2013  November 2014  (3 months) Pittsburgh Research on Brain Computer Interface in Motor Lab, Department of Neurobiology at The University Of Pittsburgh. Rhesus monkeys with Utah arrays implanted in motor cortex served as the subjects.  Engineering Lead Intel Corporation May 2011  \u2013  June 2012  (1 year 2 months) Hudson, MA Managed execution of test vehicles for noval power management technology.  Engineering Lead Intel Corporation May 2011  \u2013  June 2012  (1 year 2 months) Hudson, MA Managed execution of test vehicles for noval power management technology.  Senior Component Debug Engineer Intel Corporation July 2009  \u2013  May 2011  (1 year 11 months) Hudson, MA Technical lead for developing debug and characterization solutions for Itanium-4 product line. Senior Component Debug Engineer Intel Corporation July 2009  \u2013  May 2011  (1 year 11 months) Hudson, MA Technical lead for developing debug and characterization solutions for Itanium-4 product line. Senior Component Debug Engineer Intel Corporation January 2006  \u2013  June 2009  (3 years 6 months) Hudson, MA Technical Lead for developing automated debug systems solutions for Itanium-3 product line. Senior Component Debug Engineer Intel Corporation January 2006  \u2013  June 2009  (3 years 6 months) Hudson, MA Technical Lead for developing automated debug systems solutions for Itanium-3 product line. Senior Component Design Engineer Intel Corporation July 2004  \u2013  December 2005  (1 year 6 months) Bengaluru Area, India STA, Physical design on various blocks for Intel's Xeon product line. Senior Component Design Engineer Intel Corporation July 2004  \u2013  December 2005  (1 year 6 months) Bengaluru Area, India STA, Physical design on various blocks for Intel's Xeon product line. Component Design Engineer Intel Corporation January 2002  \u2013  June 2004  (2 years 6 months) Hudson, MA RTL, Physical, STA and design automation on various block on Intel's IXP2800 and IXP2850 network processors. Component Design Engineer Intel Corporation January 2002  \u2013  June 2004  (2 years 6 months) Hudson, MA RTL, Physical, STA and design automation on various block on Intel's IXP2800 and IXP2850 network processors. Analog Design Engineer Intel Corporation September 2000  \u2013  December 2001  (1 year 4 months) Hudson, MA IO and PLL designs on PCI Bridge product. Analog Design Engineer Intel Corporation September 2000  \u2013  December 2001  (1 year 4 months) Hudson, MA IO and PLL designs on PCI Bridge product. Research Assistant The University of Connecticut July 1998  \u2013  August 2000  (2 years 2 months) Storrs, CT Research Assistant The University of Connecticut July 1998  \u2013  August 2000  (2 years 2 months) Storrs, CT Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency Punjabi Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Punjabi Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Punjabi Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Semiconductors VLSI Verilog Physical Design Static Timing Analysis Embedded Systems SoC RTL Design ASIC EDA TCL Perl Python Synopsys tools Cadence Spectre Cadence Analog Artist Cadence Virtuoso Cadence ICFB RTL Cadence Silicon Validation RF Test Agilent Microprocessors Creative Problem Solving PCB design Analog Circuits CMOC SRAM DRAM Multi Value Logic Quantum Transistors Wireless Biosensors Sensors Labview Voltage Regulator Neuroscience Machine Learning Information Theory Quantum Computing Quantum Mechanics IOT implantable sensors Superconductors Superconducting Squids Brain-computer... Superconducting Qubits Matlab NI LabVIEW See 35+ \u00a0 \u00a0 See less Skills  Semiconductors VLSI Verilog Physical Design Static Timing Analysis Embedded Systems SoC RTL Design ASIC EDA TCL Perl Python Synopsys tools Cadence Spectre Cadence Analog Artist Cadence Virtuoso Cadence ICFB RTL Cadence Silicon Validation RF Test Agilent Microprocessors Creative Problem Solving PCB design Analog Circuits CMOC SRAM DRAM Multi Value Logic Quantum Transistors Wireless Biosensors Sensors Labview Voltage Regulator Neuroscience Machine Learning Information Theory Quantum Computing Quantum Mechanics IOT implantable sensors Superconductors Superconducting Squids Brain-computer... Superconducting Qubits Matlab NI LabVIEW See 35+ \u00a0 \u00a0 See less Semiconductors VLSI Verilog Physical Design Static Timing Analysis Embedded Systems SoC RTL Design ASIC EDA TCL Perl Python Synopsys tools Cadence Spectre Cadence Analog Artist Cadence Virtuoso Cadence ICFB RTL Cadence Silicon Validation RF Test Agilent Microprocessors Creative Problem Solving PCB design Analog Circuits CMOC SRAM DRAM Multi Value Logic Quantum Transistors Wireless Biosensors Sensors Labview Voltage Regulator Neuroscience Machine Learning Information Theory Quantum Computing Quantum Mechanics IOT implantable sensors Superconductors Superconducting Squids Brain-computer... Superconducting Qubits Matlab NI LabVIEW See 35+ \u00a0 \u00a0 See less Semiconductors VLSI Verilog Physical Design Static Timing Analysis Embedded Systems SoC RTL Design ASIC EDA TCL Perl Python Synopsys tools Cadence Spectre Cadence Analog Artist Cadence Virtuoso Cadence ICFB RTL Cadence Silicon Validation RF Test Agilent Microprocessors Creative Problem Solving PCB design Analog Circuits CMOC SRAM DRAM Multi Value Logic Quantum Transistors Wireless Biosensors Sensors Labview Voltage Regulator Neuroscience Machine Learning Information Theory Quantum Computing Quantum Mechanics IOT implantable sensors Superconductors Superconducting Squids Brain-computer... Superconducting Qubits Matlab NI LabVIEW See 35+ \u00a0 \u00a0 See less Education The University of Connecticut Doctor of Philosophy (Ph.D.),  Electrical and Computers Engineering , 3.95/4.0 2007  \u2013 2013 Activities and Societies:\u00a0 IEEE The University of Connecticut Master's of Science,  Electrical and Computers Engineering , 4.0/4.0 1998  \u2013 2000 Activities and Societies:\u00a0 IEEE Indian Institute of Technology, Kharagpur Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering , 3.8/4.0 1994  \u2013 1998 The University of Connecticut Doctor of Philosophy (Ph.D.),  Electrical and Computers Engineering , 3.95/4.0 2007  \u2013 2013 Activities and Societies:\u00a0 IEEE The University of Connecticut Doctor of Philosophy (Ph.D.),  Electrical and Computers Engineering , 3.95/4.0 2007  \u2013 2013 Activities and Societies:\u00a0 IEEE The University of Connecticut Doctor of Philosophy (Ph.D.),  Electrical and Computers Engineering , 3.95/4.0 2007  \u2013 2013 Activities and Societies:\u00a0 IEEE The University of Connecticut Master's of Science,  Electrical and Computers Engineering , 4.0/4.0 1998  \u2013 2000 Activities and Societies:\u00a0 IEEE The University of Connecticut Master's of Science,  Electrical and Computers Engineering , 4.0/4.0 1998  \u2013 2000 Activities and Societies:\u00a0 IEEE The University of Connecticut Master's of Science,  Electrical and Computers Engineering , 4.0/4.0 1998  \u2013 2000 Activities and Societies:\u00a0 IEEE Indian Institute of Technology, Kharagpur Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering , 3.8/4.0 1994  \u2013 1998 Indian Institute of Technology, Kharagpur Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering , 3.8/4.0 1994  \u2013 1998 Indian Institute of Technology, Kharagpur Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering , 3.8/4.0 1994  \u2013 1998 ", "Experience Silicon Architecture Engineer Intel Corporation October 2006  \u2013 Present (8 years 11 months) Silicon Architecture Engineer Intel Corporation October 2006  \u2013 Present (8 years 11 months) Silicon Architecture Engineer Intel Corporation October 2006  \u2013 Present (8 years 11 months) Skills Verilog Functional Verification Computer Architecture C++ Perl Debugging VLSI Microprocessors FPGA Simulations SystemVerilog UVM SystemC TLM Logic Design Skills  Verilog Functional Verification Computer Architecture C++ Perl Debugging VLSI Microprocessors FPGA Simulations SystemVerilog UVM SystemC TLM Logic Design Verilog Functional Verification Computer Architecture C++ Perl Debugging VLSI Microprocessors FPGA Simulations SystemVerilog UVM SystemC TLM Logic Design Verilog Functional Verification Computer Architecture C++ Perl Debugging VLSI Microprocessors FPGA Simulations SystemVerilog UVM SystemC TLM Logic Design Education University of Cincinnati Master of Science (M.S.),  Computer Engineering 2003  \u2013 2006 University of Cincinnati Bachelor of Science (B.S.),  Computer Engineering 1999  \u2013 2003 University of Cincinnati Master of Science (M.S.),  Computer Engineering 2003  \u2013 2006 University of Cincinnati Master of Science (M.S.),  Computer Engineering 2003  \u2013 2006 University of Cincinnati Master of Science (M.S.),  Computer Engineering 2003  \u2013 2006 University of Cincinnati Bachelor of Science (B.S.),  Computer Engineering 1999  \u2013 2003 University of Cincinnati Bachelor of Science (B.S.),  Computer Engineering 1999  \u2013 2003 University of Cincinnati Bachelor of Science (B.S.),  Computer Engineering 1999  \u2013 2003 ", "Experience Silicon Architect Engineer Intel Corporation September 2008  \u2013 Present (7 years) Silicon Architect Engineer Intel Corporation September 2008  \u2013 Present (7 years) Silicon Architect Engineer Intel Corporation September 2008  \u2013 Present (7 years) Skills ASIC Debugging Verilog Semiconductors Skills  ASIC Debugging Verilog Semiconductors ASIC Debugging Verilog Semiconductors ASIC Debugging Verilog Semiconductors Education Penn State University Bachelor's,  Computer Engineering Penn State University Bachelor's,  Computer Engineering Penn State University Bachelor's,  Computer Engineering Penn State University Bachelor's,  Computer Engineering ", "Summary I am currently a graduate student at North Carolina State University pursuing M.S. in Computer Engineering. I am actively looking for full-time opportunities in the field of Computer Architecture and ASIC design and Verification in which I could utilize my abilities and make contributions to the organization. Summary I am currently a graduate student at North Carolina State University pursuing M.S. in Computer Engineering. I am actively looking for full-time opportunities in the field of Computer Architecture and ASIC design and Verification in which I could utilize my abilities and make contributions to the organization. I am currently a graduate student at North Carolina State University pursuing M.S. in Computer Engineering. I am actively looking for full-time opportunities in the field of Computer Architecture and ASIC design and Verification in which I could utilize my abilities and make contributions to the organization. I am currently a graduate student at North Carolina State University pursuing M.S. in Computer Engineering. I am actively looking for full-time opportunities in the field of Computer Architecture and ASIC design and Verification in which I could utilize my abilities and make contributions to the organization. Experience Silicon Architect Engineer Intel Corporation July 2015  \u2013 Present (2 months) Hillsboro, Oregon Technical Intern Synopsys May 2014  \u2013  August 2014  (4 months) Raleigh-Durham, North Carolina Area Creation of test-cases for IC Validator using Lynx Design System for the TSMC 20, 28 and 40nm library. Building designs with different configuration in RTL, Size, Complexity, Placement\tand Routing preferences and comparing results. Complete documentation of work done. Silicon Architect Engineer Intel Corporation July 2015  \u2013 Present (2 months) Hillsboro, Oregon Silicon Architect Engineer Intel Corporation July 2015  \u2013 Present (2 months) Hillsboro, Oregon Technical Intern Synopsys May 2014  \u2013  August 2014  (4 months) Raleigh-Durham, North Carolina Area Creation of test-cases for IC Validator using Lynx Design System for the TSMC 20, 28 and 40nm library. Building designs with different configuration in RTL, Size, Complexity, Placement\tand Routing preferences and comparing results. Complete documentation of work done. Technical Intern Synopsys May 2014  \u2013  August 2014  (4 months) Raleigh-Durham, North Carolina Area Creation of test-cases for IC Validator using Lynx Design System for the TSMC 20, 28 and 40nm library. Building designs with different configuration in RTL, Size, Complexity, Placement\tand Routing preferences and comparing results. Complete documentation of work done. Languages English Full professional proficiency Hindi Full professional proficiency Marathi Full professional proficiency English Full professional proficiency Hindi Full professional proficiency Marathi Full professional proficiency English Full professional proficiency Hindi Full professional proficiency Marathi Full professional proficiency Full professional proficiency Full professional proficiency Full professional proficiency Skills C++ C System Verilog Electrical Engineering Java Perl Tcl-Tk Microsoft Office Verilog Unix Assembly Language Matlab Cadence Virtuoso Linux Windows RSLogix SPICE Informatica Unix Shell Scripting Lynx Design System Synopsys IC Compiler Synopsys IC Validator See 7+ \u00a0 \u00a0 See less Skills  C++ C System Verilog Electrical Engineering Java Perl Tcl-Tk Microsoft Office Verilog Unix Assembly Language Matlab Cadence Virtuoso Linux Windows RSLogix SPICE Informatica Unix Shell Scripting Lynx Design System Synopsys IC Compiler Synopsys IC Validator See 7+ \u00a0 \u00a0 See less C++ C System Verilog Electrical Engineering Java Perl Tcl-Tk Microsoft Office Verilog Unix Assembly Language Matlab Cadence Virtuoso Linux Windows RSLogix SPICE Informatica Unix Shell Scripting Lynx Design System Synopsys IC Compiler Synopsys IC Validator See 7+ \u00a0 \u00a0 See less C++ C System Verilog Electrical Engineering Java Perl Tcl-Tk Microsoft Office Verilog Unix Assembly Language Matlab Cadence Virtuoso Linux Windows RSLogix SPICE Informatica Unix Shell Scripting Lynx Design System Synopsys IC Compiler Synopsys IC Validator See 7+ \u00a0 \u00a0 See less Education North Carolina State University Master's Degree,  Electrical and Computer Engineering (VLSI ,  ASIC ,  Computer Architecture) , 3.8 2013  \u2013 2015 Fr. Conceicao Rodrigues Institute of Technology Bachelor of Engineering (B.E.),  Electrical Engineering , 70.7/100 2008  \u2013 2012 Activities and Societies:\u00a0 IEEE Student Member\nWriter ,  director and actor in two plays St. Mary's Junior College Higher Secondary Certificate , 89.7/100 2006  \u2013 2008 I.E.S.' Navi Mumbai High School Secondary School Certificate , 87.6/100 2000  \u2013 2006 Activities and Societies:\u00a0 Active orator: Intra-school Elocution Competition : Winner (1st/ 2nd\nPosition) for five consecutive years. North Carolina State University Master's Degree,  Electrical and Computer Engineering (VLSI ,  ASIC ,  Computer Architecture) , 3.8 2013  \u2013 2015 North Carolina State University Master's Degree,  Electrical and Computer Engineering (VLSI ,  ASIC ,  Computer Architecture) , 3.8 2013  \u2013 2015 North Carolina State University Master's Degree,  Electrical and Computer Engineering (VLSI ,  ASIC ,  Computer Architecture) , 3.8 2013  \u2013 2015 Fr. Conceicao Rodrigues Institute of Technology Bachelor of Engineering (B.E.),  Electrical Engineering , 70.7/100 2008  \u2013 2012 Activities and Societies:\u00a0 IEEE Student Member\nWriter ,  director and actor in two plays Fr. Conceicao Rodrigues Institute of Technology Bachelor of Engineering (B.E.),  Electrical Engineering , 70.7/100 2008  \u2013 2012 Activities and Societies:\u00a0 IEEE Student Member\nWriter ,  director and actor in two plays Fr. Conceicao Rodrigues Institute of Technology Bachelor of Engineering (B.E.),  Electrical Engineering , 70.7/100 2008  \u2013 2012 Activities and Societies:\u00a0 IEEE Student Member\nWriter ,  director and actor in two plays St. Mary's Junior College Higher Secondary Certificate , 89.7/100 2006  \u2013 2008 St. Mary's Junior College Higher Secondary Certificate , 89.7/100 2006  \u2013 2008 St. Mary's Junior College Higher Secondary Certificate , 89.7/100 2006  \u2013 2008 I.E.S.' Navi Mumbai High School Secondary School Certificate , 87.6/100 2000  \u2013 2006 Activities and Societies:\u00a0 Active orator: Intra-school Elocution Competition : Winner (1st/ 2nd\nPosition) for five consecutive years. I.E.S.' Navi Mumbai High School Secondary School Certificate , 87.6/100 2000  \u2013 2006 Activities and Societies:\u00a0 Active orator: Intra-school Elocution Competition : Winner (1st/ 2nd\nPosition) for five consecutive years. I.E.S.' Navi Mumbai High School Secondary School Certificate , 87.6/100 2000  \u2013 2006 Activities and Societies:\u00a0 Active orator: Intra-school Elocution Competition : Winner (1st/ 2nd\nPosition) for five consecutive years. Honors & Awards Best Streetplay Fr. Conceicao Rodrigues Institute of Technology 2009 Won the Intra-College Streetplay competition, as the writer-director and actor of a play. Best Orator I.E.S.' Navi Mumbai High School Intra-school Elocution Competition : Winner (1st/ 2nd Position) for five consecutive years. Best Streetplay Fr. Conceicao Rodrigues Institute of Technology 2009 Won the Intra-College Streetplay competition, as the writer-director and actor of a play. Best Streetplay Fr. Conceicao Rodrigues Institute of Technology 2009 Won the Intra-College Streetplay competition, as the writer-director and actor of a play. Best Streetplay Fr. Conceicao Rodrigues Institute of Technology 2009 Won the Intra-College Streetplay competition, as the writer-director and actor of a play. Best Orator I.E.S.' Navi Mumbai High School Intra-school Elocution Competition : Winner (1st/ 2nd Position) for five consecutive years. Best Orator I.E.S.' Navi Mumbai High School Intra-school Elocution Competition : Winner (1st/ 2nd Position) for five consecutive years. Best Orator I.E.S.' Navi Mumbai High School Intra-school Elocution Competition : Winner (1st/ 2nd Position) for five consecutive years. ", "Experience Silicon Architect Engineer Intel Corporation June 2015  \u2013 Present (3 months) Portland, Oregon Area student csus 2012  \u2013  2014  (2 years) Graduate Technical Intern Intel Corporation May 2013  \u2013  August 2013  (4 months) Senior Design Engineer AMD July 2011  \u2013  July 2012  (1 year 1 month) Hyderabad Area, India SoC (CPU/GPU) DFX ASIC Design Engineer Texas Instruments, India July 2009  \u2013  July 2011  (2 years 1 month) Bangalore ASIC (DFT) Design Engineer Design Engineer Sasken Communication Technologies Ltd July 2007  \u2013  December 2008  (1 year 6 months) Design Engineer (Semiconductor) in ICDS \u2013 ASIC  \nDesign For Test(DFT) Project Trainee SPJ EMbedded Technologies Pvt. Ltd. August 2005  \u2013  July 2006  (1 year) Silicon Architect Engineer Intel Corporation June 2015  \u2013 Present (3 months) Portland, Oregon Area Silicon Architect Engineer Intel Corporation June 2015  \u2013 Present (3 months) Portland, Oregon Area student csus 2012  \u2013  2014  (2 years) student csus 2012  \u2013  2014  (2 years) Graduate Technical Intern Intel Corporation May 2013  \u2013  August 2013  (4 months) Graduate Technical Intern Intel Corporation May 2013  \u2013  August 2013  (4 months) Senior Design Engineer AMD July 2011  \u2013  July 2012  (1 year 1 month) Hyderabad Area, India SoC (CPU/GPU) DFX Senior Design Engineer AMD July 2011  \u2013  July 2012  (1 year 1 month) Hyderabad Area, India SoC (CPU/GPU) DFX ASIC Design Engineer Texas Instruments, India July 2009  \u2013  July 2011  (2 years 1 month) Bangalore ASIC (DFT) Design Engineer ASIC Design Engineer Texas Instruments, India July 2009  \u2013  July 2011  (2 years 1 month) Bangalore ASIC (DFT) Design Engineer Design Engineer Sasken Communication Technologies Ltd July 2007  \u2013  December 2008  (1 year 6 months) Design Engineer (Semiconductor) in ICDS \u2013 ASIC  \nDesign For Test(DFT) Design Engineer Sasken Communication Technologies Ltd July 2007  \u2013  December 2008  (1 year 6 months) Design Engineer (Semiconductor) in ICDS \u2013 ASIC  \nDesign For Test(DFT) Project Trainee SPJ EMbedded Technologies Pvt. Ltd. August 2005  \u2013  July 2006  (1 year) Project Trainee SPJ EMbedded Technologies Pvt. Ltd. August 2005  \u2013  July 2006  (1 year) Skills ASIC DFT VLSI Semiconductors IC Mixed Signal Static Timing Analysis Logic Design Functional Verification Logic Synthesis SoC RTL design SystemVerilog Physical Design EDA Skills  ASIC DFT VLSI Semiconductors IC Mixed Signal Static Timing Analysis Logic Design Functional Verification Logic Synthesis SoC RTL design SystemVerilog Physical Design EDA ASIC DFT VLSI Semiconductors IC Mixed Signal Static Timing Analysis Logic Design Functional Verification Logic Synthesis SoC RTL design SystemVerilog Physical Design EDA ASIC DFT VLSI Semiconductors IC Mixed Signal Static Timing Analysis Logic Design Functional Verification Logic Synthesis SoC RTL design SystemVerilog Physical Design EDA Education csus Master of Science (M.S.),  Electrical and Electronics Engineering 2012  \u2013 2014 University of Pune B.E. Electronics,  VLSI Design 2002  \u2013 2006 Diploma/ Certificate course in VLSI Design \n(University of Pune, 2006-2007) csus Master of Science (M.S.),  Electrical and Electronics Engineering 2012  \u2013 2014 csus Master of Science (M.S.),  Electrical and Electronics Engineering 2012  \u2013 2014 csus Master of Science (M.S.),  Electrical and Electronics Engineering 2012  \u2013 2014 University of Pune B.E. Electronics,  VLSI Design 2002  \u2013 2006 Diploma/ Certificate course in VLSI Design \n(University of Pune, 2006-2007) University of Pune B.E. Electronics,  VLSI Design 2002  \u2013 2006 Diploma/ Certificate course in VLSI Design \n(University of Pune, 2006-2007) University of Pune B.E. Electronics,  VLSI Design 2002  \u2013 2006 Diploma/ Certificate course in VLSI Design \n(University of Pune, 2006-2007) ", "Experience Silicon Architect Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Hillsboro, Oregon Hardware Design Validation engineer in Intel MIC group focusing mainly on CPU Microcode Validation. Responsibilities include Design-Under-Test test environment Development, Test planning/writing, Debugging and Bug Fixing.  \n MS Electrical Engineering (VLSI Design) Student University of Southern California August 2009  \u2013 Present (6 years 1 month) Verifcation Engineer IBM May 2010  \u2013  September 2010  (5 months) Functional Verification, Pervasive Verification Team Associate Software Engineer Perot Systems August 2006  \u2013  October 2008  (2 years 3 months) Silicon Architect Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Hillsboro, Oregon Hardware Design Validation engineer in Intel MIC group focusing mainly on CPU Microcode Validation. Responsibilities include Design-Under-Test test environment Development, Test planning/writing, Debugging and Bug Fixing.  \n Silicon Architect Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Hillsboro, Oregon Hardware Design Validation engineer in Intel MIC group focusing mainly on CPU Microcode Validation. Responsibilities include Design-Under-Test test environment Development, Test planning/writing, Debugging and Bug Fixing.  \n MS Electrical Engineering (VLSI Design) Student University of Southern California August 2009  \u2013 Present (6 years 1 month) MS Electrical Engineering (VLSI Design) Student University of Southern California August 2009  \u2013 Present (6 years 1 month) Verifcation Engineer IBM May 2010  \u2013  September 2010  (5 months) Functional Verification, Pervasive Verification Team Verifcation Engineer IBM May 2010  \u2013  September 2010  (5 months) Functional Verification, Pervasive Verification Team Associate Software Engineer Perot Systems August 2006  \u2013  October 2008  (2 years 3 months) Associate Software Engineer Perot Systems August 2006  \u2013  October 2008  (2 years 3 months) Education University of Southern California MS,  Electrical Engineering (VLSI Design) 2009  \u2013 2011 University of Pune Bachelor of Engineering,  Electronics & Telecommunication 2002  \u2013 2006 University of Southern California MS,  Electrical Engineering (VLSI Design) 2009  \u2013 2011 University of Southern California MS,  Electrical Engineering (VLSI Design) 2009  \u2013 2011 University of Southern California MS,  Electrical Engineering (VLSI Design) 2009  \u2013 2011 University of Pune Bachelor of Engineering,  Electronics & Telecommunication 2002  \u2013 2006 University of Pune Bachelor of Engineering,  Electronics & Telecommunication 2002  \u2013 2006 University of Pune Bachelor of Engineering,  Electronics & Telecommunication 2002  \u2013 2006 ", "Summary Experienced hardware engineer (with expertise in pre-silicon validation & a strong background in design projects in sytem verilog) seeking challenging opportunities in the areas of pre silicon design and validation \n Summary Experienced hardware engineer (with expertise in pre-silicon validation & a strong background in design projects in sytem verilog) seeking challenging opportunities in the areas of pre silicon design and validation \n Experienced hardware engineer (with expertise in pre-silicon validation & a strong background in design projects in sytem verilog) seeking challenging opportunities in the areas of pre silicon design and validation \n Experienced hardware engineer (with expertise in pre-silicon validation & a strong background in design projects in sytem verilog) seeking challenging opportunities in the areas of pre silicon design and validation \n Experience Silicon Architect Engineer Intel Corporation January 2015  \u2013 Present (8 months) Santa Clara , CA Validation engineer with Intel's 10nm server's memory controller for DDR4/Persistent memory. Good understanding of DDR memory operation, error detection & correction, patrol scrub, cache line sparing, command scheduling, cache coherency & tests writing experience in system verilog using the AVM & OVM methodology  \n \n Graphics Hardware Engineer Intel Corporation June 2011  \u2013  January 2015  (3 years 8 months) Folsom, CA \u2022Worked on validating the biggest Graphics Arbiter for Intel's 14nm/10nm GPUs. The unit has a TLB structure which arbitrates traffic between different graphics engines, keeping virtual to physical address track and works as gateway to memory, provide memory access to all graphics engines like 3D/Media etc. Arbiter also provides hardware security to protect media contents.Worked as a validation engineer in Intel's 14nm/10nm graphics \n-Expertise in system verilog test bench development, tests writing, coverage coding \n-3+ years experience in system verilog's AVM verification methodology  \n-Extensive experience in Functional Testing, Regression Testing, Performance Testing, Register Testing, Boot Sequence Testing, Reset Testing, Black Box Testing and White Box Testing. \n\u2022\tExperience of Development of a verification components such as Monitor, BFM, Score Board. \n\u2022\tExperience of Black Box, White Box, Performance and Feature base Verification Test Plan Development. \n\u2022\tExpertise in random, focused, performance test writing and test execution. \n Student Research Assistant USC's Marshall School of Business December 2009  \u2013  May 2011  (1 year 6 months) Assistant System Engineer Tata Consultancy Services October 2007  \u2013  June 2009  (1 year 9 months) \u2022\tDevelopment of software necessary to calculate annuities that have to be paid by the customers and calculate the benefits that accrue over time. This involved extensive coding in C++ and VB. \n\u2022\tDevelopment of software to calculate the death benefits due to a customer. Java was used for the software development. \n \nHonors and Awards: \n\u2022\tChosen as the Learning and Development coordinator for the entire team consisting of 200 associates. This was the first time that an employee with less than 1 year experience was offered this position. \n\u2022\tChosen as the Star of the month(Oct 2008) for getting the best customer satisfaction index Student Intern Lucas TVS January 2007  \u2013  May 2007  (5 months) ANALYSIS AND TESTING OF DC SERIES STARTER MOTOR FOR AUTOMOTIVE APPLICATIONS \n \nDuties involved were \n1)To check reliability, precision and accuracy of the given Starter motor \n2) To perform tests on various products with different specifications within specified time frame without manual intervention \n3) To provide less wiring and low installation costs by making use of Data Acquisition System and PLC \n \nF-V converter circuit was developed using IC LM2907 so that the frequency is converted to voltage which can be read by PCI 1711 Silicon Architect Engineer Intel Corporation January 2015  \u2013 Present (8 months) Santa Clara , CA Validation engineer with Intel's 10nm server's memory controller for DDR4/Persistent memory. Good understanding of DDR memory operation, error detection & correction, patrol scrub, cache line sparing, command scheduling, cache coherency & tests writing experience in system verilog using the AVM & OVM methodology  \n \n Silicon Architect Engineer Intel Corporation January 2015  \u2013 Present (8 months) Santa Clara , CA Validation engineer with Intel's 10nm server's memory controller for DDR4/Persistent memory. Good understanding of DDR memory operation, error detection & correction, patrol scrub, cache line sparing, command scheduling, cache coherency & tests writing experience in system verilog using the AVM & OVM methodology  \n \n Graphics Hardware Engineer Intel Corporation June 2011  \u2013  January 2015  (3 years 8 months) Folsom, CA \u2022Worked on validating the biggest Graphics Arbiter for Intel's 14nm/10nm GPUs. The unit has a TLB structure which arbitrates traffic between different graphics engines, keeping virtual to physical address track and works as gateway to memory, provide memory access to all graphics engines like 3D/Media etc. Arbiter also provides hardware security to protect media contents.Worked as a validation engineer in Intel's 14nm/10nm graphics \n-Expertise in system verilog test bench development, tests writing, coverage coding \n-3+ years experience in system verilog's AVM verification methodology  \n-Extensive experience in Functional Testing, Regression Testing, Performance Testing, Register Testing, Boot Sequence Testing, Reset Testing, Black Box Testing and White Box Testing. \n\u2022\tExperience of Development of a verification components such as Monitor, BFM, Score Board. \n\u2022\tExperience of Black Box, White Box, Performance and Feature base Verification Test Plan Development. \n\u2022\tExpertise in random, focused, performance test writing and test execution. \n Graphics Hardware Engineer Intel Corporation June 2011  \u2013  January 2015  (3 years 8 months) Folsom, CA \u2022Worked on validating the biggest Graphics Arbiter for Intel's 14nm/10nm GPUs. The unit has a TLB structure which arbitrates traffic between different graphics engines, keeping virtual to physical address track and works as gateway to memory, provide memory access to all graphics engines like 3D/Media etc. Arbiter also provides hardware security to protect media contents.Worked as a validation engineer in Intel's 14nm/10nm graphics \n-Expertise in system verilog test bench development, tests writing, coverage coding \n-3+ years experience in system verilog's AVM verification methodology  \n-Extensive experience in Functional Testing, Regression Testing, Performance Testing, Register Testing, Boot Sequence Testing, Reset Testing, Black Box Testing and White Box Testing. \n\u2022\tExperience of Development of a verification components such as Monitor, BFM, Score Board. \n\u2022\tExperience of Black Box, White Box, Performance and Feature base Verification Test Plan Development. \n\u2022\tExpertise in random, focused, performance test writing and test execution. \n Student Research Assistant USC's Marshall School of Business December 2009  \u2013  May 2011  (1 year 6 months) Student Research Assistant USC's Marshall School of Business December 2009  \u2013  May 2011  (1 year 6 months) Assistant System Engineer Tata Consultancy Services October 2007  \u2013  June 2009  (1 year 9 months) \u2022\tDevelopment of software necessary to calculate annuities that have to be paid by the customers and calculate the benefits that accrue over time. This involved extensive coding in C++ and VB. \n\u2022\tDevelopment of software to calculate the death benefits due to a customer. Java was used for the software development. \n \nHonors and Awards: \n\u2022\tChosen as the Learning and Development coordinator for the entire team consisting of 200 associates. This was the first time that an employee with less than 1 year experience was offered this position. \n\u2022\tChosen as the Star of the month(Oct 2008) for getting the best customer satisfaction index Assistant System Engineer Tata Consultancy Services October 2007  \u2013  June 2009  (1 year 9 months) \u2022\tDevelopment of software necessary to calculate annuities that have to be paid by the customers and calculate the benefits that accrue over time. This involved extensive coding in C++ and VB. \n\u2022\tDevelopment of software to calculate the death benefits due to a customer. Java was used for the software development. \n \nHonors and Awards: \n\u2022\tChosen as the Learning and Development coordinator for the entire team consisting of 200 associates. This was the first time that an employee with less than 1 year experience was offered this position. \n\u2022\tChosen as the Star of the month(Oct 2008) for getting the best customer satisfaction index Student Intern Lucas TVS January 2007  \u2013  May 2007  (5 months) ANALYSIS AND TESTING OF DC SERIES STARTER MOTOR FOR AUTOMOTIVE APPLICATIONS \n \nDuties involved were \n1)To check reliability, precision and accuracy of the given Starter motor \n2) To perform tests on various products with different specifications within specified time frame without manual intervention \n3) To provide less wiring and low installation costs by making use of Data Acquisition System and PLC \n \nF-V converter circuit was developed using IC LM2907 so that the frequency is converted to voltage which can be read by PCI 1711 Student Intern Lucas TVS January 2007  \u2013  May 2007  (5 months) ANALYSIS AND TESTING OF DC SERIES STARTER MOTOR FOR AUTOMOTIVE APPLICATIONS \n \nDuties involved were \n1)To check reliability, precision and accuracy of the given Starter motor \n2) To perform tests on various products with different specifications within specified time frame without manual intervention \n3) To provide less wiring and low installation costs by making use of Data Acquisition System and PLC \n \nF-V converter circuit was developed using IC LM2907 so that the frequency is converted to voltage which can be read by PCI 1711 Languages English English English Skills Digital design Diagnosis and Design of... Analog circuit design C/C++ Programming Verilog VHDL Perl ASIC Testing Integrated Circuit... Logic Synthesis Digital Synopsys tools Cadence Virtuoso Semiconductors Simulations VLSI C++ Analog Circuit Design SPICE SystemVerilog ModelSim RTL Design See 8+ \u00a0 \u00a0 See less Skills  Digital design Diagnosis and Design of... Analog circuit design C/C++ Programming Verilog VHDL Perl ASIC Testing Integrated Circuit... Logic Synthesis Digital Synopsys tools Cadence Virtuoso Semiconductors Simulations VLSI C++ Analog Circuit Design SPICE SystemVerilog ModelSim RTL Design See 8+ \u00a0 \u00a0 See less Digital design Diagnosis and Design of... Analog circuit design C/C++ Programming Verilog VHDL Perl ASIC Testing Integrated Circuit... Logic Synthesis Digital Synopsys tools Cadence Virtuoso Semiconductors Simulations VLSI C++ Analog Circuit Design SPICE SystemVerilog ModelSim RTL Design See 8+ \u00a0 \u00a0 See less Digital design Diagnosis and Design of... Analog circuit design C/C++ Programming Verilog VHDL Perl ASIC Testing Integrated Circuit... Logic Synthesis Digital Synopsys tools Cadence Virtuoso Semiconductors Simulations VLSI C++ Analog Circuit Design SPICE SystemVerilog ModelSim RTL Design See 8+ \u00a0 \u00a0 See less Education University of Southern California MS EE,  VLSI 2009  \u2013 2011 Activities and Societies:\u00a0 Society Of Women In Engineering Anna University BS,  Electrical And Electronics Engineering 2003  \u2013 2007 University of Southern California MS EE,  VLSI 2009  \u2013 2011 Activities and Societies:\u00a0 Society Of Women In Engineering University of Southern California MS EE,  VLSI 2009  \u2013 2011 Activities and Societies:\u00a0 Society Of Women In Engineering University of Southern California MS EE,  VLSI 2009  \u2013 2011 Activities and Societies:\u00a0 Society Of Women In Engineering Anna University BS,  Electrical And Electronics Engineering 2003  \u2013 2007 Anna University BS,  Electrical And Electronics Engineering 2003  \u2013 2007 Anna University BS,  Electrical And Electronics Engineering 2003  \u2013 2007 ", "Summary Accomplished professional with a passion for bringing valuable new products to market seeking new challenges as a principal validation architect Summary Accomplished professional with a passion for bringing valuable new products to market seeking new challenges as a principal validation architect Accomplished professional with a passion for bringing valuable new products to market seeking new challenges as a principal validation architect Accomplished professional with a passion for bringing valuable new products to market seeking new challenges as a principal validation architect Experience Silicon Architect Engineer Intel Corporation November 1997  \u2013  June 2015  (17 years 8 months) Creative and award-winning engineer; known for innovation and delivering winning designs as key contributor to full-chip microprocessor and SOC pre-silicon functional and security validation and design verification, in addition to being a named inventor on 28 issued patents. Test and Product Engineer SGI August 1990  \u2013  October 1997  (7 years 3 months) Mountain View. CA Initially hired by MIPS Technologies, Inc., which was later acquired by SGI. In addition to designing MIPS microprocessors, the main business of MIPS and SGI was workstation and server design and manufacturing which utilized MIPS microprocessors.  \n \nCollaborated on small design teams that covered a variety of technical roles including microarchitecture, RTL design, pre-silicon verification, post-silicon verification, test and product engineering. \n Senior VLSI Test Engineer AMD November 1987  \u2013  August 1990  (2 years 10 months) Sunnyvale, CA Developed test programs and test vectors used in first silicon debug and for developing production test programs and transferring programs to overseas test facilities. Worked to constantly reduce test program test times. Senior VLSI Test Engineer GTE Government Systems June 1985  \u2013  November 1987  (2 years 6 months) Needham, MA VLSI test engineer for mixed signal devices used in various military and NASA applications. Position required secret security clearance with the NSA, CIA, NASA, Navy, and the Air Force. Silicon Architect Engineer Intel Corporation November 1997  \u2013  June 2015  (17 years 8 months) Creative and award-winning engineer; known for innovation and delivering winning designs as key contributor to full-chip microprocessor and SOC pre-silicon functional and security validation and design verification, in addition to being a named inventor on 28 issued patents. Silicon Architect Engineer Intel Corporation November 1997  \u2013  June 2015  (17 years 8 months) Creative and award-winning engineer; known for innovation and delivering winning designs as key contributor to full-chip microprocessor and SOC pre-silicon functional and security validation and design verification, in addition to being a named inventor on 28 issued patents. Test and Product Engineer SGI August 1990  \u2013  October 1997  (7 years 3 months) Mountain View. CA Initially hired by MIPS Technologies, Inc., which was later acquired by SGI. In addition to designing MIPS microprocessors, the main business of MIPS and SGI was workstation and server design and manufacturing which utilized MIPS microprocessors.  \n \nCollaborated on small design teams that covered a variety of technical roles including microarchitecture, RTL design, pre-silicon verification, post-silicon verification, test and product engineering. \n Test and Product Engineer SGI August 1990  \u2013  October 1997  (7 years 3 months) Mountain View. CA Initially hired by MIPS Technologies, Inc., which was later acquired by SGI. In addition to designing MIPS microprocessors, the main business of MIPS and SGI was workstation and server design and manufacturing which utilized MIPS microprocessors.  \n \nCollaborated on small design teams that covered a variety of technical roles including microarchitecture, RTL design, pre-silicon verification, post-silicon verification, test and product engineering. \n Senior VLSI Test Engineer AMD November 1987  \u2013  August 1990  (2 years 10 months) Sunnyvale, CA Developed test programs and test vectors used in first silicon debug and for developing production test programs and transferring programs to overseas test facilities. Worked to constantly reduce test program test times. Senior VLSI Test Engineer AMD November 1987  \u2013  August 1990  (2 years 10 months) Sunnyvale, CA Developed test programs and test vectors used in first silicon debug and for developing production test programs and transferring programs to overseas test facilities. Worked to constantly reduce test program test times. Senior VLSI Test Engineer GTE Government Systems June 1985  \u2013  November 1987  (2 years 6 months) Needham, MA VLSI test engineer for mixed signal devices used in various military and NASA applications. Position required secret security clearance with the NSA, CIA, NASA, Navy, and the Air Force. Senior VLSI Test Engineer GTE Government Systems June 1985  \u2013  November 1987  (2 years 6 months) Needham, MA VLSI test engineer for mixed signal devices used in various military and NASA applications. Position required secret security clearance with the NSA, CIA, NASA, Navy, and the Air Force. Languages English Native or bilingual proficiency French Elementary proficiency English Native or bilingual proficiency French Elementary proficiency English Native or bilingual proficiency French Elementary proficiency Native or bilingual proficiency Elementary proficiency Skills CPU Microarchitecture Team Leadership Project Management Continuous Improvement VLSI Design and... Validation Plan... Design Verification Security Validation PC Architecture Electronics Microprocessors Semiconductors SoC Functional Verification Embedded Systems Product Engineering C++ Simulations See 3+ \u00a0 \u00a0 See less Skills  CPU Microarchitecture Team Leadership Project Management Continuous Improvement VLSI Design and... Validation Plan... Design Verification Security Validation PC Architecture Electronics Microprocessors Semiconductors SoC Functional Verification Embedded Systems Product Engineering C++ Simulations See 3+ \u00a0 \u00a0 See less CPU Microarchitecture Team Leadership Project Management Continuous Improvement VLSI Design and... Validation Plan... Design Verification Security Validation PC Architecture Electronics Microprocessors Semiconductors SoC Functional Verification Embedded Systems Product Engineering C++ Simulations See 3+ \u00a0 \u00a0 See less CPU Microarchitecture Team Leadership Project Management Continuous Improvement VLSI Design and... Validation Plan... Design Verification Security Validation PC Architecture Electronics Microprocessors Semiconductors SoC Functional Verification Embedded Systems Product Engineering C++ Simulations See 3+ \u00a0 \u00a0 See less Education Northeastern University Bachelor of Science (BS),  Electrical and Electronics Engineering , 3.1 1980  \u2013 1985 Graduated cum laude Activities and Societies:\u00a0 Cumulative two years of coop work experience at General Electric in Lynn ,  MA USA Northeastern University Bachelor of Science (BS),  Electrical and Electronics Engineering , 3.1 1980  \u2013 1985 Graduated cum laude Activities and Societies:\u00a0 Cumulative two years of coop work experience at General Electric in Lynn ,  MA USA Northeastern University Bachelor of Science (BS),  Electrical and Electronics Engineering , 3.1 1980  \u2013 1985 Graduated cum laude Activities and Societies:\u00a0 Cumulative two years of coop work experience at General Electric in Lynn ,  MA USA Northeastern University Bachelor of Science (BS),  Electrical and Electronics Engineering , 3.1 1980  \u2013 1985 Graduated cum laude Activities and Societies:\u00a0 Cumulative two years of coop work experience at General Electric in Lynn ,  MA USA Honors & Awards 1995 Best Paper Award Teradyne Users Group Teradyne June 1995 Presented a paper and gave a talk on using advanced capabilities of the Teradyne VLSI test equipment in order to develop test programs for the MIPS microprocessors. Voted by Teradyne User Group Conference attendees as the Best Paper. Won the Best Paper two consecutive years.  1994 Teradyne Users Group Best Paper Award Teradyne June 1994 Presented a paper and gave a talk on using advanced capabilities of the Teradyne VLSI test equipment in order to develop test programs for the MIPS microprocessors. Voted by Teradyne User Group Conference attendees as the Best Paper. 1995 Best Paper Award Teradyne Users Group Teradyne June 1995 Presented a paper and gave a talk on using advanced capabilities of the Teradyne VLSI test equipment in order to develop test programs for the MIPS microprocessors. Voted by Teradyne User Group Conference attendees as the Best Paper. Won the Best Paper two consecutive years.  1995 Best Paper Award Teradyne Users Group Teradyne June 1995 Presented a paper and gave a talk on using advanced capabilities of the Teradyne VLSI test equipment in order to develop test programs for the MIPS microprocessors. Voted by Teradyne User Group Conference attendees as the Best Paper. Won the Best Paper two consecutive years.  1995 Best Paper Award Teradyne Users Group Teradyne June 1995 Presented a paper and gave a talk on using advanced capabilities of the Teradyne VLSI test equipment in order to develop test programs for the MIPS microprocessors. Voted by Teradyne User Group Conference attendees as the Best Paper. Won the Best Paper two consecutive years.  1994 Teradyne Users Group Best Paper Award Teradyne June 1994 Presented a paper and gave a talk on using advanced capabilities of the Teradyne VLSI test equipment in order to develop test programs for the MIPS microprocessors. Voted by Teradyne User Group Conference attendees as the Best Paper. 1994 Teradyne Users Group Best Paper Award Teradyne June 1994 Presented a paper and gave a talk on using advanced capabilities of the Teradyne VLSI test equipment in order to develop test programs for the MIPS microprocessors. Voted by Teradyne User Group Conference attendees as the Best Paper. 1994 Teradyne Users Group Best Paper Award Teradyne June 1994 Presented a paper and gave a talk on using advanced capabilities of the Teradyne VLSI test equipment in order to develop test programs for the MIPS microprocessors. Voted by Teradyne User Group Conference attendees as the Best Paper. "]}