# Reading D:/Quartus/fpgalite/modelsim_ase/tcl/vsim/pref.tcl
# do comp-8bit-seq_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/Quartus/fpgalite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {comp-8bit-seq.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:07 on Oct 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." comp-8bit-seq.vo 
# -- Compiling module comp_8bit_seq
# 
# Top level modules:
# 	comp_8bit_seq
# End time: 10:16:07 on Oct 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/fpga_vhdl/baivn2-1-b {D:/fpga_vhdl/baivn2-1-b/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:07 on Oct 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpga_vhdl/baivn2-1-b" D:/fpga_vhdl/baivn2-1-b/testbench.v 
# -- Compiling module comp_8bit_seq_tb
# 
# Top level modules:
# 	comp_8bit_seq_tb
# End time: 10:16:07 on Oct 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  comp_8bit_seq_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" comp_8bit_seq_tb 
# Start time: 10:16:07 on Oct 02,2025
# Loading work.comp_8bit_seq_tb
# Loading work.comp_8bit_seq
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time | a | b | a>b | a=b | a<b
#   0 ns | 100 |  50 | 1 | 0 | 0
# 10000 ns |  25 |  75 | 0 | 0 | 1
# 20000 ns | 150 | 150 | 0 | 1 | 0
# 30000 ns | 255 |   0 | 1 | 0 | 0
# 40000 ns |   0 | 255 | 0 | 0 | 1
# 50000 ns |   0 |   0 | 0 | 1 | 0
# ** Note: $finish    : D:/fpga_vhdl/baivn2-1-b/testbench.v(22)
#    Time: 60 ns  Iteration: 0  Instance: /comp_8bit_seq_tb
# 1
# Break in Module comp_8bit_seq_tb at D:/fpga_vhdl/baivn2-1-b/testbench.v line 22
# End time: 10:18:34 on Oct 02,2025, Elapsed time: 0:02:27
# Errors: 0, Warnings: 0
