Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  9 14:42:40 2020
| Host         : DESKTOP-TI86LNN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pmod_step_interface_control_sets_placed.rpt
| Design       : pmod_step_interface
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             372 |          115 |
| No           | No                    | Yes                    |             121 |           34 |
| No           | Yes                   | No                     |             120 |           37 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              85 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------------------------+----------------------------+------------------+----------------+
|            Clock Signal            |                   Enable Signal                   |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------------+---------------------------------------------------+----------------------------+------------------+----------------+
|  control/dir_x_reg_i_2_n_1         |                                                   |                            |                1 |              1 |
|  control/dir_y_reg_i_2_n_1         |                                                   |                            |                1 |              1 |
|  control/ren_reg_i_2_n_1           |                                                   |                            |                1 |              2 |
|  control/en_x_reg_i_2_n_1          |                                                   |                            |                2 |              3 |
|  clock_Div/CLK                     |                                                   | rst_IBUF                   |                1 |              3 |
|  clock_Div/new_clk_y_reg_0         |                                                   | rst_IBUF                   |                1 |              3 |
|  clock_Div/CLK                     |                                                   |                            |                1 |              4 |
|  clk_IBUF_BUFG                     | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                   |                1 |              4 |
|  clk_IBUF_BUFG                     |                                                   | control/m1/dout[5]_i_1_n_1 |                2 |              6 |
|  clk_IBUF_BUFG                     | control/m1/data_reg_0_63_0_0_i_2_n_1              |                            |                2 |              6 |
|  clock_Div/new_clk_y_reg_0         |                                                   |                            |                4 |              8 |
|  clk_IBUF_BUFG                     | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                   |                2 |              8 |
|  clk_IBUF_BUFG                     | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                   |                2 |              8 |
|  clk_IBUF_BUFG                     | key_de/key                                        | rst_IBUF                   |                2 |             10 |
|  clk_IBUF_BUFG                     | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                   |                2 |             11 |
|  clk_IBUF_BUFG                     |                                                   | count/count[0]_i_1_n_1     |                5 |             20 |
|  control/clk_wiz_0_inst/out[0]     |                                                   | rst_IBUF                   |                9 |             24 |
|  control/next_state_reg[5]_i_2_n_1 |                                                   |                            |               15 |             30 |
|  n_0_164_BUFG                      |                                                   |                            |               16 |             35 |
|  clk_IBUF_BUFG                     | key_de/op/E[0]                                    | rst_IBUF                   |               17 |             44 |
|  num_reg[22]                       |                                                   |                            |               21 |             80 |
|  clk_IBUF_BUFG                     |                                                   | rst_IBUF                   |               53 |            185 |
|  clk_IBUF_BUFG                     |                                                   |                            |               53 |            208 |
+------------------------------------+---------------------------------------------------+----------------------------+------------------+----------------+


