Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May 30 10:12:22 2024
| Host         : alv-debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          51          
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.593     -105.474                     61                 1643        0.086        0.000                      0                 1643        4.020        0.000                       0                  1105  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -3.593     -105.474                     61                 1643        0.086        0.000                      0                 1643        4.020        0.000                       0                  1105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           61  Failing Endpoints,  Worst Slack       -3.593ns,  Total Violation     -105.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.593ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.565ns  (logic 6.678ns (49.231%)  route 6.887ns (50.769%))
  Logic Levels:           21  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    clk_IBUF_BUFG
    SLICE_X17Y126        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.416     6.115    screenInteface/Q[1]
    SLICE_X19Y127        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.786 r  screenInteface/fsm.j_reg[3]_i_6/O[2]
                         net (fo=29, routed)          0.878     7.664    screenInteface/fsm.j_reg[3]_i_6_n_5
    SLICE_X17Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     8.240 r  screenInteface/fsm.j_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.240    screenInteface/fsm.j_reg[3]_i_156_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.354 r  screenInteface/fsm.j_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000     8.354    screenInteface/fsm.j_reg[3]_i_289_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.593 r  screenInteface/fsm.j_reg[3]_i_255/O[2]
                         net (fo=3, routed)           0.734     9.328    screenInteface/fsm.j_reg[3]_i_255_n_5
    SLICE_X19Y130        LUT3 (Prop_lut3_I1_O)        0.302     9.630 r  screenInteface/fsm.j[3]_i_240/O
                         net (fo=1, routed)           0.493    10.123    screenInteface/fsm.j[3]_i_240_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.508 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.508    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.622    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.861 r  screenInteface/fsm.j_reg[3]_i_60/O[2]
                         net (fo=3, routed)           0.456    11.317    screenInteface/fsm.j_reg[3]_i_60_n_5
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.302    11.619 r  screenInteface/fsm.j[3]_i_50/O
                         net (fo=1, routed)           0.626    12.245    screenInteface/fsm.j[3]_i_50_n_0
    SLICE_X17Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.630 r  screenInteface/fsm.j_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.630    screenInteface/fsm.j_reg[3]_i_33_n_0
    SLICE_X17Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.744 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.744    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X17Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.983 f  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.702    13.685    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X19Y138        LUT1 (Prop_lut1_I0_O)        0.302    13.987 r  screenInteface/fsm.j[3]_i_19/O
                         net (fo=1, routed)           0.000    13.987    screenInteface/fsm.j[3]_i_19_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.627 r  screenInteface/fsm.j_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.465    15.092    screenInteface/fsm.j_reg[3]_i_13_n_4
    SLICE_X20Y138        LUT2 (Prop_lut2_I1_O)        0.306    15.398 r  screenInteface/fsm.j[3]_i_8/O
                         net (fo=1, routed)           0.000    15.398    screenInteface/fsm.j[3]_i_8_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.799 r  screenInteface/fsm.j_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.799    screenInteface/fsm.j_reg[3]_i_4_n_0
    SLICE_X20Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.021 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=6, routed)           0.655    16.676    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X22Y139        LUT6 (Prop_lut6_I0_O)        0.299    16.975 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=9, routed)           0.492    17.467    generaPieza/fsm.bordeXCnt_reg[1]
    SLICE_X25Y138        LUT5 (Prop_lut5_I3_O)        0.124    17.591 f  generaPieza/fsm.i[0]_i_1/O
                         net (fo=2, routed)           0.815    18.406    generaPieza/fsm.i_reg[4][0]
    SLICE_X23Y138        LUT6 (Prop_lut6_I3_O)        0.124    18.530 r  generaPieza/fsm.state[0]_i_4_comp/O
                         net (fo=1, routed)           0.154    18.684    generaPieza/fsm.state[0]_i_4_n_0
    SLICE_X23Y138        LUT6 (Prop_lut6_I2_O)        0.124    18.808 r  generaPieza/fsm.state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.808    generaPieza_n_19
    SLICE_X23Y138        FDRE                                         r  fsm.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.610    14.951    clk_IBUF_BUFG
    SLICE_X23Y138        FDRE                                         r  fsm.state_reg[0]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X23Y138        FDRE (Setup_fdre_C_D)        0.032    15.215    fsm.state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -18.808    
  -------------------------------------------------------------------
                         slack                                 -3.593    

Slack (VIOLATED) :        -3.319ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.288ns  (logic 6.678ns (50.254%)  route 6.610ns (49.746%))
  Logic Levels:           21  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    clk_IBUF_BUFG
    SLICE_X17Y126        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.416     6.115    screenInteface/Q[1]
    SLICE_X19Y127        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.786 r  screenInteface/fsm.j_reg[3]_i_6/O[2]
                         net (fo=29, routed)          0.878     7.664    screenInteface/fsm.j_reg[3]_i_6_n_5
    SLICE_X17Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     8.240 r  screenInteface/fsm.j_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.240    screenInteface/fsm.j_reg[3]_i_156_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.354 r  screenInteface/fsm.j_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000     8.354    screenInteface/fsm.j_reg[3]_i_289_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.593 r  screenInteface/fsm.j_reg[3]_i_255/O[2]
                         net (fo=3, routed)           0.734     9.328    screenInteface/fsm.j_reg[3]_i_255_n_5
    SLICE_X19Y130        LUT3 (Prop_lut3_I1_O)        0.302     9.630 r  screenInteface/fsm.j[3]_i_240/O
                         net (fo=1, routed)           0.493    10.123    screenInteface/fsm.j[3]_i_240_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.508 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.508    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.622    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.861 r  screenInteface/fsm.j_reg[3]_i_60/O[2]
                         net (fo=3, routed)           0.456    11.317    screenInteface/fsm.j_reg[3]_i_60_n_5
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.302    11.619 r  screenInteface/fsm.j[3]_i_50/O
                         net (fo=1, routed)           0.626    12.245    screenInteface/fsm.j[3]_i_50_n_0
    SLICE_X17Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.630 r  screenInteface/fsm.j_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.630    screenInteface/fsm.j_reg[3]_i_33_n_0
    SLICE_X17Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.744 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.744    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X17Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.983 f  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.702    13.685    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X19Y138        LUT1 (Prop_lut1_I0_O)        0.302    13.987 r  screenInteface/fsm.j[3]_i_19/O
                         net (fo=1, routed)           0.000    13.987    screenInteface/fsm.j[3]_i_19_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.627 r  screenInteface/fsm.j_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.465    15.092    screenInteface/fsm.j_reg[3]_i_13_n_4
    SLICE_X20Y138        LUT2 (Prop_lut2_I1_O)        0.306    15.398 r  screenInteface/fsm.j[3]_i_8/O
                         net (fo=1, routed)           0.000    15.398    screenInteface/fsm.j[3]_i_8_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.799 r  screenInteface/fsm.j_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.799    screenInteface/fsm.j_reg[3]_i_4_n_0
    SLICE_X20Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.021 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=6, routed)           0.655    16.676    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X22Y139        LUT6 (Prop_lut6_I0_O)        0.299    16.975 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=9, routed)           0.361    17.336    generaPieza_n_52
    SLICE_X21Y139        LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.422    17.882    bordeYCnt[0]
    SLICE_X22Y139        LUT5 (Prop_lut5_I0_O)        0.124    18.006 r  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.402    18.408    colorTablero1
    SLICE_X23Y139        LUT4 (Prop_lut4_I0_O)        0.124    18.532 r  colorTablero[9]_i_1/O
                         net (fo=1, routed)           0.000    18.532    colorTablero[9]
    SLICE_X23Y139        FDRE                                         r  colorTablero_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.611    14.952    clk_IBUF_BUFG
    SLICE_X23Y139        FDRE                                         r  colorTablero_reg[9]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X23Y139        FDRE (Setup_fdre_C_D)        0.029    15.213    colorTablero_reg[9]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -18.532    
  -------------------------------------------------------------------
                         slack                                 -3.319    

Slack (VIOLATED) :        -3.314ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 6.678ns (50.266%)  route 6.607ns (49.734%))
  Logic Levels:           21  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    clk_IBUF_BUFG
    SLICE_X17Y126        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.416     6.115    screenInteface/Q[1]
    SLICE_X19Y127        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.786 r  screenInteface/fsm.j_reg[3]_i_6/O[2]
                         net (fo=29, routed)          0.878     7.664    screenInteface/fsm.j_reg[3]_i_6_n_5
    SLICE_X17Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     8.240 r  screenInteface/fsm.j_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.240    screenInteface/fsm.j_reg[3]_i_156_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.354 r  screenInteface/fsm.j_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000     8.354    screenInteface/fsm.j_reg[3]_i_289_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.593 r  screenInteface/fsm.j_reg[3]_i_255/O[2]
                         net (fo=3, routed)           0.734     9.328    screenInteface/fsm.j_reg[3]_i_255_n_5
    SLICE_X19Y130        LUT3 (Prop_lut3_I1_O)        0.302     9.630 r  screenInteface/fsm.j[3]_i_240/O
                         net (fo=1, routed)           0.493    10.123    screenInteface/fsm.j[3]_i_240_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.508 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.508    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.622    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.861 r  screenInteface/fsm.j_reg[3]_i_60/O[2]
                         net (fo=3, routed)           0.456    11.317    screenInteface/fsm.j_reg[3]_i_60_n_5
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.302    11.619 r  screenInteface/fsm.j[3]_i_50/O
                         net (fo=1, routed)           0.626    12.245    screenInteface/fsm.j[3]_i_50_n_0
    SLICE_X17Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.630 r  screenInteface/fsm.j_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.630    screenInteface/fsm.j_reg[3]_i_33_n_0
    SLICE_X17Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.744 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.744    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X17Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.983 f  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.702    13.685    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X19Y138        LUT1 (Prop_lut1_I0_O)        0.302    13.987 r  screenInteface/fsm.j[3]_i_19/O
                         net (fo=1, routed)           0.000    13.987    screenInteface/fsm.j[3]_i_19_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.627 r  screenInteface/fsm.j_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.465    15.092    screenInteface/fsm.j_reg[3]_i_13_n_4
    SLICE_X20Y138        LUT2 (Prop_lut2_I1_O)        0.306    15.398 r  screenInteface/fsm.j[3]_i_8/O
                         net (fo=1, routed)           0.000    15.398    screenInteface/fsm.j[3]_i_8_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.799 r  screenInteface/fsm.j_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.799    screenInteface/fsm.j_reg[3]_i_4_n_0
    SLICE_X20Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.021 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=6, routed)           0.655    16.676    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X22Y139        LUT6 (Prop_lut6_I0_O)        0.299    16.975 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=9, routed)           0.361    17.336    generaPieza_n_52
    SLICE_X21Y139        LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.422    17.882    bordeYCnt[0]
    SLICE_X22Y139        LUT5 (Prop_lut5_I0_O)        0.124    18.006 r  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.399    18.405    colorTablero1
    SLICE_X23Y139        LUT4 (Prop_lut4_I1_O)        0.124    18.529 r  colorTablero[1]_i_1/O
                         net (fo=1, routed)           0.000    18.529    colorTablero[1]
    SLICE_X23Y139        FDRE                                         r  colorTablero_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.611    14.952    clk_IBUF_BUFG
    SLICE_X23Y139        FDRE                                         r  colorTablero_reg[1]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X23Y139        FDRE (Setup_fdre_C_D)        0.031    15.215    colorTablero_reg[1]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -18.529    
  -------------------------------------------------------------------
                         slack                                 -3.314    

Slack (VIOLATED) :        -3.267ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.239ns  (logic 6.678ns (50.443%)  route 6.561ns (49.557%))
  Logic Levels:           21  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    clk_IBUF_BUFG
    SLICE_X17Y126        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.416     6.115    screenInteface/Q[1]
    SLICE_X19Y127        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.786 r  screenInteface/fsm.j_reg[3]_i_6/O[2]
                         net (fo=29, routed)          0.878     7.664    screenInteface/fsm.j_reg[3]_i_6_n_5
    SLICE_X17Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     8.240 r  screenInteface/fsm.j_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.240    screenInteface/fsm.j_reg[3]_i_156_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.354 r  screenInteface/fsm.j_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000     8.354    screenInteface/fsm.j_reg[3]_i_289_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.593 r  screenInteface/fsm.j_reg[3]_i_255/O[2]
                         net (fo=3, routed)           0.734     9.328    screenInteface/fsm.j_reg[3]_i_255_n_5
    SLICE_X19Y130        LUT3 (Prop_lut3_I1_O)        0.302     9.630 r  screenInteface/fsm.j[3]_i_240/O
                         net (fo=1, routed)           0.493    10.123    screenInteface/fsm.j[3]_i_240_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.508 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.508    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.622    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.861 r  screenInteface/fsm.j_reg[3]_i_60/O[2]
                         net (fo=3, routed)           0.456    11.317    screenInteface/fsm.j_reg[3]_i_60_n_5
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.302    11.619 r  screenInteface/fsm.j[3]_i_50/O
                         net (fo=1, routed)           0.626    12.245    screenInteface/fsm.j[3]_i_50_n_0
    SLICE_X17Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.630 r  screenInteface/fsm.j_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.630    screenInteface/fsm.j_reg[3]_i_33_n_0
    SLICE_X17Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.744 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.744    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X17Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.983 f  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.702    13.685    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X19Y138        LUT1 (Prop_lut1_I0_O)        0.302    13.987 r  screenInteface/fsm.j[3]_i_19/O
                         net (fo=1, routed)           0.000    13.987    screenInteface/fsm.j[3]_i_19_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.627 r  screenInteface/fsm.j_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.465    15.092    screenInteface/fsm.j_reg[3]_i_13_n_4
    SLICE_X20Y138        LUT2 (Prop_lut2_I1_O)        0.306    15.398 r  screenInteface/fsm.j[3]_i_8/O
                         net (fo=1, routed)           0.000    15.398    screenInteface/fsm.j[3]_i_8_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.799 r  screenInteface/fsm.j_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.799    screenInteface/fsm.j_reg[3]_i_4_n_0
    SLICE_X20Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.021 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=6, routed)           0.655    16.676    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X22Y139        LUT6 (Prop_lut6_I0_O)        0.299    16.975 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=9, routed)           0.361    17.336    generaPieza_n_52
    SLICE_X21Y139        LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.422    17.882    bordeYCnt[0]
    SLICE_X22Y139        LUT5 (Prop_lut5_I0_O)        0.124    18.006 r  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.352    18.358    colorTablero1
    SLICE_X24Y139        LUT4 (Prop_lut4_I0_O)        0.124    18.482 r  colorTablero[5]_i_1/O
                         net (fo=1, routed)           0.000    18.482    colorTablero[5]
    SLICE_X24Y139        FDRE                                         r  colorTablero_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.610    14.951    clk_IBUF_BUFG
    SLICE_X24Y139        FDRE                                         r  colorTablero_reg[5]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X24Y139        FDRE (Setup_fdre_C_D)        0.032    15.215    colorTablero_reg[5]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -18.482    
  -------------------------------------------------------------------
                         slack                                 -3.267    

Slack (VIOLATED) :        -3.265ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.235ns  (logic 6.678ns (50.458%)  route 6.557ns (49.542%))
  Logic Levels:           21  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    clk_IBUF_BUFG
    SLICE_X17Y126        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.416     6.115    screenInteface/Q[1]
    SLICE_X19Y127        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.786 r  screenInteface/fsm.j_reg[3]_i_6/O[2]
                         net (fo=29, routed)          0.878     7.664    screenInteface/fsm.j_reg[3]_i_6_n_5
    SLICE_X17Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     8.240 r  screenInteface/fsm.j_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.240    screenInteface/fsm.j_reg[3]_i_156_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.354 r  screenInteface/fsm.j_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000     8.354    screenInteface/fsm.j_reg[3]_i_289_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.593 r  screenInteface/fsm.j_reg[3]_i_255/O[2]
                         net (fo=3, routed)           0.734     9.328    screenInteface/fsm.j_reg[3]_i_255_n_5
    SLICE_X19Y130        LUT3 (Prop_lut3_I1_O)        0.302     9.630 r  screenInteface/fsm.j[3]_i_240/O
                         net (fo=1, routed)           0.493    10.123    screenInteface/fsm.j[3]_i_240_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.508 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.508    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.622    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.861 r  screenInteface/fsm.j_reg[3]_i_60/O[2]
                         net (fo=3, routed)           0.456    11.317    screenInteface/fsm.j_reg[3]_i_60_n_5
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.302    11.619 r  screenInteface/fsm.j[3]_i_50/O
                         net (fo=1, routed)           0.626    12.245    screenInteface/fsm.j[3]_i_50_n_0
    SLICE_X17Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.630 r  screenInteface/fsm.j_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.630    screenInteface/fsm.j_reg[3]_i_33_n_0
    SLICE_X17Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.744 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.744    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X17Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.983 f  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.702    13.685    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X19Y138        LUT1 (Prop_lut1_I0_O)        0.302    13.987 r  screenInteface/fsm.j[3]_i_19/O
                         net (fo=1, routed)           0.000    13.987    screenInteface/fsm.j[3]_i_19_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.627 r  screenInteface/fsm.j_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.465    15.092    screenInteface/fsm.j_reg[3]_i_13_n_4
    SLICE_X20Y138        LUT2 (Prop_lut2_I1_O)        0.306    15.398 r  screenInteface/fsm.j[3]_i_8/O
                         net (fo=1, routed)           0.000    15.398    screenInteface/fsm.j[3]_i_8_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.799 r  screenInteface/fsm.j_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.799    screenInteface/fsm.j_reg[3]_i_4_n_0
    SLICE_X20Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.021 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=6, routed)           0.655    16.676    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X22Y139        LUT6 (Prop_lut6_I0_O)        0.299    16.975 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=9, routed)           0.361    17.336    generaPieza_n_52
    SLICE_X21Y139        LUT6 (Prop_lut6_I1_O)        0.124    17.460 r  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.422    17.882    bordeYCnt[0]
    SLICE_X22Y139        LUT5 (Prop_lut5_I0_O)        0.124    18.006 f  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.348    18.354    colorTablero1
    SLICE_X22Y140        LUT4 (Prop_lut4_I0_O)        0.124    18.478 r  colorTablero[6]_i_1/O
                         net (fo=1, routed)           0.000    18.478    colorTablero[6]
    SLICE_X22Y140        FDRE                                         r  colorTablero_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.611    14.952    clk_IBUF_BUFG
    SLICE_X22Y140        FDRE                                         r  colorTablero_reg[6]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X22Y140        FDRE (Setup_fdre_C_D)        0.029    15.213    colorTablero_reg[6]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -18.478    
  -------------------------------------------------------------------
                         slack                                 -3.265    

Slack (VIOLATED) :        -3.265ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.238ns  (logic 6.678ns (50.448%)  route 6.560ns (49.552%))
  Logic Levels:           21  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    clk_IBUF_BUFG
    SLICE_X17Y126        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.416     6.115    screenInteface/Q[1]
    SLICE_X19Y127        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.786 r  screenInteface/fsm.j_reg[3]_i_6/O[2]
                         net (fo=29, routed)          0.878     7.664    screenInteface/fsm.j_reg[3]_i_6_n_5
    SLICE_X17Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     8.240 r  screenInteface/fsm.j_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.240    screenInteface/fsm.j_reg[3]_i_156_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.354 r  screenInteface/fsm.j_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000     8.354    screenInteface/fsm.j_reg[3]_i_289_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.593 r  screenInteface/fsm.j_reg[3]_i_255/O[2]
                         net (fo=3, routed)           0.734     9.328    screenInteface/fsm.j_reg[3]_i_255_n_5
    SLICE_X19Y130        LUT3 (Prop_lut3_I1_O)        0.302     9.630 r  screenInteface/fsm.j[3]_i_240/O
                         net (fo=1, routed)           0.493    10.123    screenInteface/fsm.j[3]_i_240_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.508 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.508    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.622    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.861 r  screenInteface/fsm.j_reg[3]_i_60/O[2]
                         net (fo=3, routed)           0.456    11.317    screenInteface/fsm.j_reg[3]_i_60_n_5
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.302    11.619 r  screenInteface/fsm.j[3]_i_50/O
                         net (fo=1, routed)           0.626    12.245    screenInteface/fsm.j[3]_i_50_n_0
    SLICE_X17Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.630 r  screenInteface/fsm.j_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.630    screenInteface/fsm.j_reg[3]_i_33_n_0
    SLICE_X17Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.744 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.744    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X17Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.983 f  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.702    13.685    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X19Y138        LUT1 (Prop_lut1_I0_O)        0.302    13.987 r  screenInteface/fsm.j[3]_i_19/O
                         net (fo=1, routed)           0.000    13.987    screenInteface/fsm.j[3]_i_19_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.627 r  screenInteface/fsm.j_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.465    15.092    screenInteface/fsm.j_reg[3]_i_13_n_4
    SLICE_X20Y138        LUT2 (Prop_lut2_I1_O)        0.306    15.398 r  screenInteface/fsm.j[3]_i_8/O
                         net (fo=1, routed)           0.000    15.398    screenInteface/fsm.j[3]_i_8_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.799 r  screenInteface/fsm.j_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.799    screenInteface/fsm.j_reg[3]_i_4_n_0
    SLICE_X20Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.021 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=6, routed)           0.655    16.676    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X22Y139        LUT6 (Prop_lut6_I0_O)        0.299    16.975 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=9, routed)           0.361    17.336    generaPieza_n_52
    SLICE_X21Y139        LUT6 (Prop_lut6_I1_O)        0.124    17.460 r  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.422    17.882    bordeYCnt[0]
    SLICE_X22Y139        LUT5 (Prop_lut5_I0_O)        0.124    18.006 f  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.351    18.357    colorTablero1
    SLICE_X23Y139        LUT4 (Prop_lut4_I0_O)        0.124    18.481 r  colorTablero[2]_i_1/O
                         net (fo=1, routed)           0.000    18.481    colorTablero[2]
    SLICE_X23Y139        FDRE                                         r  colorTablero_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.611    14.952    clk_IBUF_BUFG
    SLICE_X23Y139        FDRE                                         r  colorTablero_reg[2]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X23Y139        FDRE (Setup_fdre_C_D)        0.032    15.216    colorTablero_reg[2]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -18.481    
  -------------------------------------------------------------------
                         slack                                 -3.265    

Slack (VIOLATED) :        -3.261ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.233ns  (logic 6.678ns (50.467%)  route 6.555ns (49.533%))
  Logic Levels:           21  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    clk_IBUF_BUFG
    SLICE_X17Y126        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.416     6.115    screenInteface/Q[1]
    SLICE_X19Y127        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.786 r  screenInteface/fsm.j_reg[3]_i_6/O[2]
                         net (fo=29, routed)          0.878     7.664    screenInteface/fsm.j_reg[3]_i_6_n_5
    SLICE_X17Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     8.240 r  screenInteface/fsm.j_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.240    screenInteface/fsm.j_reg[3]_i_156_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.354 r  screenInteface/fsm.j_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000     8.354    screenInteface/fsm.j_reg[3]_i_289_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.593 r  screenInteface/fsm.j_reg[3]_i_255/O[2]
                         net (fo=3, routed)           0.734     9.328    screenInteface/fsm.j_reg[3]_i_255_n_5
    SLICE_X19Y130        LUT3 (Prop_lut3_I1_O)        0.302     9.630 r  screenInteface/fsm.j[3]_i_240/O
                         net (fo=1, routed)           0.493    10.123    screenInteface/fsm.j[3]_i_240_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.508 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.508    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.622    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.861 r  screenInteface/fsm.j_reg[3]_i_60/O[2]
                         net (fo=3, routed)           0.456    11.317    screenInteface/fsm.j_reg[3]_i_60_n_5
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.302    11.619 r  screenInteface/fsm.j[3]_i_50/O
                         net (fo=1, routed)           0.626    12.245    screenInteface/fsm.j[3]_i_50_n_0
    SLICE_X17Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.630 r  screenInteface/fsm.j_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.630    screenInteface/fsm.j_reg[3]_i_33_n_0
    SLICE_X17Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.744 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.744    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X17Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.983 f  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.702    13.685    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X19Y138        LUT1 (Prop_lut1_I0_O)        0.302    13.987 r  screenInteface/fsm.j[3]_i_19/O
                         net (fo=1, routed)           0.000    13.987    screenInteface/fsm.j[3]_i_19_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.627 r  screenInteface/fsm.j_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.465    15.092    screenInteface/fsm.j_reg[3]_i_13_n_4
    SLICE_X20Y138        LUT2 (Prop_lut2_I1_O)        0.306    15.398 r  screenInteface/fsm.j[3]_i_8/O
                         net (fo=1, routed)           0.000    15.398    screenInteface/fsm.j[3]_i_8_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.799 r  screenInteface/fsm.j_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.799    screenInteface/fsm.j_reg[3]_i_4_n_0
    SLICE_X20Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.021 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=6, routed)           0.655    16.676    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X22Y139        LUT6 (Prop_lut6_I0_O)        0.299    16.975 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=9, routed)           0.361    17.336    generaPieza_n_52
    SLICE_X21Y139        LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.422    17.882    bordeYCnt[0]
    SLICE_X22Y139        LUT5 (Prop_lut5_I0_O)        0.124    18.006 r  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.346    18.352    colorTablero1
    SLICE_X23Y139        LUT4 (Prop_lut4_I0_O)        0.124    18.476 r  colorTablero[4]_i_1/O
                         net (fo=1, routed)           0.000    18.476    colorTablero[4]
    SLICE_X23Y139        FDRE                                         r  colorTablero_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.611    14.952    clk_IBUF_BUFG
    SLICE_X23Y139        FDRE                                         r  colorTablero_reg[4]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X23Y139        FDRE (Setup_fdre_C_D)        0.031    15.215    colorTablero_reg[4]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -18.476    
  -------------------------------------------------------------------
                         slack                                 -3.261    

Slack (VIOLATED) :        -3.253ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.j_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.127ns  (logic 6.430ns (48.985%)  route 6.697ns (51.015%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    clk_IBUF_BUFG
    SLICE_X17Y126        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.416     6.115    screenInteface/Q[1]
    SLICE_X19Y127        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.786 r  screenInteface/fsm.j_reg[3]_i_6/O[2]
                         net (fo=29, routed)          0.878     7.664    screenInteface/fsm.j_reg[3]_i_6_n_5
    SLICE_X17Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     8.240 r  screenInteface/fsm.j_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.240    screenInteface/fsm.j_reg[3]_i_156_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.354 r  screenInteface/fsm.j_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000     8.354    screenInteface/fsm.j_reg[3]_i_289_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.593 r  screenInteface/fsm.j_reg[3]_i_255/O[2]
                         net (fo=3, routed)           0.734     9.328    screenInteface/fsm.j_reg[3]_i_255_n_5
    SLICE_X19Y130        LUT3 (Prop_lut3_I1_O)        0.302     9.630 r  screenInteface/fsm.j[3]_i_240/O
                         net (fo=1, routed)           0.493    10.123    screenInteface/fsm.j[3]_i_240_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.508 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.508    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.622    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.861 r  screenInteface/fsm.j_reg[3]_i_60/O[2]
                         net (fo=3, routed)           0.456    11.317    screenInteface/fsm.j_reg[3]_i_60_n_5
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.302    11.619 r  screenInteface/fsm.j[3]_i_50/O
                         net (fo=1, routed)           0.626    12.245    screenInteface/fsm.j[3]_i_50_n_0
    SLICE_X17Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.630 r  screenInteface/fsm.j_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.630    screenInteface/fsm.j_reg[3]_i_33_n_0
    SLICE_X17Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.744 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.744    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X17Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.983 f  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.702    13.685    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X19Y138        LUT1 (Prop_lut1_I0_O)        0.302    13.987 r  screenInteface/fsm.j[3]_i_19/O
                         net (fo=1, routed)           0.000    13.987    screenInteface/fsm.j[3]_i_19_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.627 r  screenInteface/fsm.j_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.465    15.092    screenInteface/fsm.j_reg[3]_i_13_n_4
    SLICE_X20Y138        LUT2 (Prop_lut2_I1_O)        0.306    15.398 r  screenInteface/fsm.j[3]_i_8/O
                         net (fo=1, routed)           0.000    15.398    screenInteface/fsm.j[3]_i_8_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.799 r  screenInteface/fsm.j_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.799    screenInteface/fsm.j_reg[3]_i_4_n_0
    SLICE_X20Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.021 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=6, routed)           0.578    16.599    screenInteface/fsm.j[3]_i_5_0[0]
    SLICE_X18Y138        LUT5 (Prop_lut5_I4_O)        0.299    16.898 r  screenInteface/fsm.j[2]_i_2_replica/O
                         net (fo=1, routed)           0.290    17.188    screenInteface/fsm.j_reg[3]_i_3_0_repN
    SLICE_X19Y137        LUT6 (Prop_lut6_I5_O)        0.124    17.312 r  screenInteface/fsm.j[0]_i_1/O
                         net (fo=4, routed)           1.058    18.370    screenInteface_n_16
    SLICE_X18Y125        FDRE                                         r  fsm.j_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.597    14.938    clk_IBUF_BUFG
    SLICE_X18Y125        FDRE                                         r  fsm.j_reg[0]_replica_1/C
                         clock pessimism              0.281    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X18Y125        FDRE (Setup_fdre_C_D)       -0.067    15.117    fsm.j_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -18.370    
  -------------------------------------------------------------------
                         slack                                 -3.253    

Slack (VIOLATED) :        -3.193ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colorTablero_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.209ns  (logic 6.674ns (50.526%)  route 6.535ns (49.474%))
  Logic Levels:           21  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    clk_IBUF_BUFG
    SLICE_X17Y126        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.416     6.115    screenInteface/Q[1]
    SLICE_X19Y127        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.786 r  screenInteface/fsm.j_reg[3]_i_6/O[2]
                         net (fo=29, routed)          0.878     7.664    screenInteface/fsm.j_reg[3]_i_6_n_5
    SLICE_X17Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     8.240 r  screenInteface/fsm.j_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.240    screenInteface/fsm.j_reg[3]_i_156_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.354 r  screenInteface/fsm.j_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000     8.354    screenInteface/fsm.j_reg[3]_i_289_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.593 r  screenInteface/fsm.j_reg[3]_i_255/O[2]
                         net (fo=3, routed)           0.734     9.328    screenInteface/fsm.j_reg[3]_i_255_n_5
    SLICE_X19Y130        LUT3 (Prop_lut3_I1_O)        0.302     9.630 r  screenInteface/fsm.j[3]_i_240/O
                         net (fo=1, routed)           0.493    10.123    screenInteface/fsm.j[3]_i_240_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.508 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.508    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.622    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.861 r  screenInteface/fsm.j_reg[3]_i_60/O[2]
                         net (fo=3, routed)           0.456    11.317    screenInteface/fsm.j_reg[3]_i_60_n_5
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.302    11.619 r  screenInteface/fsm.j[3]_i_50/O
                         net (fo=1, routed)           0.626    12.245    screenInteface/fsm.j[3]_i_50_n_0
    SLICE_X17Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.630 r  screenInteface/fsm.j_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.630    screenInteface/fsm.j_reg[3]_i_33_n_0
    SLICE_X17Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.744 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.744    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X17Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.983 f  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.702    13.685    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X19Y138        LUT1 (Prop_lut1_I0_O)        0.302    13.987 r  screenInteface/fsm.j[3]_i_19/O
                         net (fo=1, routed)           0.000    13.987    screenInteface/fsm.j[3]_i_19_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.627 r  screenInteface/fsm.j_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.465    15.092    screenInteface/fsm.j_reg[3]_i_13_n_4
    SLICE_X20Y138        LUT2 (Prop_lut2_I1_O)        0.306    15.398 r  screenInteface/fsm.j[3]_i_8/O
                         net (fo=1, routed)           0.000    15.398    screenInteface/fsm.j[3]_i_8_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.799 r  screenInteface/fsm.j_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.799    screenInteface/fsm.j_reg[3]_i_4_n_0
    SLICE_X20Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.021 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=6, routed)           0.655    16.676    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X22Y139        LUT6 (Prop_lut6_I0_O)        0.299    16.975 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=9, routed)           0.361    17.336    generaPieza_n_52
    SLICE_X21Y139        LUT6 (Prop_lut6_I1_O)        0.124    17.460 f  fsm.bordeYCnt[0]_i_1/O
                         net (fo=2, routed)           0.422    17.882    bordeYCnt[0]
    SLICE_X22Y139        LUT5 (Prop_lut5_I0_O)        0.124    18.006 r  colorTablero[9]_i_2/O
                         net (fo=7, routed)           0.326    18.332    colorTablero1
    SLICE_X22Y139        LUT4 (Prop_lut4_I0_O)        0.120    18.452 r  colorTablero[0]_i_1/O
                         net (fo=1, routed)           0.000    18.452    colorTablero[0]
    SLICE_X22Y139        FDRE                                         r  colorTablero_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.611    14.952    clk_IBUF_BUFG
    SLICE_X22Y139        FDRE                                         r  colorTablero_reg[0]/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X22Y139        FDRE (Setup_fdre_C_D)        0.075    15.259    colorTablero_reg[0]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -18.452    
  -------------------------------------------------------------------
                         slack                                 -3.193    

Slack (VIOLATED) :        -3.193ns  (required time - arrival time)
  Source:                 fsm.j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm.bordeYCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 6.430ns (49.242%)  route 6.628ns (50.758%))
  Logic Levels:           19  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    clk_IBUF_BUFG
    SLICE_X17Y126        FDRE                                         r  fsm.j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  fsm.j_reg[1]/Q
                         net (fo=4, routed)           0.416     6.115    screenInteface/Q[1]
    SLICE_X19Y127        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     6.786 r  screenInteface/fsm.j_reg[3]_i_6/O[2]
                         net (fo=29, routed)          0.878     7.664    screenInteface/fsm.j_reg[3]_i_6_n_5
    SLICE_X17Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576     8.240 r  screenInteface/fsm.j_reg[3]_i_156/CO[3]
                         net (fo=1, routed)           0.000     8.240    screenInteface/fsm.j_reg[3]_i_156_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.354 r  screenInteface/fsm.j_reg[3]_i_289/CO[3]
                         net (fo=1, routed)           0.000     8.354    screenInteface/fsm.j_reg[3]_i_289_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.593 r  screenInteface/fsm.j_reg[3]_i_255/O[2]
                         net (fo=3, routed)           0.734     9.328    screenInteface/fsm.j_reg[3]_i_255_n_5
    SLICE_X19Y130        LUT3 (Prop_lut3_I1_O)        0.302     9.630 r  screenInteface/fsm.j[3]_i_240/O
                         net (fo=1, routed)           0.493    10.123    screenInteface/fsm.j[3]_i_240_n_0
    SLICE_X16Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.508 r  screenInteface/fsm.j_reg[3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.508    screenInteface/fsm.j_reg[3]_i_157_n_0
    SLICE_X16Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.622 r  screenInteface/fsm.j_reg[3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    10.622    screenInteface/fsm.j_reg[3]_i_119_n_0
    SLICE_X16Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.861 r  screenInteface/fsm.j_reg[3]_i_60/O[2]
                         net (fo=3, routed)           0.456    11.317    screenInteface/fsm.j_reg[3]_i_60_n_5
    SLICE_X17Y130        LUT3 (Prop_lut3_I2_O)        0.302    11.619 r  screenInteface/fsm.j[3]_i_50/O
                         net (fo=1, routed)           0.626    12.245    screenInteface/fsm.j[3]_i_50_n_0
    SLICE_X17Y133        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.630 r  screenInteface/fsm.j_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.630    screenInteface/fsm.j_reg[3]_i_33_n_0
    SLICE_X17Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.744 r  screenInteface/fsm.j_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.744    screenInteface/fsm.j_reg[3]_i_21_n_0
    SLICE_X17Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.983 f  screenInteface/fsm.j_reg[3]_i_16/O[2]
                         net (fo=3, routed)           0.702    13.685    screenInteface/fsm.j_reg[3]_i_16_n_5
    SLICE_X19Y138        LUT1 (Prop_lut1_I0_O)        0.302    13.987 r  screenInteface/fsm.j[3]_i_19/O
                         net (fo=1, routed)           0.000    13.987    screenInteface/fsm.j[3]_i_19_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.627 r  screenInteface/fsm.j_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.465    15.092    screenInteface/fsm.j_reg[3]_i_13_n_4
    SLICE_X20Y138        LUT2 (Prop_lut2_I1_O)        0.306    15.398 r  screenInteface/fsm.j[3]_i_8/O
                         net (fo=1, routed)           0.000    15.398    screenInteface/fsm.j[3]_i_8_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.799 r  screenInteface/fsm.j_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.799    screenInteface/fsm.j_reg[3]_i_4_n_0
    SLICE_X20Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.021 r  screenInteface/fsm.j_reg[3]_i_3/O[0]
                         net (fo=6, routed)           0.655    16.676    generaPieza/fsm.i_reg[4]_1[0]
    SLICE_X22Y139        LUT6 (Prop_lut6_I0_O)        0.299    16.975 r  generaPieza/fsm.bordeYCnt[2]_i_2/O
                         net (fo=9, routed)           0.366    17.341    generaPieza_n_52
    SLICE_X21Y139        LUT6 (Prop_lut6_I1_O)        0.124    17.465 r  fsm.bordeYCnt[1]_i_1/O
                         net (fo=2, routed)           0.836    18.301    bordeYCnt[1]
    SLICE_X20Y130        FDRE                                         r  fsm.bordeYCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.602    14.943    clk_IBUF_BUFG
    SLICE_X20Y130        FDRE                                         r  fsm.bordeYCnt_reg[1]/C
                         clock pessimism              0.267    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X20Y130        FDRE (Setup_fdre_C_D)       -0.067    15.108    fsm.bordeYCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -18.301    
  -------------------------------------------------------------------
                         slack                                 -3.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dataIn_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[171][2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.718%)  route 0.258ns (55.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.637     1.521    clk_IBUF_BUFG
    SLICE_X34Y133        FDRE                                         r  dataIn_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y133        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  dataIn_reg[2]_rep__0/Q
                         net (fo=64, routed)          0.258     1.943    dataIn_reg[2]_rep__0_n_0
    SLICE_X38Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.988 r  tablero[171][2]_i_1/O
                         net (fo=1, routed)           0.000     1.988    tablero[171][2]_i_1_n_0
    SLICE_X38Y131        FDRE                                         r  tablero_reg[171][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.907     2.035    clk_IBUF_BUFG
    SLICE_X38Y131        FDRE                                         r  tablero_reg[171][2]/C
                         clock pessimism             -0.253     1.781    
    SLICE_X38Y131        FDRE (Hold_fdre_C_D)         0.121     1.902    tablero_reg[171][2]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dataIn_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[96][0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.296%)  route 0.233ns (52.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.638     1.522    clk_IBUF_BUFG
    SLICE_X34Y135        FDRE                                         r  dataIn_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y135        FDRE (Prop_fdre_C_Q)         0.164     1.686 r  dataIn_reg[0]_rep/Q
                         net (fo=64, routed)          0.233     1.919    dataIn_reg[0]_rep_n_0
    SLICE_X41Y136        LUT6 (Prop_lut6_I0_O)        0.045     1.964 r  tablero[96][0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    tablero[96][0]_i_1_n_0
    SLICE_X41Y136        FDRE                                         r  tablero_reg[96][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.911     2.039    clk_IBUF_BUFG
    SLICE_X41Y136        FDRE                                         r  tablero_reg[96][0]/C
                         clock pessimism             -0.253     1.785    
    SLICE_X41Y136        FDRE (Hold_fdre_C_D)         0.092     1.877    tablero_reg[96][0]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dataIn_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[168][2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.527%)  route 0.260ns (55.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.637     1.521    clk_IBUF_BUFG
    SLICE_X34Y133        FDRE                                         r  dataIn_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y133        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  dataIn_reg[2]_rep__0/Q
                         net (fo=64, routed)          0.260     1.945    dataIn_reg[2]_rep__0_n_0
    SLICE_X38Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.990 r  tablero[168][2]_i_1/O
                         net (fo=1, routed)           0.000     1.990    tablero[168][2]_i_1_n_0
    SLICE_X38Y131        FDRE                                         r  tablero_reg[168][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.907     2.035    clk_IBUF_BUFG
    SLICE_X38Y131        FDRE                                         r  tablero_reg[168][2]/C
                         clock pessimism             -0.253     1.781    
    SLICE_X38Y131        FDRE (Hold_fdre_C_D)         0.121     1.902    tablero_reg[168][2]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.751%)  route 0.248ns (54.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.638     1.522    clk_IBUF_BUFG
    SLICE_X34Y134        FDRE                                         r  dataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y134        FDRE (Prop_fdre_C_Q)         0.164     1.686 r  dataIn_reg[0]/Q
                         net (fo=64, routed)          0.248     1.933    dataIn[0]
    SLICE_X36Y136        LUT6 (Prop_lut6_I0_O)        0.045     1.978 r  tablero[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.978    tablero[0][0]_i_1_n_0
    SLICE_X36Y136        FDRE                                         r  tablero_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.911     2.039    clk_IBUF_BUFG
    SLICE_X36Y136        FDRE                                         r  tablero_reg[0][0]/C
                         clock pessimism             -0.253     1.785    
    SLICE_X36Y136        FDRE (Hold_fdre_C_D)         0.091     1.876    tablero_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dataIn_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[120][2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.749%)  route 0.258ns (55.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.638     1.522    clk_IBUF_BUFG
    SLICE_X34Y134        FDRE                                         r  dataIn_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y134        FDRE (Prop_fdre_C_Q)         0.164     1.686 r  dataIn_reg[2]_rep/Q
                         net (fo=64, routed)          0.258     1.944    dataIn_reg[2]_rep_n_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I0_O)        0.045     1.989 r  tablero[120][2]_i_1/O
                         net (fo=1, routed)           0.000     1.989    tablero[120][2]_i_1_n_0
    SLICE_X43Y135        FDRE                                         r  tablero_reg[120][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.911     2.039    clk_IBUF_BUFG
    SLICE_X43Y135        FDRE                                         r  tablero_reg[120][2]/C
                         clock pessimism             -0.253     1.785    
    SLICE_X43Y135        FDRE (Hold_fdre_C_D)         0.092     1.877    tablero_reg[120][2]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dataIn_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[174][2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.007%)  route 0.255ns (54.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.637     1.521    clk_IBUF_BUFG
    SLICE_X34Y133        FDRE                                         r  dataIn_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y133        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  dataIn_reg[2]_rep__0/Q
                         net (fo=64, routed)          0.255     1.940    dataIn_reg[2]_rep__0_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.985 r  tablero[174][2]_i_1/O
                         net (fo=1, routed)           0.000     1.985    tablero[174][2]_i_1_n_0
    SLICE_X39Y131        FDRE                                         r  tablero_reg[174][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.907     2.035    clk_IBUF_BUFG
    SLICE_X39Y131        FDRE                                         r  tablero_reg[174][2]/C
                         clock pessimism             -0.253     1.781    
    SLICE_X39Y131        FDRE (Hold_fdre_C_D)         0.092     1.873    tablero_reg[174][2]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dataIn_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[97][0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.500%)  route 0.261ns (55.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.638     1.522    clk_IBUF_BUFG
    SLICE_X34Y135        FDRE                                         r  dataIn_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y135        FDRE (Prop_fdre_C_Q)         0.164     1.686 r  dataIn_reg[0]_rep/Q
                         net (fo=64, routed)          0.261     1.946    dataIn_reg[0]_rep_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I0_O)        0.045     1.991 r  tablero[97][0]_i_1/O
                         net (fo=1, routed)           0.000     1.991    tablero[97][0]_i_1_n_0
    SLICE_X43Y136        FDRE                                         r  tablero_reg[97][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.911     2.039    clk_IBUF_BUFG
    SLICE_X43Y136        FDRE                                         r  tablero_reg[97][0]/C
                         clock pessimism             -0.253     1.785    
    SLICE_X43Y136        FDRE (Hold_fdre_C_D)         0.091     1.876    tablero_reg[97][0]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[46][2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.475%)  route 0.261ns (55.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.637     1.521    clk_IBUF_BUFG
    SLICE_X34Y133        FDRE                                         r  dataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y133        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  dataIn_reg[2]/Q
                         net (fo=64, routed)          0.261     1.946    dataIn[2]
    SLICE_X41Y133        LUT6 (Prop_lut6_I0_O)        0.045     1.991 r  tablero[46][2]_i_1/O
                         net (fo=1, routed)           0.000     1.991    tablero[46][2]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  tablero_reg[46][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.909     2.037    clk_IBUF_BUFG
    SLICE_X41Y133        FDRE                                         r  tablero_reg[46][2]/C
                         clock pessimism             -0.253     1.783    
    SLICE_X41Y133        FDRE (Hold_fdre_C_D)         0.092     1.875    tablero_reg[46][2]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dataIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.900%)  route 0.267ns (56.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.638     1.522    clk_IBUF_BUFG
    SLICE_X34Y134        FDRE                                         r  dataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y134        FDRE (Prop_fdre_C_Q)         0.164     1.686 r  dataIn_reg[1]/Q
                         net (fo=64, routed)          0.267     1.953    dataIn[1]
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     1.998 r  tablero[6][1]_i_1/O
                         net (fo=1, routed)           0.000     1.998    tablero[6][1]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  tablero_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.910     2.038    clk_IBUF_BUFG
    SLICE_X39Y134        FDRE                                         r  tablero_reg[6][1]/C
                         clock pessimism             -0.253     1.784    
    SLICE_X39Y134        FDRE (Hold_fdre_C_D)         0.092     1.876    tablero_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.676     1.560    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.116     1.817    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg_n_0_[0]
    SLICE_X2Y149         SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.951     2.079    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y149         SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
                         clock pessimism             -0.503     1.576    
    SLICE_X2Y149         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.693    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y144  LInvPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X20Y144  LInvPos2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y145  LInvPos3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X20Y144  LInvPos4_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X20Y145  LPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y145  LPos2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y145  LPos3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y145  LPos4_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y140  LinPos1_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y149   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y149   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X21Y144  LInvPos1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X21Y144  LInvPos1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X20Y144  LInvPos2_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X20Y144  LInvPos2_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X21Y145  LInvPos3_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X21Y145  LInvPos3_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X20Y144  LInvPos4_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X20Y144  LInvPos4_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y149   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y149   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X21Y144  LInvPos1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X21Y144  LInvPos1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X20Y144  LInvPos2_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X20Y144  LInvPos2_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X21Y145  LInvPos3_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X21Y145  LInvPos3_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X20Y144  LInvPos4_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X20Y144  LInvPos4_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.661ns  (logic 3.951ns (40.900%)  route 5.709ns (59.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    screenInteface/clk_IBUF_BUFG
    SLICE_X22Y122        FDRE                                         r  screenInteface/RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  screenInteface/RGB_reg[0]/Q
                         net (fo=1, routed)           5.709    11.409    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    14.904 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.904    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.392ns  (logic 4.115ns (43.812%)  route 5.277ns (56.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    screenInteface/clk_IBUF_BUFG
    SLICE_X22Y122        FDRE                                         r  screenInteface/RGB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        FDRE (Prop_fdre_C_Q)         0.419     5.662 r  screenInteface/RGB_reg[4]/Q
                         net (fo=1, routed)           5.277    10.940    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.696    14.635 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.635    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.369ns  (logic 4.184ns (44.657%)  route 5.185ns (55.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.723     5.244    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  screenInteface/RGB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.478     5.722 r  screenInteface/RGB_reg[6]/Q
                         net (fo=1, routed)           5.185    10.908    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.706    14.614 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.614    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.271ns  (logic 4.113ns (44.366%)  route 5.158ns (55.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    screenInteface/clk_IBUF_BUFG
    SLICE_X23Y122        FDRE                                         r  screenInteface/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122        FDRE (Prop_fdre_C_Q)         0.419     5.662 r  screenInteface/RGB_reg[9]/Q
                         net (fo=1, routed)           5.158    10.820    RGB_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.694    14.515 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.515    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.237ns  (logic 3.958ns (42.855%)  route 5.279ns (57.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    screenInteface/clk_IBUF_BUFG
    SLICE_X23Y122        FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           5.279    10.978    RGB_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.480 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.480    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.191ns  (logic 4.023ns (43.776%)  route 5.168ns (56.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.723     5.244    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  screenInteface/RGB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.518     5.762 r  screenInteface/RGB_reg[5]/Q
                         net (fo=1, routed)           5.168    10.930    RGB_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.435 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.435    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.153ns  (logic 4.115ns (44.957%)  route 5.038ns (55.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    screenInteface/clk_IBUF_BUFG
    SLICE_X23Y122        FDRE                                         r  screenInteface/RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122        FDRE (Prop_fdre_C_Q)         0.419     5.662 r  screenInteface/RGB_reg[8]/Q
                         net (fo=1, routed)           5.038    10.700    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.696    14.396 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.396    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.049ns  (logic 3.959ns (43.752%)  route 5.090ns (56.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    screenInteface/clk_IBUF_BUFG
    SLICE_X23Y122        FDRE                                         r  screenInteface/RGB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122        FDRE (Prop_fdre_C_Q)         0.456     5.699 r  screenInteface/RGB_reg[1]/Q
                         net (fo=1, routed)           5.090    10.789    RGB_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.293 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.293    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.825ns  (logic 4.179ns (47.360%)  route 4.645ns (52.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.723     5.244    screenInteface/clk_IBUF_BUFG
    SLICE_X12Y122        FDRE                                         r  screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.478     5.722 r  screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           4.645    10.368    RGB_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.701    14.069 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.069    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.710ns  (logic 4.111ns (47.196%)  route 4.599ns (52.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.722     5.243    screenInteface/clk_IBUF_BUFG
    SLICE_X23Y122        FDRE                                         r  screenInteface/RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122        FDRE (Prop_fdre_C_Q)         0.419     5.662 r  screenInteface/RGB_reg[2]/Q
                         net (fo=1, routed)           4.599    10.261    RGB_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.692    13.953 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.953    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.387ns (77.029%)  route 0.414ns (22.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.665     1.549    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.414     2.090    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.259     3.349 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.349    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.391ns (77.104%)  route 0.413ns (22.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.663     1.547    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.128     1.675 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.413     2.088    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.263     3.351 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.351    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.395ns (76.939%)  route 0.418ns (23.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.663     1.547    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.128     1.675 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.418     2.093    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.267     3.359 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.359    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.345ns (73.758%)  route 0.479ns (26.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.665     1.549    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.479     2.168    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.372 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.372    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.407ns (77.046%)  route 0.419ns (22.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.665     1.549    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.419     2.096    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     3.374 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.374    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.368ns (73.451%)  route 0.495ns (26.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.634     1.518    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.495     2.176    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.381 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.381    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.362ns (71.848%)  route 0.534ns (28.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.665     1.549    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.534     2.223    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.444 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.444    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.366ns (50.552%)  route 1.336ns (49.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.635     1.519    screenInteface/clk_IBUF_BUFG
    SLICE_X23Y122        FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           1.336     2.996    RGB_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.221 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.221    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.339ns (49.068%)  route 1.390ns (50.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.634     1.518    screenInteface/clk_IBUF_BUFG
    SLICE_X24Y122        FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           1.390     3.048    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     4.246 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.246    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.345ns (49.257%)  route 1.386ns (50.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.634     1.518    screenInteface/clk_IBUF_BUFG
    SLICE_X25Y121        FDRE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           1.386     3.045    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     4.249 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.249    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.747ns  (logic 1.454ns (25.297%)  route 4.293ns (74.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           4.293     5.747    rstSynchronizer/D[0]
    SLICE_X4Y123         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.667     5.008    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y123         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.452ns (39.447%)  route 2.229ns (60.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           2.229     3.681    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X3Y147         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.684     5.025    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 1.448ns (41.833%)  route 2.014ns (58.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           2.014     3.462    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X3Y147         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        1.684     5.025    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.217ns (21.348%)  route 0.798ns (78.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           0.798     1.015    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X3Y147         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.951     2.079    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.220ns (19.652%)  route 0.900ns (80.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.120    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X3Y147         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.951     2.079    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.222ns (10.947%)  route 1.805ns (89.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.805     2.027    rstSynchronizer/D[0]
    SLICE_X4Y123         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1105, routed)        0.933     2.061    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y123         FDRE                                         r  rstSynchronizer/aux_reg[0]/C





