module test_buf;
   reg a;
   wire s;

   gate_buf buf0 (a, s);

   initial
     begin
	$dumpfile("and.vcd");
	$dumpvars;
//	$display("\ttime,\tb,\tb, \ts");
	$monitor("%b\t%b", a, s);

	a = 0;
	#5;
	a = 1;
	#5
	a = 0;
	#5;
	a = 1;
   end
endmodule // test_buf

