0.6
2019.1
May 24 2019
14:51:52
/home/it/Vivado_Projects/Lab4_Task5/Lab4_Task5.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task5/Lab4_Task5.srcs/sim_1/new/mul_tb.sv,1732119367,systemVerilog,,,,mul_tb,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task5/Lab4_Task5.srcs/sources_1/new/counter_ins.sv,1732119785,systemVerilog,,/home/it/Vivado_Projects/Lab4_Task5/Lab4_Task5.srcs/sim_1/new/mul_tb.sv,,counter_ins,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task5/Lab4_Task5.srcs/sources_1/new/mul.sv,1732096036,systemVerilog,,/home/it/Vivado_Projects/Lab4_Task5/Lab4_Task5.srcs/sim_1/new/mul_tb.sv,,mul,,,,,,,,
