

================================================================
== Vitis HLS Report for 'dstin_loop_proc'
================================================================
* Date:           Mon Sep  6 21:22:12 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        affine_scale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|      702|  0.630 us|  7.020 us|   63|  702|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- dstin_loop  |       15|      654|        16|          1|          1|  1 ~ 640|       yes|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1787|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    3894|   1806|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    416|    -|
|Register         |        -|    -|    2483|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    6377|   4169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       5|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+----+-----+-----+-----+
    |            Instance            |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------+---------------------------+---------+----+-----+-----+-----+
    |mul_28s_28s_44_3_1_U96          |mul_28s_28s_44_3_1         |        0|   0|  141|  112|    0|
    |mul_28s_28s_44_3_1_U97          |mul_28s_28s_44_3_1         |        0|   0|  141|  112|    0|
    |mul_32ns_21s_53_2_1_U108        |mul_32ns_21s_53_2_1        |        0|   1|  165|   50|    0|
    |mul_32ns_32ns_62_2_1_U91        |mul_32ns_32ns_62_2_1       |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U102         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U103         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U104         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U105         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U106         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_32s_32_2_1_U107         |mul_32s_32s_32_2_1         |        0|   0|  165|   50|    0|
    |mul_32s_34ns_65_2_1_U92         |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |mul_32s_34ns_65_2_1_U93         |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |mul_32s_34ns_65_2_1_U94         |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |mul_32s_34ns_65_2_1_U95         |mul_32s_34ns_65_2_1        |        0|   0|  173|   54|    0|
    |sdiv_32ns_32s_32_36_seq_1_U98   |sdiv_32ns_32s_32_36_seq_1  |        0|   0|  394|  238|    0|
    |sdiv_32ns_32s_32_36_seq_1_U101  |sdiv_32ns_32s_32_36_seq_1  |        0|   0|  394|  238|    0|
    |sdiv_33ns_32s_32_37_seq_1_U99   |sdiv_33ns_32s_32_37_seq_1  |        0|   0|  406|  245|    0|
    |sdiv_33ns_32s_32_37_seq_1_U100  |sdiv_33ns_32s_32_37_seq_1  |        0|   0|  406|  245|    0|
    +--------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                           |                           |        0|   1| 3894| 1806|    0|
    +--------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln324_2_fu_1053_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln324_3_fu_998_p2               |         +|   0|  0|  60|          53|          53|
    |add_ln324_4_fu_1015_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln324_fu_1040_p2                |         +|   0|  0|  69|          62|          62|
    |add_ln691_fu_844_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln692_2_fu_345_p2               |         +|   0|  0|  39|          32|           2|
    |add_ln692_fu_447_p2                 |         +|   0|  0|  39|          32|           2|
    |add_ln69_5_fu_881_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln69_fu_868_p2                  |         +|   0|  0|  32|          32|          32|
    |ret_21_fu_910_p2                    |         +|   0|  0|  40|          33|          12|
    |ret_fu_894_p2                       |         +|   0|  0|  40|          33|          12|
    |rx_fu_872_p2                        |         +|   0|  0|  32|          32|          32|
    |ry_V_fu_885_p2                      |         +|   0|  0|  32|          32|          32|
    |tmp31_i_fu_467_p2                   |         +|   0|  0|  32|          32|          32|
    |affine_x_fu_855_p2                  |         -|   0|  0|  39|          32|          32|
    |sub_ln1347_fu_717_p2                |         -|   0|  0|  51|          44|          44|
    |sub_ln1364_10_fu_583_p2             |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_11_fu_596_p2             |         -|   0|  0|  72|           1|          65|
    |sub_ln1364_12_fu_625_p2             |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_13_fu_638_p2             |         -|   0|  0|  72|           1|          65|
    |sub_ln1364_14_fu_667_p2             |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_8_fu_541_p2              |         -|   0|  0|  39|           1|          32|
    |sub_ln1364_9_fu_554_p2              |         -|   0|  0|  72|           1|          65|
    |sub_ln1364_fu_512_p2                |         -|   0|  0|  72|           1|          65|
    |sub_ln1497_2_fu_760_p2              |         -|   0|  0|  28|           1|          21|
    |sub_ln1497_fu_737_p2                |         -|   0|  0|  28|           1|          21|
    |sub_ln69_4_fu_462_p2                |         -|   0|  0|  32|          32|          32|
    |sub_ln69_5_fu_836_p2                |         -|   0|  0|  39|          32|          32|
    |sub_ln69_fu_824_p2                  |         -|   0|  0|  39|          32|          32|
    |ap_predicate_op397_readreq_state55  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op398_readreq_state55  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op411_read_state62     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op412_read_state62     |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_3_fu_339_p2              |      icmp|   0|  0|  18|          32|           8|
    |icmp_ln878_4_fu_850_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln878_fu_441_p2                |      icmp|   0|  0|  18|          32|           8|
    |icmp_ln890_2_fu_955_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln890_fu_936_p2                |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state55_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state62_pp0_stage0_iter14  |        or|   0|  0|   2|           1|           1|
    |or_ln171_1_fu_966_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln171_2_fu_972_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln171_fu_932_p2                  |        or|   0|  0|  21|          21|          21|
    |select_ln133_fu_452_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln1364_10_fu_589_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1364_11_fu_618_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1364_12_fu_631_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1364_13_fu_660_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1364_14_fu_673_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln1364_8_fu_547_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_9_fu_576_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln1364_fu_534_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln138_fu_351_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |xor_ln890_2_fu_960_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_fu_941_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1787|         953|        1504|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |a_blk_n                             |    9|          2|    1|          2|
    |ap_NS_fsm                           |  217|         50|    1|         50|
    |ap_done                             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15            |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln174_phi_fu_263_p4  |   14|          3|   32|         96|
    |ap_phi_mux_x_V_phi_fu_252_p4        |    9|          2|   32|         64|
    |b_blk_n                             |    9|          2|    1|          2|
    |c_blk_n                             |    9|          2|    1|          2|
    |d_blk_n                             |    9|          2|    1|          2|
    |dst_blk_n_AR                        |    9|          2|    1|          2|
    |dst_blk_n_R                         |    9|          2|    1|          2|
    |dstin_blk_n                         |    9|          2|    1|          2|
    |frame_size_blk_n                    |    9|          2|    1|          2|
    |m_axi_dst_ARADDR                    |   14|          3|   64|        192|
    |m_blk_n                             |    9|          2|    1|          2|
    |mapchip_draw_xsize_blk_n            |    9|          2|    1|          2|
    |mapchip_maxheight_blk_n             |    9|          2|    1|          2|
    |mapchip_maxwidth_blk_n              |    9|          2|    1|          2|
    |n_blk_n                             |    9|          2|    1|          2|
    |trunc_ln69_blk_n                    |    9|          2|    1|          2|
    |x_V_reg_248                         |    9|          2|   32|         64|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  416|         94|  178|        500|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_read_reg_1111                   |  20|   0|   20|          0|
    |add_ln691_reg_1444                |  32|   0|   32|          0|
    |affine_x_reg_1453                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |  49|   0|   49|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |b_read_reg_1121                   |  20|   0|   20|          0|
    |c_read_reg_1116                   |  20|   0|   20|          0|
    |dst_V2_addr_reg_1497              |  10|   0|   10|          0|
    |dst_addr_1_read_reg_1514          |  32|   0|   32|          0|
    |dst_addr_1_reg_1502               |  64|   0|   64|          0|
    |dst_addr_read_reg_1519            |  32|   0|   32|          0|
    |dst_addr_reg_1508                 |  64|   0|   64|          0|
    |dstin_read_reg_1099               |  64|   0|   64|          0|
    |frame_size_read_reg_1094          |  32|   0|   32|          0|
    |icmp_ln878_4_reg_1449             |   1|   0|    1|          0|
    |ixa_V_reg_1372                    |  32|   0|   32|          0|
    |ixc_V_reg_1398                    |  32|   0|   32|          0|
    |m_read_reg_1126                   |  32|   0|   32|          0|
    |mapchip_draw_xsize_read_reg_1083  |  32|   0|   32|          0|
    |mapchip_height_V_reg_1132         |  32|   0|   32|          0|
    |mapchip_width_V_reg_1105          |  32|   0|   32|          0|
    |mul_ln1347_reg_1335               |  44|   0|   44|          0|
    |mul_ln1364_10_reg_1258            |  65|   0|   65|          0|
    |mul_ln1364_11_reg_1268            |  65|   0|   65|          0|
    |mul_ln1364_9_reg_1248             |  65|   0|   65|          0|
    |mul_ln1364_reg_1238               |  65|   0|   65|          0|
    |mul_ln215_reg_1330                |  44|   0|   44|          0|
    |mul_ln534_reg_1492                |  53|   0|   53|          0|
    |mul_ln69_4_reg_1414               |  32|   0|   32|          0|
    |mul_ln69_5_reg_1459               |  32|   0|   32|          0|
    |mul_ln69_6_reg_1464               |  32|   0|   32|          0|
    |mul_ln69_reg_1404                 |  32|   0|   32|          0|
    |or_ln171_2_reg_1483               |   1|   0|    1|          0|
    |p_cast_i_reg_1137                 |  31|   0|   31|          0|
    |ret_22_reg_1233                   |  62|   0|   62|          0|
    |sdiv_ln1364_4_reg_1383            |  32|   0|   32|          0|
    |sdiv_ln1364_5_reg_1388            |  32|   0|   32|          0|
    |sdiv_ln1364_6_reg_1378            |  32|   0|   32|          0|
    |select_ln133_reg_1221             |  32|   0|   32|          0|
    |select_ln1364_10_reg_1284         |  32|   0|   32|          0|
    |select_ln1364_12_reg_1290         |  32|   0|   32|          0|
    |select_ln1364_14_reg_1295         |  32|   0|   32|          0|
    |select_ln1364_8_reg_1278          |  32|   0|   32|          0|
    |select_ln138_reg_1181             |  32|   0|   32|          0|
    |shl_ln_reg_1142                   |  20|   0|   32|         12|
    |shr_i_i_i_reg_1424                |  32|   0|   32|          0|
    |shr_i_i_reg_1176                  |  31|   0|   31|          0|
    |sub_ln69_5_reg_1434               |  32|   0|   32|          0|
    |sub_ln69_reg_1429                 |  32|   0|   32|          0|
    |tmp31_i_reg_1227                  |  32|   0|   32|          0|
    |tmp32_i_reg_1409                  |  32|   0|   32|          0|
    |tmp34_i_reg_1419                  |  32|   0|   32|          0|
    |tmp_25_reg_1147                   |   1|   0|    1|          0|
    |tmp_27_reg_1153                   |   1|   0|    1|          0|
    |tmp_29_reg_1253                   |  26|   0|   26|          0|
    |tmp_2_reg_1186                    |  20|   0|   20|          0|
    |tmp_30_reg_1159                   |   1|   0|    1|          0|
    |tmp_32_reg_1263                   |  26|   0|   26|          0|
    |tmp_33_reg_1165                   |   1|   0|    1|          0|
    |tmp_35_reg_1273                   |  26|   0|   26|          0|
    |tmp_reg_1243                      |  26|   0|   26|          0|
    |tmp_s_reg_1171                    |  20|   0|   20|          0|
    |trunc_ln1497_2_reg_1305           |  21|   0|   21|          0|
    |trunc_ln1497_5_reg_1469           |  21|   0|   21|          0|
    |trunc_ln1497_6_reg_1476           |  21|   0|   21|          0|
    |trunc_ln1497_reg_1300             |  21|   0|   21|          0|
    |trunc_ln69_read_reg_1088          |  32|   0|   32|          0|
    |x_V_reg_248                       |  32|   0|   32|          0|
    |zext_ln534_reg_1439               |  32|   0|   53|         21|
    |dst_V2_addr_reg_1497              |  64|  32|   10|          0|
    |icmp_ln878_4_reg_1449             |  64|  32|    1|          0|
    |or_ln171_2_reg_1483               |  64|  32|    1|          0|
    |trunc_ln1497_5_reg_1469           |  64|  32|   21|          0|
    |x_V_reg_248                       |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2483| 160| 2261|         33|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|     dstin_loop_proc|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|     dstin_loop_proc|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|     dstin_loop_proc|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|     dstin_loop_proc|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|     dstin_loop_proc|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|     dstin_loop_proc|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|     dstin_loop_proc|  return value|
|mapchip_draw_xsize_dout     |   in|   32|     ap_fifo|  mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_empty_n  |   in|    1|     ap_fifo|  mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_read     |  out|    1|     ap_fifo|  mapchip_draw_xsize|       pointer|
|trunc_ln69_dout             |   in|   32|     ap_fifo|          trunc_ln69|       pointer|
|trunc_ln69_empty_n          |   in|    1|     ap_fifo|          trunc_ln69|       pointer|
|trunc_ln69_read             |  out|    1|     ap_fifo|          trunc_ln69|       pointer|
|frame_size_dout             |   in|   32|     ap_fifo|          frame_size|       pointer|
|frame_size_empty_n          |   in|    1|     ap_fifo|          frame_size|       pointer|
|frame_size_read             |  out|    1|     ap_fifo|          frame_size|       pointer|
|dstin_dout                  |   in|   64|     ap_fifo|               dstin|       pointer|
|dstin_empty_n               |   in|    1|     ap_fifo|               dstin|       pointer|
|dstin_read                  |  out|    1|     ap_fifo|               dstin|       pointer|
|m_axi_dst_AWVALID           |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWREADY           |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWADDR            |  out|   64|       m_axi|                 dst|       pointer|
|m_axi_dst_AWID              |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWLEN             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_AWSIZE            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_AWBURST           |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_AWLOCK            |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_AWCACHE           |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWPROT            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_AWQOS             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWREGION          |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWUSER            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WVALID            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WREADY            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WDATA             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_WSTRB             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_WLAST             |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WID               |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WUSER             |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARVALID           |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARREADY           |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARADDR            |  out|   64|       m_axi|                 dst|       pointer|
|m_axi_dst_ARID              |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARLEN             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_ARSIZE            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_ARBURST           |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_ARLOCK            |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_ARCACHE           |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARPROT            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_ARQOS             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARREGION          |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARUSER            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RVALID            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RREADY            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RDATA             |   in|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_RLAST             |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RID               |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RUSER             |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RRESP             |   in|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_BVALID            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BREADY            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BRESP             |   in|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_BID               |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BUSER             |   in|    1|       m_axi|                 dst|       pointer|
|mapchip_maxwidth_dout       |   in|   32|     ap_fifo|    mapchip_maxwidth|       pointer|
|mapchip_maxwidth_empty_n    |   in|    1|     ap_fifo|    mapchip_maxwidth|       pointer|
|mapchip_maxwidth_read       |  out|    1|     ap_fifo|    mapchip_maxwidth|       pointer|
|d_dout                      |   in|   20|     ap_fifo|                   d|       pointer|
|d_empty_n                   |   in|    1|     ap_fifo|                   d|       pointer|
|d_read                      |  out|    1|     ap_fifo|                   d|       pointer|
|a_dout                      |   in|   20|     ap_fifo|                   a|       pointer|
|a_empty_n                   |   in|    1|     ap_fifo|                   a|       pointer|
|a_read                      |  out|    1|     ap_fifo|                   a|       pointer|
|c_dout                      |   in|   20|     ap_fifo|                   c|       pointer|
|c_empty_n                   |   in|    1|     ap_fifo|                   c|       pointer|
|c_read                      |  out|    1|     ap_fifo|                   c|       pointer|
|b_dout                      |   in|   20|     ap_fifo|                   b|       pointer|
|b_empty_n                   |   in|    1|     ap_fifo|                   b|       pointer|
|b_read                      |  out|    1|     ap_fifo|                   b|       pointer|
|m_dout                      |   in|   32|     ap_fifo|                   m|       pointer|
|m_empty_n                   |   in|    1|     ap_fifo|                   m|       pointer|
|m_read                      |  out|    1|     ap_fifo|                   m|       pointer|
|mapchip_maxheight_dout      |   in|   32|     ap_fifo|   mapchip_maxheight|       pointer|
|mapchip_maxheight_empty_n   |   in|    1|     ap_fifo|   mapchip_maxheight|       pointer|
|mapchip_maxheight_read      |  out|    1|     ap_fifo|   mapchip_maxheight|       pointer|
|n_dout                      |   in|   32|     ap_fifo|                   n|       pointer|
|n_empty_n                   |   in|    1|     ap_fifo|                   n|       pointer|
|n_read                      |  out|    1|     ap_fifo|                   n|       pointer|
|dst_V2_address0             |  out|   10|   ap_memory|              dst_V2|         array|
|dst_V2_ce0                  |  out|    1|   ap_memory|              dst_V2|         array|
|dst_V2_we0                  |  out|    1|   ap_memory|              dst_V2|         array|
|dst_V2_d0                   |  out|   24|   ap_memory|              dst_V2|         array|
+----------------------------+-----+-----+------------+--------------------+--------------+

