library verilog;
use verilog.vl_types.all;
entity daddaTree is
    port(
        ops             : in     vl_logic_vector(5 downto 0);
        result          : out    vl_logic_vector(0 to 19)
    );
end daddaTree;
