#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr  9 14:25:35 2023
# Process ID: 67084
# Current directory: D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1
# Command line: vivado.exe -log sys_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_design_wrapper.tcl
# Log file: D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1/sys_design_wrapper.vds
# Journal file: D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1\vivado.jou
# Running On: Iridescent-zlc, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
source sys_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Program_File/HLS_Files/cap_rgb565_demo/ip_rope'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top sys_design_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 73040
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'K_MAX_EP_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:87]
WARNING: [Synth 8-11067] parameter 'K_MAX_SC_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:88]
WARNING: [Synth 8-11067] parameter 'K_MAX_CMD_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:89]
WARNING: [Synth 8-11067] parameter 'K_MAX_LUTRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:90]
WARNING: [Synth 8-11067] parameter 'K_MAX_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:91]
WARNING: [Synth 8-11067] parameter 'K_MIN_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:92]
WARNING: [Synth 8-11067] parameter 'K_MAX_SYNC_RATIO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:93]
WARNING: [Synth 8-11067] parameter 'K_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:94]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:95]
WARNING: [Synth 8-11067] parameter 'K_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:96]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:97]
WARNING: [Synth 8-11067] parameter 'K_AXIS_ARB_TDATA_NUM_BYTES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:98]
WARNING: [Synth 8-11067] parameter 'K_MAX_USER_BITS_PER_BYTE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:99]
WARNING: [Synth 8-11067] parameter 'K_MAX_INFO_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:100]
WARNING: [Synth 8-11067] parameter 'K_MAX_OUTSTANDING_REQ' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:101]
WARNING: [Synth 8-11067] parameter 'K_AXI_SIZE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:102]
WARNING: [Synth 8-11067] parameter 'K_AXI_BURST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:103]
WARNING: [Synth 8-11067] parameter 'K_AXI_RESP_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:104]
WARNING: [Synth 8-11067] parameter 'K_AXI_LAST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:105]
WARNING: [Synth 8-11067] parameter 'K_AXI_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:106]
WARNING: [Synth 8-11067] parameter 'K_AXI_EXCL_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:107]
WARNING: [Synth 8-11067] parameter 'K_AXI_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:108]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:109]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:110]
WARNING: [Synth 8-11067] parameter 'K_AXI_PROT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:111]
WARNING: [Synth 8-11067] parameter 'K_AXI_QOS_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:112]
WARNING: [Synth 8-11067] parameter 'K_AXI_CACHE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:113]
WARNING: [Synth 8-11067] parameter 'K_MAX_ACCEPTANCE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:114]
WARNING: [Synth 8-11067] parameter 'K_MAX_FANOUT' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:115]
WARNING: [Synth 8-11067] parameter 'K_MAX_READ_WATERMARK' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:116]
WARNING: [Synth 8-11067] parameter 'K_MAX_BURST_LENGTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:117]
WARNING: [Synth 8-11067] parameter 'CH_R' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:164]
WARNING: [Synth 8-11067] parameter 'CH_W' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:165]
WARNING: [Synth 8-11067] parameter 'CH_AR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:166]
WARNING: [Synth 8-11067] parameter 'CH_AW' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:167]
WARNING: [Synth 8-11067] parameter 'CH_B' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:168]
WARNING: [Synth 8-11067] parameter 'CLK_DOWN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:170]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC_ALIAS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:171]
WARNING: [Synth 8-11067] parameter 'CLK_ASYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:172]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:173]
WARNING: [Synth 8-11067] parameter 'CLK_UP' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:174]
WARNING: [Synth 8-11067] parameter 'CLKEN_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:176]
WARNING: [Synth 8-11067] parameter 'CLKEN_S' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:177]
WARNING: [Synth 8-11067] parameter 'CLKEN_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:178]
WARNING: [Synth 8-11067] parameter 'CLKEN_S_AND_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:179]
WARNING: [Synth 8-11067] parameter 'ARB_BYPASS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:180]
WARNING: [Synth 8-11067] parameter 'ARB_ROUNDROBIN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:181]
WARNING: [Synth 8-11067] parameter 'ARB_SLAVE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:182]
WARNING: [Synth 8-11067] parameter 'FIFO_LUTRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:183]
WARNING: [Synth 8-11067] parameter 'FIFO_BRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:184]
WARNING: [Synth 8-11067] parameter 'FIFO_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:185]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_MEMORY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:186]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_FG' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:187]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_FIFO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:188]
WARNING: [Synth 8-11067] parameter 'K_T_STRUCT_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:230]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_ADDR_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:232]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_RDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:240]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_WDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:244]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_BRSP_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:247]
WARNING: [Synth 8-11067] parameter 'K_T_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:253]
WARNING: [Synth 8-11067] parameter 'K_T_ADDR_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:256]
WARNING: [Synth 8-11067] parameter 'K_T_DATA_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:259]
WARNING: [Synth 8-11067] parameter 'K_T_BRSP_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:261]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:263]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:265]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:267]
WARNING: [Synth 8-11067] parameter 'K_T_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:270]
WARNING: [Synth 8-11067] parameter 'K_T_SEG_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:304]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:305]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:308]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:310]
WARNING: [Synth 8-11067] parameter 'K_T_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:313]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:341]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:348]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:352]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:357]
WARNING: [Synth 8-11067] parameter 'K_T_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:361]
WARNING: [Synth 8-11067] parameter 'K_MAX_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:362]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:547]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:557]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:561]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:566]
WARNING: [Synth 8-11067] parameter 'K_STATIC_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:574]
WARNING: [Synth 8-11067] parameter 'K_STATIC_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:584]
WARNING: [Synth 8-11067] parameter 'K_STATIC_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:588]
WARNING: [Synth 8-11067] parameter 'K_STATIC_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:593]
WARNING: [Synth 8-11067] parameter 'K_T_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:596]
WARNING: [Synth 8-11067] parameter 'K_MAX_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:597]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_MNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:674]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_SNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:675]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_SCHED_LEN' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:676]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_TKN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:677]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_RTR_ADDR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:678]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_EJECT' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:679]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:680]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:681]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:682]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:683]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:684]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:685]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11014] non-net output port 'upsizer_valid' cannot be initialized at declaration in SystemVerilog mode [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv:2589]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1324.797 ; gain = 438.180
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd:225]
WARNING: [Synth 8-9112] actual for formal port 's1_clkout0' is neither a static name nor a globally static expression [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd:227]
WARNING: [Synth 8-9112] actual for formal port 's1_clkfbout' is neither a static name nor a globally static expression [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd:228]
WARNING: [Synth 8-9112] actual for formal port 's1_lock' is neither a static name nor a globally static expression [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'sys_design_wrapper' [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/hdl/sys_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6157] synthesizing module 'sys_design' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:2755]
INFO: [Synth 8-6157] synthesizing module 'sys_design_CAL_Hu_0_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/synth/sys_design_CAL_Hu_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_M2int_RAM_AUTO_1R1W' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_M2int_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_M2int_RAM_AUTO_1R1W_memcore' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_M2int_RAM_AUTO_1R1W_memcore' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_M2int_RAM_AUTO_1R1W' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_M2int_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_CONTROL_BUS_s_axi' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_CONTROL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_CONTROL_BUS_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_CONTROL_BUS_s_axi' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_CONTROL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_control_s_axi' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_control_s_axi.v:165]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_control_s_axi' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_store' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_fifo' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_srl' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_srl' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_fifo' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_mem' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_mem' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_srl__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_srl__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized2' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_srl__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_srl__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized2' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_store' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_load' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized3' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_mem__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_mem__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized3' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_load' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_write' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_reg_slice' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_reg_slice' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized4' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_srl__parameterized2' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_srl__parameterized2' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized4' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_throttle' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized5' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_srl__parameterized3' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_srl__parameterized3' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized5' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized6' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_srl__parameterized4' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_srl__parameterized4' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_fifo__parameterized6' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_throttle' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_write' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_read' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized2' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized2' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi_read' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_RESULT_m_axi' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_RESULT_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_entry_proc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_entry_proc' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_s' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_flow_control_loop_pipe_sequential_init' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_flow_control_loop_pipe_sequential_init' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_start_hunt.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_col_zxi2mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_Pipeline_loop_last_hunt.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_regslice_both' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_regslice_both' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_regslice_both__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_regslice_both__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_regslice_both__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_regslice_both__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_s' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_AXIvideo2xfMat_24_9_300_512_1_2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_rgb2gray_9_0_300_512_1_2_2_s' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_rgb2gray_9_0_300_512_1_2_2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_mul_mul_8ns_14ns_22_4_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_mul_8ns_14ns_22_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_mul_mul_8ns_14ns_22_4_1_DSP48_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_mul_8ns_14ns_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_mul_mul_8ns_14ns_22_4_1_DSP48_0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_mul_8ns_14ns_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_mul_mul_8ns_14ns_22_4_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_mul_8ns_14ns_22_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_rgb2gray_9_0_300_512_1_2_2_s' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_rgb2gray_9_0_300_512_1_2_2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_HuMoment_0_300_512_1_2_s' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_HuMoment_0_300_512_1_2_s_pBmpBuf_RAM_AUTO_1R1W' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_s_pBmpBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_HuMoment_0_300_512_1_2_s_pBmpBuf_RAM_AUTO_1R1W' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_s_pBmpBuf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_sitofp_32ns_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_mul_9ns_8ns_17_1_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_9ns_8ns_17_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_mul_9ns_8ns_17_1_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mul_9ns_8ns_17_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fpext_32ns_64_2_no_dsp_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fpext_32ns_64_2_no_dsp_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/ip/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_HuMoment_0_300_512_1_2_s' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_HuMoment_0_300_512_1_2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_Loop_1_proc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_Loop_1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_Loop_1_proc_Pipeline_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_Loop_1_proc_Pipeline_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_Loop_1_proc_Pipeline_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_Loop_1_proc_Pipeline_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_Loop_1_proc' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_Loop_1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fifo_w64_d6_S' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w64_d6_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fifo_w64_d6_S_ShiftReg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w64_d6_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fifo_w64_d6_S_ShiftReg' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w64_d6_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fifo_w64_d6_S' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w64_d6_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fifo_w24_d2_S' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w24_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fifo_w24_d2_S_ShiftReg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w24_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fifo_w24_d2_S_ShiftReg' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w24_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fifo_w24_d2_S' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w24_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fifo_w9_d2_S' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w9_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fifo_w9_d2_S_ShiftReg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w9_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fifo_w9_d2_S_ShiftReg' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w9_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fifo_w9_d2_S' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w9_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fifo_w10_d2_S' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w10_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fifo_w10_d2_S_ShiftReg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w10_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fifo_w10_d2_S_ShiftReg' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w10_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fifo_w10_d2_S' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w10_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fifo_w8_d2_S' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w8_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_fifo_w8_d2_S_ShiftReg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w8_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fifo_w8_d2_S_ShiftReg' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w8_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_fifo_w8_d2_S' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_fifo_w8_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_start_for_rgb2gray_9_0_300_512_1_2_2_U0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_rgb2gray_9_0_300_512_1_2_2_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_start_for_rgb2gray_9_0_300_512_1_2_2_U0_ShiftReg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_rgb2gray_9_0_300_512_1_2_2_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_start_for_rgb2gray_9_0_300_512_1_2_2_U0_ShiftReg' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_rgb2gray_9_0_300_512_1_2_2_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_start_for_rgb2gray_9_0_300_512_1_2_2_U0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_rgb2gray_9_0_300_512_1_2_2_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_start_for_HuMoment_0_300_512_1_2_U0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_HuMoment_0_300_512_1_2_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'CAL_Hu_start_for_HuMoment_0_300_512_1_2_U0_ShiftReg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_HuMoment_0_300_512_1_2_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_start_for_HuMoment_0_300_512_1_2_U0_ShiftReg' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_HuMoment_0_300_512_1_2_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu_start_for_HuMoment_0_300_512_1_2_U0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_start_for_HuMoment_0_300_512_1_2_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CAL_Hu' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sys_design_CAL_Hu_0_0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_CAL_Hu_0_0/synth/sys_design_CAL_Hu_0_0.v:53]
WARNING: [Synth 8-7071] port 'interrupt' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_AWREGION' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_WID' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_ARID' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_ARADDR' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_ARLEN' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_ARSIZE' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_ARBURST' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_ARLOCK' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_ARREGION' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_ARCACHE' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_ARPROT' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_ARQOS' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_ARVALID' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7071] port 'm_axi_RESULT_RREADY' of module 'sys_design_CAL_Hu_0_0' is unconnected for instance 'CAL_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
WARNING: [Synth 8-7023] instance 'CAL_Hu_0' of module 'sys_design_CAL_Hu_0_0' has 86 connections declared, but only 71 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3212]
INFO: [Synth 8-6157] synthesizing module 'sys_design_DVI_Transmitter_0_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_DVI_Transmitter_0_0/synth/sys_design_DVI_Transmitter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'dvi_transmitter_top' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/31a1/src/dvi_transmitter_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'asyn_rst_syn' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/31a1/src/asyn_rst_syn.v:24]
INFO: [Synth 8-6155] done synthesizing module 'asyn_rst_syn' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/31a1/src/asyn_rst_syn.v:24]
INFO: [Synth 8-6157] synthesizing module 'dvi_encoder' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/31a1/src/dvi_encoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dvi_encoder' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/31a1/src/dvi_encoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'serializer_10_to_1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/31a1/src/serializer_10_to_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10_to_1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/31a1/src/serializer_10_to_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'dvi_transmitter_top' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/31a1/src/dvi_transmitter_top.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sys_design_DVI_Transmitter_0_0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_DVI_Transmitter_0_0/synth/sys_design_DVI_Transmitter_0_0.v:53]
WARNING: [Synth 8-7071] port 'tmds_oen' of module 'sys_design_DVI_Transmitter_0_0' is unconnected for instance 'DVI_Transmitter_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3284]
WARNING: [Synth 8-7023] instance 'DVI_Transmitter_0' of module 'sys_design_DVI_Transmitter_0_0' has 12 connections declared, but only 11 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3284]
INFO: [Synth 8-638] synthesizing module 'sys_design_axi_bram_ctrl_0_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_bram_ctrl_0_0/synth/sys_design_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_bram_ctrl_0_0/synth/sys_design_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'full_axi' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
WARNING: [Synth 8-6774] Null subtype or type declaration found [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38695]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82830' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136539' bound to instance 'XORCY_I' of component 'XORCY' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708' bound to instance 'FDRE_I' of component 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'sys_design_axi_bram_ctrl_0_0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_bram_ctrl_0_0/synth/sys_design_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'sys_design_axi_dynclk_0_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_dynclk_0_0/synth/sys_design_axi_dynclk_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADD_BUFMR bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axi_dynclk' declared at 'd:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd:10' bound to instance 'U0' of component 'axi_dynclk' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_dynclk_0_0/synth/sys_design_axi_dynclk_0_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_dynclk' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd:57]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_dynclk_S00_AXI' declared at 'd:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd:5' bound to instance 'axi_dynclk_S00_AXI_inst' of component 'axi_dynclk_S00_AXI' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_dynclk_S00_AXI' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd:93]
INFO: [Synth 8-226] default block is never used [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_dynclk_S00_AXI' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd:93]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd:198]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd:204]
	Parameter DIV_F bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'mmcme2_drp' declared at 'd:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/mmcme2_drp.v:50' bound to instance 'Inst_mmcme2_drp' of component 'mmcme2_drp' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd:218]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'axi_dynclk' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ab26/src/axi_dynclk.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'sys_design_axi_dynclk_0_0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_dynclk_0_0/synth/sys_design_axi_dynclk_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'bd_ce02_psr_aclk_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/synth/bd_ce02_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/synth/bd_ce02_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_ce02_psr_aclk_0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/synth/bd_ce02_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_ce02_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:990]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_ce02_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:990]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_ce02_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:990]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_ce02_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:990]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_ce02_psr_aclk_0' has 10 connections declared, but only 6 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:990]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_ce02_s00tr_0' is unconnected for instance 's00_transaction_regulator' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:1922]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_ce02_s00tr_0' has 38 connections declared, but only 37 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:1922]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_ce02_s01tr_0' is unconnected for instance 's01_transaction_regulator' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:2391]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_ce02_s01tr_0' has 46 connections declared, but only 45 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:2391]
WARNING: [Synth 8-7071] port 'M00_SC_B_info' of module 'switchboards_imp_Q6VXFD' is unconnected for instance 'switchboards' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
WARNING: [Synth 8-7071] port 'M00_SC_B_payld' of module 'switchboards_imp_Q6VXFD' is unconnected for instance 'switchboards' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
WARNING: [Synth 8-7071] port 'M00_SC_B_req' of module 'switchboards_imp_Q6VXFD' is unconnected for instance 'switchboards' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
WARNING: [Synth 8-7071] port 'M00_SC_B_send' of module 'switchboards_imp_Q6VXFD' is unconnected for instance 'switchboards' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_info' of module 'switchboards_imp_Q6VXFD' is unconnected for instance 'switchboards' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_payld' of module 'switchboards_imp_Q6VXFD' is unconnected for instance 'switchboards' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_req' of module 'switchboards_imp_Q6VXFD' is unconnected for instance 'switchboards' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_send' of module 'switchboards_imp_Q6VXFD' is unconnected for instance 'switchboards' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
WARNING: [Synth 8-7071] port 'S00_SC_AW_recv' of module 'switchboards_imp_Q6VXFD' is unconnected for instance 'switchboards' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
WARNING: [Synth 8-7071] port 'S00_SC_W_recv' of module 'switchboards_imp_Q6VXFD' is unconnected for instance 'switchboards' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
WARNING: [Synth 8-7071] port 'S01_SC_AR_recv' of module 'switchboards_imp_Q6VXFD' is unconnected for instance 'switchboards' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_Q6VXFD' has 77 connections declared, but only 66 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:880]
INFO: [Synth 8-638] synthesizing module 'sys_design_axi_vdma_0_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/synth/sys_design_axi_vdma_0_0.vhd:131]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 3 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 2048 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_ENABLE_VERT_FLIP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'd:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69488' bound to instance 'U0' of component 'axi_vdma' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/synth/sys_design_axi_vdma_0_0.vhd:395]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69927]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:16461]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:14866]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:14866]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:16461]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39917]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:16956]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:219]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:232]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:269]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:279]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:299]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:309]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:320]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:330]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:364]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:374]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:383]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:16956]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39917]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:40643]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:40643]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_axis_dwidth_converter' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:68616]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at 'd:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.v:1937' bound to instance 'MM2S_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axis_dwidth_converter' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:68707]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_axis_dwidth_converter' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:68616]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39071]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:20533]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:20533]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:29596]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:29596]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39071]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64248]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:61909]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:61909]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63125]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63125]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63632]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63632]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:56087]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53973]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53973]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:55564]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:55564]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:56087]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58630]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:57368]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:57368]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58343]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58343]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58343]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58343]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58630]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64248]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53102]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53102]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:13253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:13253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:46414]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:42057]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:42264]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:42057]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41500]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41500]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:46414]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41500]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:41500]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69110]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axis_dwidth_converter' declared at 'd:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.v:1937' bound to instance 'S2MM_AXIS_DWIDTH_CONVERTER_I' of component 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axis_dwidth_converter' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69241]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_axis_dwidth_converter' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69110]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39071]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:18717]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:20533]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:20533]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:29596]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:29596]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:39071]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64248]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:61909]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:61909]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63125]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:63125]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58630]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:58630]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64248]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53102]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:53102]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:49284]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:42057]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 37 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1717 - type: string 
	Parameter READ_DATA_WIDTH bound to: 37 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:42264]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:42057]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:49284]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 12 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 12 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:69927]
INFO: [Synth 8-256] done synthesizing module 'sys_design_axi_vdma_0_0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/synth/sys_design_axi_vdma_0_0.vhd:131]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'sys_design_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3434]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'sys_design_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3434]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'sys_design_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3434]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'sys_design_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3434]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'sys_design_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3434]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'sys_design_axi_vdma_0_0' has 67 connections declared, but only 62 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3434]
INFO: [Synth 8-638] synthesizing module 'sys_design_blk_mem_gen_0_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_blk_mem_gen_0_0/synth/sys_design_blk_mem_gen_0_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.3746 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'd:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_blk_mem_gen_0_0/synth/sys_design_blk_mem_gen_0_0.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'sys_design_blk_mem_gen_0_0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_blk_mem_gen_0_0/synth/sys_design_blk_mem_gen_0_0.vhd:71]
WARNING: [Synth 8-7071] port 'cmos_fps_rate' of module 'sys_design_capture_rgb565_data_0_0' is unconnected for instance 'capture_rgb565_data_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3505]
WARNING: [Synth 8-7023] instance 'capture_rgb565_data_0' of module 'sys_design_capture_rgb565_data_0_0' has 15 connections declared, but only 14 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3505]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_CONTROL_BUS_s_axi.v:235]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-7071] port 'interrupt' of module 'sys_design_color_analysis_0_0' is unconnected for instance 'color_analysis_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3520]
WARNING: [Synth 8-7071] port 'OUTPUT_STREAM_VIDEO_TSTRB' of module 'sys_design_color_analysis_0_0' is unconnected for instance 'color_analysis_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3520]
WARNING: [Synth 8-7071] port 'OUTPUT_STREAM_VIDEO_TID' of module 'sys_design_color_analysis_0_0' is unconnected for instance 'color_analysis_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3520]
WARNING: [Synth 8-7071] port 'OUTPUT_STREAM_VIDEO_TDEST' of module 'sys_design_color_analysis_0_0' is unconnected for instance 'color_analysis_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3520]
WARNING: [Synth 8-7023] instance 'color_analysis_0' of module 'sys_design_color_analysis_0_0' has 47 connections declared, but only 43 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3520]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/synth/sys_design_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'sys_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3566]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'sys_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3566]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'sys_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3566]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'sys_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3566]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'sys_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3566]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'sys_design_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3566]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'sys_design_processing_system7_0_0' has 111 connections declared, but only 105 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3566]
INFO: [Synth 8-226] default block is never used [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-226] default block is never used [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'SI_REG' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'MI_REG' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'sys_design_auto_pc_0' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:231]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'sys_design_auto_pc_0' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:231]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'sys_design_auto_pc_0' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:231]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'sys_design_auto_pc_0' has 56 connections declared, but only 53 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:231]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'sys_design_auto_pc_1' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:510]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'sys_design_auto_pc_1' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:510]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'sys_design_auto_pc_1' has 56 connections declared, but only 54 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:510]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'sys_design_auto_pc_3' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:1080]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'sys_design_auto_pc_3' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:1080]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'sys_design_auto_pc_3' has 56 connections declared, but only 54 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:1080]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'sys_design_auto_pc_4' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:1590]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'sys_design_auto_pc_4' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:1590]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'sys_design_auto_pc_4' has 56 connections declared, but only 54 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:1590]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'sys_design_auto_pc_5' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:1870]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'sys_design_auto_pc_5' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:1870]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'sys_design_auto_pc_5' has 56 connections declared, but only 54 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:1870]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'sys_design_auto_pc_6' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:2150]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'sys_design_auto_pc_6' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:2150]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'sys_design_auto_pc_6' has 56 connections declared, but only 54 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:2150]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'sys_design_auto_pc_7' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:2522]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'sys_design_auto_pc_7' is unconnected for instance 'auto_pc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:2522]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'sys_design_auto_pc_7' has 79 connections declared, but only 77 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:2522]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:362]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'register_slice_inst' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
WARNING: [Synth 8-7023] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'sys_design_xbar_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:5952]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_rdata' does not match port width (64) of module 'sys_design_xbar_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:5970]
WARNING: [Synth 8-689] width (13) of port connection 's_axi_rid' does not match port width (26) of module 'sys_design_xbar_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:5971]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'sys_design_xbar_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:5972]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'sys_design_xbar_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:5974]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'sys_design_xbar_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:5975]
INFO: [Synth 8-638] synthesizing module 'sys_design_rst_ps7_0_100M_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/synth/sys_design_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/synth/sys_design_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'sys_design_rst_ps7_0_100M_0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/synth/sys_design_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'sys_design_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3904]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'sys_design_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3904]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'sys_design_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3904]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'sys_design_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3904]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'sys_design_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3904]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_CONTROL_BUS_s_axi.v:193]
WARNING: [Synth 8-7071] port 'interrupt' of module 'sys_design_test_Hu_0_0' is unconnected for instance 'test_Hu_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3911]
WARNING: [Synth 8-7023] instance 'test_Hu_0' of module 'sys_design_test_Hu_0_0' has 38 connections declared, but only 37 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3911]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:109]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:109]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:109]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_async' is unconnected for instance 'XPM_FIFO_ASYNC_INST' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:109]
WARNING: [Synth 8-7023] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' has 26 connections declared, but only 22 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:863]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:691]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'sys_design_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3949]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'sys_design_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3949]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'sys_design_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3949]
WARNING: [Synth 8-7071] port 'locked' of module 'sys_design_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3949]
WARNING: [Synth 8-7071] port 'overflow' of module 'sys_design_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3949]
WARNING: [Synth 8-7071] port 'underflow' of module 'sys_design_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3949]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'sys_design_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3949]
WARNING: [Synth 8-7071] port 'status' of module 'sys_design_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3949]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'sys_design_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3949]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'sys_design_v_axi4s_vid_out_0_0' has 32 connections declared, but only 23 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3949]
INFO: [Synth 8-638] synthesizing module 'sys_design_v_tc_0_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_tc_0_0/synth/sys_design_v_tc_0_0.vhd:97]
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_ARBITRARY_RES_EN bound to: 0 - type: integer 
	Parameter C_VID_PPC bound to: 4 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at 'd:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/399a/hdl/v_tc_v6_2_vh_rfs.vhd:9698' bound to instance 'U0' of component 'v_tc' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_tc_0_0/synth/sys_design_v_tc_0_0.vhd:293]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'sys_design_v_tc_0_0' (0#1) [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_tc_0_0/synth/sys_design_v_tc_0_0.vhd:97]
WARNING: [Synth 8-7071] port 'irq' of module 'sys_design_v_tc_0_0' is unconnected for instance 'v_tc_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3973]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'sys_design_v_tc_0_0' is unconnected for instance 'v_tc_0' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3973]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'sys_design_v_tc_0_0' has 33 connections declared, but only 31 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:3973]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
WARNING: [Synth 8-7023] instance 'XPM_FIFO_ASYNC_INST' of module 'xpm_fifo_async' has 26 connections declared, but only 22 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/9649/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:108]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_0' of module 'sys_design_v_vid_in_axi4s_0_0' has 28 connections declared, but only 19 given [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/synth/sys_design.v:4005]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_CONTROL_BUS_s_axi.v:250]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25318]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25596]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15506]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15998]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19903]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21244]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_PFQ90V does not have driver. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/synth/bd_ce02.v:969]
INFO: [Synth 8-3936] Found unconnected internal register 'DYNAMIC_GENLOCK_FOR_SLAVE.grey_frmstr_adjusted_reg' and it is trimmed from '6' to '2' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:60583]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64697]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64698]
WARNING: [Synth 8-6014] Unused sequential element DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64778]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.m_skid_reset_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:47466]
WARNING: [Synth 8-6014] Unused sequential element GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:47506]
INFO: [Synth 8-3936] Found unconnected internal register 'DYNAMIC_GENLOCK_FOR_MASTER.grey_frmstr_adjusted_reg' and it is trimmed from '6' to '2' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:59878]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.all_idle_d1_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64434]
WARNING: [Synth 8-6014] Unused sequential element GEN_FRMSTORE_EXTFSYNC.late_idle_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64450]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element s_axis_fifo_ainit_nosync_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:49421]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.lsig_packer_empty_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:29317]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_after_fsize_less_err_flag_00_01_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:72860]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.after_vcount_flag_sel_00_01_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:72878]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_sel_00_01_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:72890]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clrd_sel_00_01_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:72919]
WARNING: [Synth 8-6014] Unused sequential element GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_00_01_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:72948]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_CONTROL_BUS_s_axi.v:316]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_CONTROL_BUS_s_axi.v:250]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element fifo_fid_dly_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:718]
WARNING: [Synth 8-6014] Unused sequential element vtg_fid_dly_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:745]
WARNING: [Synth 8-6014] Unused sequential element aclk_reset_pulse_reg was removed.  [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2591]
WARNING: [Synth 8-3848] Net fifo_underflow_from_remap in module/entity v_axi4s_vid_out_v4_0_15 does not have driver. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2516]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-3848] Net fifo_overflow_from_remap in module/entity v_vid_in_axi4s_v5_0_2 does not have driver. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/9649/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v:2020]
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module v_vid_in_axi4s_v5_0_2_coupler is either unconnected or has no load
WARNING: [Synth 8-7129] Port VID_FORMAT[1] in module v_vid_in_axi4s_v5_0_2_formatter is either unconnected or has no load
WARNING: [Synth 8-7129] Port VID_FORMAT[0] in module v_vid_in_axi4s_v5_0_2_formatter is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_de_arb[0] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_vsync_arb[0] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_hsync_arb[0] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_field_id_arb in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[23] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[22] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[21] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[20] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[19] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[18] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[17] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[16] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[15] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[14] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[13] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[12] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[11] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[10] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[9] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[8] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[7] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[6] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[5] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[4] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[3] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[2] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[1] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_data_arb[0] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_format[1] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vid_format[0] in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drop_en in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port remap_420_en in module v_vid_in_axi4s_v5_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[11] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[10] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[9] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[8] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[7] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[6] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[5] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[4] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[3] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[2] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[1] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v0chroma_start[0] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[11] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[10] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[9] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[8] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[7] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[6] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[5] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[4] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[3] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[2] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[1] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1total[0] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1fp_start[11] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1fp_start[10] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1fp_start[9] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1fp_start[8] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1fp_start[7] in module tc_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port gen_v1fp_start[6] in module tc_generator is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:01:01 . Memory (MB): peak = 3321.820 ; gain = 2435.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:01:03 . Memory (MB): peak = 3321.820 ; gain = 2435.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:01:03 . Memory (MB): peak = 3321.820 ; gain = 2435.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 4338.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4028 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/bd_ce02_psr_aclk_0_board.xdc] for cell 'sys_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/bd_ce02_psr_aclk_0_board.xdc] for cell 'sys_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/bd_ce02_psr_aclk_0.xdc] for cell 'sys_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_smc_0/bd_0/ip/ip_1/bd_ce02_psr_aclk_0.xdc] for cell 'sys_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc] for cell 'sys_design_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc] for cell 'sys_design_i/axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/sys_design_processing_system7_0_0.xdc] for cell 'sys_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/sys_design_processing_system7_0_0.xdc] for cell 'sys_design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_processing_system7_0_0/sys_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/sys_design_rst_ps7_0_100M_0_board.xdc] for cell 'sys_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/sys_design_rst_ps7_0_100M_0_board.xdc] for cell 'sys_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/sys_design_rst_ps7_0_100M_0.xdc] for cell 'sys_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_rst_ps7_0_100M_0/sys_design_rst_ps7_0_100M_0.xdc] for cell 'sys_design_i/rst_ps7_0_100M/U0'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 5924.258 ; gain = 34.152
Parsing XDC File [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc]
WARNING: [Vivado 12-507] No nets matched 'cmos_pclk_IBUF'. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc:53]
Finished Parsing XDC File [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/sys_design_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0_clocks.xdc] for cell 'sys_design_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_axi_vdma_0_0/sys_design_axi_vdma_0_0_clocks.xdc] for cell 'sys_design_i/axi_vdma_0/U0'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_axi4s_vid_out_0_0/sys_design_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'sys_design_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_axi4s_vid_out_0_0/sys_design_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'sys_design_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_tc_0_0/sys_design_v_tc_0_0_clocks.xdc] for cell 'sys_design_i/v_tc_0/U0'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_tc_0_0/sys_design_v_tc_0_0_clocks.xdc] for cell 'sys_design_i/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_tc_0_0/sys_design_v_tc_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_vid_in_axi4s_0_0/sys_design_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'sys_design_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ip/sys_design_v_vid_in_axi4s_0_0/sys_design_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'sys_design_i/v_vid_in_axi4s_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 73 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 5924.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 367 instances were transformed.
  FDE => FDRE: 76 instances
  FDR => FDRE: 283 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 5924.258 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:03:11 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:03:11 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_vdma_0/U0. (constraint file  D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1/dont_touch.xdc, line 216).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/processing_system7_0/inst. (constraint file  D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1/dont_touch.xdc, line 224).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/rst_ps7_0_100M/U0. (constraint file  D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1/dont_touch.xdc, line 227).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_axi4s_vid_out_0/inst. (constraint file  D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1/dont_touch.xdc, line 233).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_tc_0/U0. (constraint file  D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1/dont_touch.xdc, line 236).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_vid_in_axi4s_0/inst. (constraint file  D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1/dont_touch.xdc, line 239).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_dynclk_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/DVI_Transmitter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/capture_rgb565_data_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/ps7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/ps7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/ps7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/ps7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/ps7_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/ps7_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/ps7_0_axi_periph/s01_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/color_analysis_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/test_Hu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/CAL_Hu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_tc_0/U0/xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/\generate_async_fifo.FIFO_INST /XPM_FIFO_ASYNC_INST. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_vdma_0/U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I /\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_vdma_0/U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I /\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO /xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sys_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:03:11 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'CAL_Hu_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'CAL_Hu_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'CAL_Hu_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'CAL_Hu_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CAL_Hu_RESULT_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mmcme2_drp'
INFO: [Synth 8-802] inferred FSM for state register 'clk_state_reg' in module 'axi_dynclk'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_11_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axisc_upsizer'
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'color_analysis_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'color_analysis_CONTROL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'col_V_6_reg_180_reg' and it is trimmed from '11' to '10' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2.v:171]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_col_V_1_reg_124_reg' and it is trimmed from '13' to '10' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2.v:149]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_i99_i_reg_652_reg' and it is trimmed from '13' to '10' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop.v:624]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_col_V_4_reg_124_reg' and it is trimmed from '13' to '10' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2.v:149]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_i97_i_reg_652_reg' and it is trimmed from '13' to '10' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop.v:624]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_25_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_25_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_28_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'test_Hu_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'test_Hu_CONTROL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln541_reg_134_reg' and it is trimmed from '11' to '10' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v:156]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'v_axi4s_vid_out_v4_0_15_sync'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-3971] The signal "CAL_Hu_M2int_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'CAL_Hu_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'CAL_Hu_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'CAL_Hu_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'CAL_Hu_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CAL_Hu_RESULT_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CAL_Hu_RESULT_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RESTART |                        000000001 |                             0001
               WAIT_LOCK |                        000000010 |                             0010
                WAIT_SEN |                        000000100 |                             0011
                 ADDRESS |                        000001000 |                             0100
             WAIT_A_DRDY |                        000010000 |                             0101
                 BITMASK |                        000100000 |                             0110
                  BITSET |                        001000000 |                             0111
                   WRITE |                        010000000 |                             1000
               WAIT_DRDY |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'mmcme2_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
             wait_locked |                            00010 |                              001
                 wait_en |                            00100 |                              010
               wait_srdy |                            01000 |                              011
                 enabled |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_state_reg' using encoding 'one-hot' in module 'axi_dynclk'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_11_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            10000 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            00100 |                              101
                  SM_END |                            01000 |                              011
        SM_END_TO_ACTIVE |                            00010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axisc_upsizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            10000 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            00100 |                              101
                  SM_END |                            01000 |                              011
        SM_END_TO_ACTIVE |                            00010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_vdma_v6_3_15_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'color_analysis_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'color_analysis_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_25_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_25_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_28_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'test_Hu_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'test_Hu_CONTROL_BUS_s_axi'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                             0001 |                             0000
     C_SYNC_CALN_SOF_VTG |                             1000 |                             0001
    C_SYNC_CALN_SOF_FIFO |                             0100 |                             0010
      C_SYNC_FALN_ACTIVE |                             0010 |                             0111
 C_SYNC_FALN_EOL_LEADING |                             0000 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                             0011 |                             0100
 C_SYNC_FALN_SOF_LEADING |                             1001 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                             1010 |                             0110
        C_SYNC_FALN_LOCK |                             1011 |                             1000
 C_SYNC_LALN_EOL_LEADING |                             1100 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                             0111 |                             1010
 C_SYNC_LALN_SOF_LEADING |                             0110 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                             0101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_axi4s_vid_out_v4_0_15_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:04:01 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_15_delay__parameterized15) to 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_15_delay__parameterized15) to 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_sitofp_32ns_32_6_no_dsp_1:/CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (floating_point_v7_1_15_delay__parameterized4) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized4) to 'sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized4) to 'sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U92/CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized4) to 'sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized4) to 'sys_design_i/CAL_Hu_0/inst/HuMoment_0_300_512_1_2_U0/fadd_32ns_32ns_32_5_full_dsp_1_U93/CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1:/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1:/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1:/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1:/CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1:/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1:/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1:/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1:/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1:/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_15_delay__parameterized15) to 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1:/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1:/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_15_delay__parameterized15) to 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1:/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1:/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1:/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_fpext_32ns_64_2_no_dsp_1:/CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_fpext_32ns_64_2_no_dsp_1:/CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_fpext_32ns_64_2_no_dsp_1:/CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_fpext_32ns_64_2_no_dsp_1:/CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_fpext_32ns_64_2_no_dsp_1:/CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_fpext_32ns_64_2_no_dsp_1:/CAL_Hu_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1:/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1:/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1:/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1:/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1:/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1:/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1:/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized4) to 'CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1:/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U56/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '23' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U55/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '22' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U55/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '22' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U55/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '22' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U56/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '23' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb2gray_9_0_300_512_1_2_2_U0/grp_rgb2gray_9_0_300_512_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U56/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '23' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/cb3e/hdl/verilog/CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v:31]
WARNING: [Synth 8-6014] Unused sequential element M2int_U/CAL_Hu_M2int_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module CAL_Hu_RESULT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module CAL_Hu_RESULT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/FSM_sequential_state_reg[1]) is unused and will be removed from module CAL_Hu_RESULT_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/FSM_sequential_state_reg[0]) is unused and will be removed from module CAL_Hu_RESULT_m_axi.
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
DSP Report: Generating DSP mul_ln46_reg_309_reg, operation Mode is: (0 or C')+((A2*B2)' or 0).
DSP Report: register mul_ln46_reg_309_reg is absorbed into DSP mul_ln46_reg_309_reg.
DSP Report: register mul_ln46_reg_309_reg is absorbed into DSP mul_ln46_reg_309_reg.
DSP Report: register tmp_reg_288_reg is absorbed into DSP mul_ln46_reg_309_reg.
DSP Report: register mul_ln46_reg_309_reg is absorbed into DSP mul_ln46_reg_309_reg.
DSP Report: operator mul_9ns_8ns_17_1_1_U69/dout is absorbed into DSP mul_ln46_reg_309_reg.
DSP Report: Generating DSP mul_ln47_reg_319_reg, operation Mode is: (0 or PCIN)+((A*B'')' or 0).
DSP Report: register mul_ln47_reg_319_reg is absorbed into DSP mul_ln47_reg_319_reg.
DSP Report: register mul_ln47_reg_319_reg is absorbed into DSP mul_ln47_reg_319_reg.
DSP Report: register mul_ln47_reg_319_reg is absorbed into DSP mul_ln47_reg_319_reg.
DSP Report: operator mul_9ns_8ns_17_1_1_U70/dout is absorbed into DSP mul_ln47_reg_319_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fdiv_32ns_32ns_32_16_no_dsp_1_U97/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U97/CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fpext_32ns_64_2_no_dsp_1_U100/ce_r_reg' (FD) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U97/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[63]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[0]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[1]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[2]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[3]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[4]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[5]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[6]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[7]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[8]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[9]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[10]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[11]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[12]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[13]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[14]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[15]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[16]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[17]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[18]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[19]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[20]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[21]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[22]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[23]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[24]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[25]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[26]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[27]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[28]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[29]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[30]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[31]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[32]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[33]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[34]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[35]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[36]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[37]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[38]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[39]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[40]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[41]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[42]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[43]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[44]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[45]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[46]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[47]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[48]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[49]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[50]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[51]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[52]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[53]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[54]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[55]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[56]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[57]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[58]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[59]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[60]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dadd_64ns_64ns_64_7_full_dsp_1_U102/din1_buf1_reg[62] )
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[30]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[29]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[28]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[27]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[26]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[25]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[24]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[23]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[22]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[21]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[20]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[19]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[18]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[17]' (FDE) to 'grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/din0_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/\din0_buf1_reg[31] )
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/ce_r_reg' (FD) to 'fdiv_32ns_32ns_32_16_no_dsp_1_U97/ce_r_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fdiv_32ns_32ns_32_16_no_dsp_1_U97/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[44]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[43]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[33]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[34]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[35]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[37]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[36]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[42]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[38]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[39]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[41]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[40]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[32]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[31]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[30]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[29]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[28]' (FDE) to 'dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[51]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dadd_64ns_64ns_64_7_full_dsp_1_U102/CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/\CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/\CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/\CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172/sitofp_32ns_32_6_no_dsp_1_U68/\CAL_Hu_sitofp_32ns_32_6_no_dsp_1_ip_u/inst /i_synth/\FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_205/ap_CS_fsm_reg[0:0]' into 'grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt_fu_185/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat.v:142]
INFO: [Synth 8-4471] merging register 'grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_last_hunt_fu_232/ap_CS_fsm_reg[0:0]' into 'grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt_fu_185/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_last_hunt.v:109]
INFO: [Synth 8-4471] merging register 'grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141/ap_CS_fsm_reg[0:0]' into 'grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2.v:129]
INFO: [Synth 8-4471] merging register 'grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152/ap_CS_fsm_reg[0:0]' into 'grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3.v:140]
INFO: [Synth 8-4471] merging register 'grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/ap_CS_fsm_reg[0:0]' into 'grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop.v:395]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/row_ind_V_load_reg_581_reg' and it is trimmed from '13' to '2' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s.v:399]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/row_ind_V_19_reg_548_reg' and it is trimmed from '13' to '2' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s.v:401]
INFO: [Synth 8-4471] merging register 'grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/empty_72_reg_591_reg[1:0]' into 'grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/row_ind_V_load_reg_581_reg[1:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s.v:403]
INFO: [Synth 8-4471] merging register 'grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/a_reg_reg[24:0]' into 'grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/a_reg_reg[24:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1.v:39]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_mul_32ns_32ns_64_2_1.v:24]
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U138/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U138/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U138/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U138/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U138/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U138/dout_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U138/dout_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U138/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U138/dout_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U138/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U138/dout_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U138/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U138/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U138/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U138/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U138/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U138/dout_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U138/dout_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U138/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U138/dout_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U138/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U138/dout_reg.
DSP Report: Generating DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mul_8ns_7s_15_1_1_U123/dout, operation Mode is: A''*(B:0x3ffd5).
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mul_8ns_7s_15_1_1_U123/dout is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mul_8ns_7s_15_1_1_U123/dout.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mul_8ns_7s_15_1_1_U123/dout is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mul_8ns_7s_15_1_1_U123/dout.
DSP Report: operator grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mul_8ns_7s_15_1_1_U123/dout is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mul_8ns_7s_15_1_1_U123/dout.
DSP Report: Generating DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C-(A2*(B:0x55)')')'.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/m is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'-(A2*(B:0x6b)')')'.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15s_16_4_1_U124/color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/m is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_7ns_15ns_16_4_1_U125/color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN-(A''*(B:0x15)')')'.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/m is absorbed into DSP grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/mac_mulsub_8ns_5ns_16ns_16_4_1_U126/color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_146/ap_CS_fsm_reg[0:0]' into 'grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_139/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2.v:107]
INFO: [Synth 8-4471] merging register 'grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_CS_fsm_reg[0:0]' into 'grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_139/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop.v:348]
INFO: [Synth 8-4471] merging register 'grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_146/ap_CS_fsm_reg[0:0]' into 'grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_139/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2.v:107]
INFO: [Synth 8-4471] merging register 'grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_CS_fsm_reg[0:0]' into 'grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_139/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/7504/hdl/verilog/color_analysis_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop.v:348]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_2_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_4_U/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/medianBlur_3_1_9_600_1024_1_2_2_U0/\grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/ap_phi_reg_pp0_iter2_src_buf_V_3_4_reg_308_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_256_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/\grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_139/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_139/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_294_2_fu_146/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/medianBlur_3_1_9_600_1024_1_2_2_U0/\grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/\grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_298_2_fu_146/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_279_1_fu_139/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/\grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_VITIS_LOOP_283_1_fu_139/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/ImgProcess_9_0_600_1024_1_2_U0/\grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/\grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/duplicateMat_0_600_1024_1_2_2_2_U0/\grp_duplicateMat_0_600_1024_1_2_2_2_Pipeline_Col_Loop_fu_56/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/medianBlur_3_1_9_600_1024_1_2_2_U0/\grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gray2rgb_0_9_600_1024_1_2_2_1_U0/\grp_gray2rgb_0_9_600_1024_1_2_2_1_Pipeline_columnloop_fu_54/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gray2rgb_0_9_600_1024_1_2_2_U0/\grp_gray2rgb_0_9_600_1024_1_2_2_Pipeline_columnloop_fu_54/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/duplicateMat_0_600_1024_1_2_2_2_U0/\grp_duplicateMat_0_600_1024_1_2_2_2_Pipeline_Col_Loop_fu_56/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/medianBlur_3_1_9_600_1024_1_2_2_U0/\grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/zext_ln419_reg_470_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/medianBlur_3_1_9_600_1024_1_2_2_U0/\grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/medianBlur_3_1_9_600_1024_1_2_2_U0/\grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ImgProcess_9_0_600_1024_1_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/duplicateMat_0_600_1024_1_2_2_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/ImgProcess_9_0_600_1024_1_2_U0/\grp_ImgProcess_9_0_600_1024_1_2_Pipeline_loop_color_rows_loop_color_cols_fu_80/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gray2rgb_0_9_600_1024_1_2_2_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gray2rgb_0_9_600_1024_1_2_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/medianBlur_3_1_9_600_1024_1_2_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/\grp_xfMat2AXIvideo_24_9_600_1024_1_2_2_Pipeline_loop_col_mat2axi_fu_86/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/gray2rgb_0_9_600_1024_1_2_2_1_U0/\grp_gray2rgb_0_9_600_1024_1_2_2_1_Pipeline_columnloop_fu_54/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/\grp_xfMat2AXIvideo_24_9_600_1024_1_2_Pipeline_loop_col_mat2axi_fu_86/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/gray2rgb_0_9_600_1024_1_2_2_U0/\grp_gray2rgb_0_9_600_1024_1_2_2_Pipeline_columnloop_fu_54/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/medianBlur_3_1_9_600_1024_1_2_2_U0/\grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/\grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt_fu_185/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/\grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_205/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/\grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_last_hunt_fu_232/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\entry_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\entry_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_entry1_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/\grp_xfMat2AXIvideo_24_9_600_1024_1_2_2_Pipeline_loop_col_mat2axi_fu_86/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/\grp_xfMat2AXIvideo_24_9_600_1024_1_2_Pipeline_loop_col_mat2axi_fu_86/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AXIvideo2xfMat_24_9_600_1024_1_2_U0/\grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt_fu_185/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/\regslice_both_OUTPUT_STREAM_DIP_V_dest_V_U/B_V_data_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/\regslice_both_OUTPUT_STREAM_DIP_V_dest_V_U/B_V_data_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/\regslice_both_OUTPUT_STREAM_DIP_V_id_V_U/B_V_data_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/\regslice_both_OUTPUT_STREAM_DIP_V_id_V_U/B_V_data_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/\regslice_both_OUTPUT_STREAM_DIP_V_strb_V_U/B_V_data_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/\regslice_both_OUTPUT_STREAM_DIP_V_strb_V_U/B_V_data_1_payload_A_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/\regslice_both_OUTPUT_STREAM_DIP_V_keep_V_U/B_V_data_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_2_U0/\regslice_both_OUTPUT_STREAM_DIP_V_keep_V_U/B_V_data_1_payload_A_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/\regslice_both_OUTPUT_STREAM_VIDEO_V_dest_V_U/B_V_data_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/\regslice_both_OUTPUT_STREAM_VIDEO_V_dest_V_U/B_V_data_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/\regslice_both_OUTPUT_STREAM_VIDEO_V_id_V_U/B_V_data_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/\regslice_both_OUTPUT_STREAM_VIDEO_V_id_V_U/B_V_data_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/\regslice_both_OUTPUT_STREAM_VIDEO_V_strb_V_U/B_V_data_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/\regslice_both_OUTPUT_STREAM_VIDEO_V_strb_V_U/B_V_data_1_payload_A_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/\regslice_both_OUTPUT_STREAM_VIDEO_V_keep_V_U/B_V_data_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/xfMat2AXIvideo_24_9_600_1024_1_2_U0/\regslice_both_OUTPUT_STREAM_VIDEO_V_keep_V_U/B_V_data_1_payload_A_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/medianBlur_3_1_9_600_1024_1_2_2_U0/\grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161/ap_phi_reg_pp0_iter3_src_buf_V_3_4_reg_308_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_256_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/medianBlur_3_1_9_600_1024_1_2_2_U0/\grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/zext_ln419_reg_470_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop_fu_155/ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_256_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module color_analysis_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module color_analysis_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[47]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[46]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[45]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[44]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[43]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[42]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[41]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[40]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[39]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[38]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[37]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[36]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[35]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[34]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[33]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[32]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[31]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[30]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[29]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[28]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[27]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[26]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[25]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[24]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[23]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[22]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[21]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[20]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[19]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[18]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[17]) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[47]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[46]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[45]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[44]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[43]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[42]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[41]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[40]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[39]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[38]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[37]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[36]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[35]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[34]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[33]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[32]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[31]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[30]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[29]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[28]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[27]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[26]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[25]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[24]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[23]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[22]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[21]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[20]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[19]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[18]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U138/dout_reg[17]__0) is unused and will be removed from module color_analysis_ImgProcess_9_0_600_1024_1_2_s.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '94' to '86' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '95' to '91' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2097]
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_write.w_state_reg[0]) is unused and will be removed from module sys_design_s01_mmu_0.
INFO: [Synth 8-5544] ROM "SYNC_INST/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SYNC_INST/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 27 bits, new ram width 26 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module sys_design_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module sys_design_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module sys_design_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module sys_design_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module sys_design_axi_bram_ctrl_0_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat_fu_168/ap_CS_fsm_reg[0:0]' into 'grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt_fu_148/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_col_zxi2mat.v:140]
INFO: [Synth 8-4471] merging register 'grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_last_hunt_fu_195/ap_CS_fsm_reg[0:0]' into 'grp_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_start_hunt_fu_148/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_AXIvideo2xfMat_24_9_600_1024_1_2_Pipeline_loop_last_hunt.v:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '23' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '23' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '22' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '22' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '23' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '22' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1.v:31]
DSP Report: Generating DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A''*(B:0xe98)')'.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+((A:0x2646)''*B'')')'.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mul_mul_8ns_14ns_22_4_1_U52/test_Hu_mul_mul_8ns_14ns_22_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mul_mul_8ns_14ns_22_4_1_U52/test_Hu_mul_mul_8ns_14ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mul_mul_8ns_14ns_22_4_1_U52/test_Hu_mul_mul_8ns_14ns_22_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mul_mul_8ns_14ns_22_4_1_U52/test_Hu_mul_mul_8ns_14ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mul_mul_8ns_14ns_22_4_1_U52/test_Hu_mul_mul_8ns_14ns_22_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_12ns_22ns_22_4_1_U53/test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x4b23)')')'.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/m is absorbed into DSP grp_rgb2gray_9_0_600_1024_1_2_2_Pipeline_columnloop_fu_66/mac_muladd_8ns_15ns_22ns_23_4_1_U54/test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/grp_xFSobel3x3_1_1_0_0_s_fu_260/grp_xFGradientY3x3_0_0_s_fu_88/ap_ce_reg_reg' into 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/grp_xFSobel3x3_1_1_0_0_s_fu_260/grp_xFGradientX3x3_0_0_s_fu_72/ap_ce_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientY3x3_0_0_s.v:72]
INFO: [Synth 8-4471] merging register 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/grp_xFSobel3x3_1_1_0_0_s_fu_260/grp_xFGradientY3x3_0_0_s_fu_88/out_pix_3_reg_215_reg[0:0]' into 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/grp_xFSobel3x3_1_1_0_0_s_fu_260/grp_xFGradientX3x3_0_0_s_fu_72/out_pix_7_reg_215_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientY3x3_0_0_s.v:129]
INFO: [Synth 8-4471] merging register 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/ap_CS_fsm_reg[0:0]' into 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_136/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFSobelFilter3x3_Pipeline_Col_Loop.v:331]
INFO: [Synth 8-4471] merging register 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFGradientX3x3_0_0_s_fu_169/ret_V_9_reg_210_reg[8:0]' into 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/grp_xFSobel3x3_1_1_0_0_s_fu_260/grp_xFGradientX3x3_0_0_s_fu_72/ret_V_9_reg_210_reg[8:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientX3x3_0_0_s.v:84]
INFO: [Synth 8-4471] merging register 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFGradientX3x3_0_0_s_fu_169/out_pix_7_reg_215_reg[0:0]' into 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/grp_xFSobel3x3_1_1_0_0_s_fu_260/grp_xFGradientX3x3_0_0_s_fu_72/out_pix_7_reg_215_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientX3x3_0_0_s.v:129]
INFO: [Synth 8-4471] merging register 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFGradientY3x3_0_0_s_fu_182/ap_ce_reg_reg' into 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFGradientX3x3_0_0_s_fu_169/ap_ce_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientY3x3_0_0_s.v:72]
INFO: [Synth 8-4471] merging register 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFGradientY3x3_0_0_s_fu_182/out_pix_3_reg_215_reg[0:0]' into 'grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_146/grp_xFSobel3x3_1_1_0_0_s_fu_260/grp_xFGradientX3x3_0_0_s_fu_72/out_pix_7_reg_215_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFGradientY3x3_0_0_s.v:129]
INFO: [Synth 8-4471] merging register 'grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/ap_CS_fsm_reg[0:0]' into 'grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_VITIS_LOOP_660_4_fu_30/ap_CS_fsm_reg[0:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL.v:596]
INFO: [Synth 8-4471] merging register 'grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/a_reg_reg[24:0]' into 'grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/a_reg_reg[24:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/b285/hdl/verilog/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1.v:31]
DSP Report: Generating DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C:0x80)+(A''*B2)'.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/m is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_8ns_8ns_24_4_1_U125/test_Hu_mac_muladd_16ns_8ns_8ns_24_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C:0x8000)+(A2*B2)'.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/p is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/m is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_tmp_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_tmp0 is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_17ns_32_4_1_U128/test_Hu_mul_mul_16ns_17ns_32_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_17ns_32_4_1_U128/test_Hu_mul_mul_16ns_17ns_32_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_17ns_32_4_1_U128/test_Hu_mul_mul_16ns_17ns_32_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_17ns_32_4_1_U128/test_Hu_mul_mul_16ns_17ns_32_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_17ns_32_4_1_U128/test_Hu_mul_mul_16ns_17ns_32_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_17ns_32_4_1_U128/test_Hu_mul_mul_16ns_17ns_32_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_17ns_32_4_1_U128/test_Hu_mul_mul_16ns_17ns_32_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_17ns_32_4_1_U128/test_Hu_mul_mul_16ns_17ns_32_4_1_DSP48_6_U/p_reg_tmp_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_17ns_32_4_1_U128/test_Hu_mul_mul_16ns_17ns_32_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_17ns_32_4_1_U128/test_Hu_mul_mul_16ns_17ns_32_4_1_DSP48_6_U/p_reg_tmp0 is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_17ns_32_4_1_U128/test_Hu_mul_mul_16ns_17ns_32_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C:0x8000)+(A2*B2)'.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_17ns_16ns_32_4_1_U127/test_Hu_mac_muladd_16ns_17ns_16ns_32_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/p is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/m is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mac_muladd_16ns_16ns_16ns_32_4_1_U129/test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/p_reg_tmp_reg is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/p_reg_tmp0 is absorbed into DSP grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_16ns_32_4_1_U130/test_Hu_mul_mul_16ns_16ns_32_4_1_DSP48_8_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64573]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64599]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:64600]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:65107]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:65140]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd:65141]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-5544] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_start_vector" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/sig_stbs_asserted0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE.I_IBTTCC_STBS_SET/sig_stbs_asserted0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIFF_WIDTH_OR_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_INDET_BTT.I_STRT_STRB_GEN/var_start_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:7998]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:8040]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.gen/sources_1/bd/sys_design/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-5544] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/I_STRT_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/I_STRT_STRB_GEN/var_start_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/I_END_STRB_GEN/var_end_vector" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/buf_V_2_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 75 bits, new ram width 74 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module test_Hu_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module test_Hu_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/grp_xFResizeAreaDownScale_Pipeline_LOOP_ROW_LOOP_COL_fu_36/mul_mul_16ns_8ns_24_4_1_U126/test_Hu_mul_mul_16ns_8ns_24_4_1_DSP48_4_U/p_reg_reg) is unused and will be removed from module test_Hu_resize_2_0_600_1024_300_512_1_2_2_2_s.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_vdma_rst_module.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:05:35 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:05:56 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:06:20 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/CAL_Hu_0/pBmpBuf_Ui_7_8/genblk1[1].ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/buf_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/buf_V_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/buf_V_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/i_7_2/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/buf_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/i_7_2/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/buf_V_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/i_7_2/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/buf_V_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/i_7_2/test_Hu_0/inst/resize_2_0_600_1024_300_512_1_2_2_2_U0/grp_xFResizeAreaDownScale_600_1024_1_0_1_2_2_1_300_512_1024_512_s_fu_54/ouput_buffer_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:02 ; elapsed = 00:06:43 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/buf_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/buf_V_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/medianBlur_3_1_9_600_1024_1_2_2_U0/grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_fu_44/buf_V_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/erode_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xferode_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/color_analysis_0/inst/dilate_0_0_600_1024_0_3_3_1_1_2_2_U0/grp_xfdilate_600_1024_1_0_1_2_2_0_1025_3_3_s_fu_34/buf_V_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/buf_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sys_design_i/test_Hu_0/inst/Sobel_0_3_0_0_600_1024_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_0_600_1024_1_0_0_1_2_2_2_1_1_1024_false_s_fu_18/buf_V_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst:src_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst:src_in to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:07 ; elapsed = 00:06:54 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:07 ; elapsed = 00:06:55 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:10 ; elapsed = 00:07:03 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:10 ; elapsed = 00:07:03 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:10 ; elapsed = 00:07:05 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:10 ; elapsed = 00:07:05 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                              | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized5_1070                     | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_1071                     | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_998                      | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5                          | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4                          | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6                          | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_934                                      | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_888                      | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                                          | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                          | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_573                      | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_574                      | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_571                      | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_544                      | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_545                      | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_542                      | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1                          | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2                          | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3                          | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows | Dynamic               | -      | -      | -      | -      | 0      | -    | -    | -    | -    | -     | 1    | 0    | 
|CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows | Dynamic               | -      | -      | -      | -      | 17     | -    | -    | -    | -    | -     | 1    | 1    | 
|CAL_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1           | (A''*B)'              | 8      | 12     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|sys_design_CAL_Hu_0_0                                    | (PCIN+(A*B'')')'      | 14     | 8      | -      | -      | 22     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|CAL_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2           | (C+(A''*B)')'         | 8      | 15     | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|color_analysis_mac_mulsub_8ns_5ns_16ns_16_4_1_DSP48_2    | (not(PCIN+(A''*B)'))' | 8      | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|color_analysis_mac_mulsub_8ns_7ns_15ns_16_4_1_DSP48_1    | (not(C'+(A'*B)'))'    | 8      | 7      | 15     | -      | 0      | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|color_analysis_mac_mulsub_8ns_7ns_15s_16_4_1_DSP48_0     | (not(C+(A'*B)'))'     | 8      | 7      | 48     | -      | 16     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|color_analysis_ImgProcess_9_0_600_1024_1_2_s             | A''*B                 | 8      | 18     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|color_analysis_ImgProcess_9_0_600_1024_1_2_s             | A*B                   | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_analysis_ImgProcess_9_0_600_1024_1_2_s             | (PCIN>>17+A*B)'       | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|color_analysis_ImgProcess_9_0_600_1024_1_2_s             | A*B                   | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_analysis_ImgProcess_9_0_600_1024_1_2_s             | (PCIN>>17+A*B)'       | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|test_Hu_mac_muladd_16ns_16ns_16ns_32_4_1_DSP48_7         | (C+(A'*B')')'         | 16     | 16     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|test_Hu_resize_2_0_600_1024_300_512_1_2_2_2_s            | (C+(A'*B')')'         | 16     | 17     | 16     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|test_Hu_resize_2_0_600_1024_300_512_1_2_2_2_s            | (C+(A''*B')')'        | 16     | 8      | 8      | -      | 24     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|test_Hu_resize_2_0_600_1024_300_512_1_2_2_2_s            | ((A'*B')')'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|test_Hu_resize_2_0_600_1024_300_512_1_2_2_2_s            | ((A'*B')')'           | 17     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|test_Hu_resize_2_0_600_1024_300_512_1_2_2_2_s            | ((A''*B')')'          | 16     | 8      | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|test_Hu_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_1          | (A''*B)'              | 8      | 12     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|test_Hu_rgb2gray_9_0_600_1024_1_2_2_s                    | (PCIN+(A*B'')')'      | 14     | 8      | -      | -      | 22     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|test_Hu_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_2          | (C+(A''*B)')'         | 8      | 15     | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
+---------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     2|
|3     |BUFIO      |     1|
|4     |BUFR       |     1|
|5     |CARRY4     |  1047|
|6     |DSP48E1    |    41|
|28    |LUT1       |   944|
|29    |LUT2       |  2631|
|30    |LUT3       |  9258|
|31    |LUT4       |  4864|
|32    |LUT5       |  4779|
|33    |LUT6       | 10810|
|34    |MMCME2_ADV |     1|
|35    |MUXCY      |  1900|
|36    |MUXF7      |   557|
|37    |MUXF8      |     2|
|38    |OSERDESE2  |     8|
|40    |PS7        |     1|
|41    |RAM16X1D   |     1|
|42    |RAM32M     |   116|
|43    |RAM32X1D   |     8|
|44    |RAMB18E1   |    16|
|49    |RAMB36E1   |    50|
|55    |SRL16      |     2|
|56    |SRL16E     |  1278|
|57    |SRLC32E    |   243|
|58    |XORCY      |  1620|
|59    |FDCE       |   158|
|60    |FDE        |    76|
|61    |FDPE       |     2|
|62    |FDR        |   188|
|63    |FDRE       | 28340|
|64    |FDSE       |   896|
|65    |IBUF       |    11|
|66    |IOBUF      |     2|
|67    |OBUF       |     3|
|68    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:11 ; elapsed = 00:07:05 . Memory (MB): peak = 5924.258 ; gain = 5037.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5499 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:05:12 . Memory (MB): peak = 5924.258 ; gain = 2435.203
Synthesis Optimization Complete : Time (s): cpu = 00:03:11 ; elapsed = 00:07:06 . Memory (MB): peak = 5924.258 ; gain = 5037.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 5924.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5632 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 5924.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 938 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 545 instances
  FDE => FDRE: 76 instances
  FDR => FDRE: 188 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 116 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete, checksum: bb4afd56
INFO: [Common 17-83] Releasing license: Synthesis
1342 Infos, 552 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:26 ; elapsed = 00:07:36 . Memory (MB): peak = 5924.258 ; gain = 5470.973
INFO: [Common 17-1381] The checkpoint 'D:/Program_File/HLS_Files/cap_rgb565_demo/cap_rgb565_demo.runs/synth_1/sys_design_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 5924.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sys_design_wrapper_utilization_synth.rpt -pb sys_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  9 14:34:00 2023...
