0.7
2020.2
Nov 18 2020
09:47:47
C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sim_1/imports/Downloads/tb_RV32I1.sv,1744595551,systemVerilog,,,,tb_RV32I,,uvm,../../../../0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type,,,,,
C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/ControlUnit.sv,1744532754,systemVerilog,,C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/DataPath.sv,C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/defines.sv,ControlUnit,,uvm,../../../../0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type,,,,,
C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/DataPath.sv,1744783590,systemVerilog,,C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/MCU.sv,C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/defines.sv,DataPath;RegisterFile;adder;alu;extend;mux_2x1;mux_5x1;register,,uvm,../../../../0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type,,,,,
C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/MCU.sv,1744529620,systemVerilog,,C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/RV32I_Core.sv,,MCU,,uvm,../../../../0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type,,,,,
C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/RV32I_Core.sv,1744522922,systemVerilog,,C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/ram.sv,,RV32I_Core,,uvm,../../../../0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type,,,,,
C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/defines.sv,1744348834,verilog,,,,,,,,,,,,
C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/ram.sv,1744781760,systemVerilog,,C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/rom.sv,,ram,,uvm,../../../../0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type,,,,,
C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type/rom.sv,1744781976,systemVerilog,,C:/harman_verilog/0411_RISC_V_ALL/0411_RISC_V_ALL.srcs/sim_1/imports/Downloads/tb_RV32I1.sv,,rom,,uvm,../../../../0411_RISC_V_ALL.srcs/sources_1/imports/20250410_RISC_V_R_S_L_I_B_Type,,,,,
