INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/berkay/vprojects/RegisterFile/RegisterFile.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/berkay/vprojects/RegisterFile/RegisterFile.srcs/sim_1/new/RegisterFileTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFileTB
