###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID 09vlab099.coe.neu.edu)
#  Generated on:      Sat Aug 16 02:06:29 2025
#  Design:            top_soc
#  Command:           summaryReport -noHtml -outfile work/pnr/reports/final/summary.rpt
###############################################################


==============================
General Design Information
==============================
Design Status: Routed  
Design Name: top_soc  
# Instances: 5714  
# Hard Macros: 0  
# Std Cells: 5714  
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type   Instance Count  Area (um^2)  
                 AND2_X1               22          23.4080  
                 AND4_X1                1           1.5960  
               AOI211_X1                3           3.9900  
                AOI21_X1               11          11.7040  
                AOI22_X1                1           1.3300  
               CLKBUF_X1             1638        1307.1240  
                 DFFR_X1               50         266.0000  
                 DFFS_X1                2          10.6400  
             FILLCELL_X1             2084         554.3440  
            FILLCELL_X16              175         744.8000  
            FILLCELL_X32              738        6281.8560  
             FILLCELL_X4              448         476.6720  
             FILLCELL_X8              297         632.0160  
                   HA_X1                2           5.3200  
                  INV_X1               40          21.2800  
                  INV_X2                1           0.7980  
                NAND2_X1               30          23.9400  
                NAND3_X1                3           3.1920  
                NAND4_X1                6           7.9800  
                 NOR2_X1               22          17.5560  
                 NOR3_X1                3           3.1920  
                OAI21_X1                9           9.5760  
               OAI222_X1                1           2.1280  
                  OR2_X1                9           9.5760  
                  OR3_X1                3           3.9900  
                  OR4_X1                1           1.5960  
                SDFFR_X1                3          19.9500  
                SDFFR_X2               77         532.5320  
                XNOR2_X1               18          28.7280  
                 XOR2_X1               16          25.5360  
# Pads: 0  
# Net: 2230  
# Special Net: 2  
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin  
        ------------------------------
        Unplaced IO
        ------------------------------
            Unplaced IO Name  
                      mem_re  
                      mem_we  
                mem_rdata[0]  
                mem_rdata[1]  
                mem_rdata[2]  
                mem_rdata[3]  
                mem_rdata[4]  
                mem_rdata[5]  
                mem_rdata[6]  
                mem_rdata[7]  
                mem_rdata[8]  
                mem_rdata[9]  
               mem_rdata[10]  
               mem_rdata[11]  
               mem_rdata[12]  
               mem_rdata[13]  
               mem_rdata[14]  
               mem_rdata[15]  
               mem_rdata[16]  
               mem_rdata[17]  
               mem_rdata[18]  
               mem_rdata[19]  
               mem_rdata[20]  
               mem_rdata[21]  
               mem_rdata[22]  
               mem_rdata[23]  
               mem_rdata[24]  
               mem_rdata[25]  
               mem_rdata[26]  
               mem_rdata[27]  
               mem_rdata[28]  
               mem_rdata[29]  
               mem_rdata[30]  
               mem_rdata[31]  
                mem_wdata[0]  
                mem_wdata[1]  
                mem_wdata[2]  
                mem_wdata[3]  
                mem_wdata[4]  
                mem_wdata[5]  
                mem_wdata[6]  
                mem_wdata[7]  
                mem_wdata[8]  
                mem_wdata[9]  
               mem_wdata[10]  
               mem_wdata[11]  
               mem_wdata[12]  
               mem_wdata[13]  
               mem_wdata[14]  
               mem_wdata[15]  
               mem_wdata[16]  
               mem_wdata[17]  
               mem_wdata[18]  
               mem_wdata[19]  
               mem_wdata[20]  
               mem_wdata[21]  
               mem_wdata[22]  
               mem_wdata[23]  
               mem_wdata[24]  
               mem_wdata[25]  
               mem_wdata[26]  
               mem_wdata[27]  
               mem_wdata[28]  
               mem_wdata[29]  
               mem_wdata[30]  
               mem_wdata[31]  
                 mem_addr[0]  
                 mem_addr[1]  
                 mem_addr[2]  
                 mem_addr[3]  
                 mem_addr[4]  
                 mem_addr[5]  
                 mem_addr[6]  
                 mem_addr[7]  
                 mem_addr[8]  
                 mem_addr[9]  
                mem_addr[10]  
                mem_addr[11]  
                mem_addr[12]  
                mem_addr[13]  
                mem_addr[14]  
                mem_addr[15]  
                mem_addr[16]  
                mem_addr[17]  
                mem_addr[18]  
                mem_addr[19]  
                mem_addr[20]  
                mem_addr[21]  
                mem_addr[22]  
                mem_addr[23]  
                mem_addr[24]  
                mem_addr[25]  
                mem_addr[26]  
                mem_addr[27]  
                mem_addr[28]  
                mem_addr[29]  
                mem_addr[30]  
                mem_addr[31]  
                 gpio_out[0]  
                 gpio_out[1]  
                 gpio_out[2]  
                 gpio_out[3]  
                 gpio_out[4]  
                 gpio_out[5]  
                 gpio_out[6]  
                 gpio_out[7]  
                 gpio_out[8]  
                 gpio_out[9]  
                gpio_out[10]  
                gpio_out[11]  
                gpio_out[12]  
                gpio_out[13]  
                gpio_out[14]  
                gpio_out[15]  
                gpio_out[16]  
                gpio_out[17]  
                gpio_out[18]  
                gpio_out[19]  
                gpio_out[20]  
                gpio_out[21]  
                gpio_out[22]  
                gpio_out[23]  
                gpio_out[24]  
                gpio_out[25]  
                gpio_out[26]  
                gpio_out[27]  
                gpio_out[28]  
                gpio_out[29]  
                gpio_out[30]  
                gpio_out[31]  
                  gpio_in[0]  
                  gpio_in[1]  
                  gpio_in[2]  
                  gpio_in[3]  
                  gpio_in[4]  
                  gpio_in[5]  
                  gpio_in[6]  
                  gpio_in[7]  
                  gpio_in[8]  
                  gpio_in[9]  
                 gpio_in[10]  
                 gpio_in[11]  
                 gpio_in[12]  
                 gpio_in[13]  
                 gpio_in[14]  
                 gpio_in[15]  
                 gpio_in[16]  
                 gpio_in[17]  
                 gpio_in[18]  
                 gpio_in[19]  
                 gpio_in[20]  
                 gpio_in[21]  
                 gpio_in[22]  
                 gpio_in[23]  
                 gpio_in[24]  
                 gpio_in[25]  
                 gpio_in[26]  
                 gpio_in[27]  
                 gpio_in[28]  
                 gpio_in[29]  
                 gpio_in[30]  
                 gpio_in[31]  
                 dsp_restore  
                    dsp_save  
                 cpu_restore  
                    cpu_save  
                  dsp_iso_en  
                  cpu_iso_en  
                  sleep_mode  
                  pwr_dsp_on  
                  pwr_cpu_on  
                       rst_n  
                     clk_32k  
                    clk_main  174  
    # Floating IO  
        ------------------------------
        Floating IO
        ------------------------------
            Floating IO Name  
                      mem_we  
                mem_rdata[0]  
                mem_rdata[1]  
                mem_rdata[2]  
                mem_rdata[3]  
                mem_rdata[4]  
                mem_rdata[5]  
                mem_rdata[6]  
                mem_rdata[7]  
                mem_rdata[8]  
                mem_rdata[9]  
               mem_rdata[10]  
               mem_rdata[11]  
               mem_rdata[12]  
               mem_rdata[13]  
               mem_rdata[14]  
               mem_rdata[15]  
               mem_rdata[16]  
               mem_rdata[17]  
               mem_rdata[18]  
               mem_rdata[19]  
               mem_rdata[20]  
               mem_rdata[21]  
               mem_rdata[22]  
               mem_rdata[23]  
               mem_rdata[24]  
               mem_rdata[25]  
               mem_rdata[26]  
               mem_rdata[27]  
               mem_rdata[28]  
               mem_rdata[29]  
               mem_rdata[30]  
               mem_rdata[31]  
                mem_wdata[0]  
                mem_wdata[1]  
                mem_wdata[2]  
                mem_wdata[3]  
                mem_wdata[4]  
                mem_wdata[5]  
                mem_wdata[6]  
                mem_wdata[7]  
                mem_wdata[8]  
                mem_wdata[9]  
               mem_wdata[10]  
               mem_wdata[11]  
               mem_wdata[12]  
               mem_wdata[13]  
               mem_wdata[14]  
               mem_wdata[15]  
               mem_wdata[16]  
               mem_wdata[17]  
               mem_wdata[18]  
               mem_wdata[19]  
               mem_wdata[20]  
               mem_wdata[21]  
               mem_wdata[22]  
               mem_wdata[23]  
               mem_wdata[24]  
               mem_wdata[25]  
               mem_wdata[26]  
               mem_wdata[27]  
               mem_wdata[28]  
               mem_wdata[29]  
               mem_wdata[30]  
               mem_wdata[31]  65  
    # IO Connected to Non-IO Inst  
        ------------------------------
        IO Connected to Non-IO Inst
        ------------------------------
                     IO Name      Non-IO Inst Name  
                      mem_re      u_cpu_mem_re_reg  
                 mem_addr[0]  u_cpu_mem_addr_reg[0]  
                 mem_addr[1]  u_cpu_mem_addr_reg[1]  
                 mem_addr[2]  u_cpu_mem_addr_reg[2]  
                 mem_addr[3]  u_cpu_mem_addr_reg[3]  
                 mem_addr[4]  u_cpu_mem_addr_reg[4]  
                 mem_addr[5]  u_cpu_mem_addr_reg[5]  
                 mem_addr[6]  u_cpu_mem_addr_reg[6]  
                 mem_addr[7]  u_cpu_mem_addr_reg[7]  
                 mem_addr[8]  u_cpu_mem_addr_reg[8]  
                 mem_addr[9]  u_cpu_mem_addr_reg[9]  
                mem_addr[10]  u_cpu_mem_addr_reg[10]  
                mem_addr[11]  u_cpu_mem_addr_reg[11]  
                mem_addr[12]  u_cpu_mem_addr_reg[12]  
                mem_addr[13]  u_cpu_mem_addr_reg[13]  
                mem_addr[14]  u_cpu_mem_addr_reg[14]  
                mem_addr[15]  u_cpu_mem_addr_reg[15]  
                mem_addr[16]  u_cpu_mem_addr_reg[16]  
                mem_addr[17]  u_cpu_mem_addr_reg[17]  
                mem_addr[18]  u_cpu_mem_addr_reg[18]  
                mem_addr[19]  u_cpu_mem_addr_reg[19]  
                mem_addr[20]  u_cpu_mem_addr_reg[20]  
                mem_addr[21]  u_cpu_mem_addr_reg[21]  
                mem_addr[22]  u_cpu_mem_addr_reg[22]  
                mem_addr[23]  u_cpu_mem_addr_reg[23]  
                mem_addr[24]  u_cpu_mem_addr_reg[24]  
                mem_addr[25]  u_cpu_mem_addr_reg[25]  
                mem_addr[26]  u_cpu_mem_addr_reg[26]  
                mem_addr[27]  u_cpu_mem_addr_reg[27]  
                mem_addr[28]  u_cpu_mem_addr_reg[28]  
                mem_addr[29]  u_cpu_mem_addr_reg[29]  
                mem_addr[30]  u_cpu_mem_addr_reg[30]  
                mem_addr[31]  u_cpu_mem_addr_reg[31]  
                 gpio_out[0]  u_ao_gpio_out_reg[0]  
                 gpio_out[1]  u_ao_gpio_out_reg[1]  
                 gpio_out[2]  u_ao_gpio_out_reg[2]  
                 gpio_out[3]  u_ao_gpio_out_reg[3]  
                 gpio_out[4]  u_ao_gpio_out_reg[4]  
                 gpio_out[5]  u_ao_gpio_out_reg[5]  
                 gpio_out[6]  u_ao_gpio_out_reg[6]  
                 gpio_out[7]  u_ao_gpio_out_reg[7]  
                 gpio_out[8]  u_ao_gpio_out_reg[8]  
                 gpio_out[9]  u_ao_gpio_out_reg[9]  
                gpio_out[10]  u_ao_gpio_out_reg[10]  
                gpio_out[11]  u_ao_gpio_out_reg[11]  
                gpio_out[12]  u_ao_gpio_out_reg[12]  
                gpio_out[13]  u_ao_gpio_out_reg[13]  
                gpio_out[14]  u_ao_gpio_out_reg[14]  
                gpio_out[15]  u_ao_gpio_out_reg[15]  
                gpio_out[16]  u_ao_gpio_out_reg[16]  
                gpio_out[17]  u_ao_gpio_out_reg[17]  
                gpio_out[18]  u_ao_gpio_out_reg[18]  
                gpio_out[19]  u_ao_gpio_out_reg[19]  
                gpio_out[20]  u_ao_gpio_out_reg[20]  
                gpio_out[21]  u_ao_gpio_out_reg[21]  
                gpio_out[22]  u_ao_gpio_out_reg[22]  
                gpio_out[23]  u_ao_gpio_out_reg[23]  
                gpio_out[24]  u_ao_gpio_out_reg[24]  
                gpio_out[25]  u_ao_gpio_out_reg[25]  
                gpio_out[26]  u_ao_gpio_out_reg[26]  
                gpio_out[27]  u_ao_gpio_out_reg[27]  
                gpio_out[28]  u_ao_gpio_out_reg[28]  
                gpio_out[29]  u_ao_gpio_out_reg[29]  
                gpio_out[30]  u_ao_gpio_out_reg[30]  
                gpio_out[31]  u_ao_gpio_out_reg[31]  
                  gpio_in[0]  u_ao_gpio_out_reg[0]  
                  gpio_in[1]  u_ao_gpio_out_reg[1]  
                  gpio_in[2]  u_ao_gpio_out_reg[2]  
                  gpio_in[3]  u_ao_gpio_out_reg[3]  
                  gpio_in[4]  u_ao_gpio_out_reg[4]  
                  gpio_in[5]  u_ao_gpio_out_reg[5]  
                  gpio_in[6]  u_ao_gpio_out_reg[6]  
                  gpio_in[7]  u_ao_gpio_out_reg[7]  
                  gpio_in[8]  u_ao_gpio_out_reg[8]  
                  gpio_in[9]  u_ao_gpio_out_reg[9]  
                 gpio_in[10]  u_ao_gpio_out_reg[10]  
                 gpio_in[11]  u_ao_gpio_out_reg[11]  
                 gpio_in[12]  u_ao_gpio_out_reg[12]  
                 gpio_in[13]  u_ao_gpio_out_reg[13]  
                 gpio_in[14]  u_ao_gpio_out_reg[14]  
                 gpio_in[15]  u_ao_gpio_out_reg[15]  
                 gpio_in[16]           g2349__8246  
                 gpio_in[17]           g2350__7098  
                 gpio_in[18]           g2364__6417  
                 gpio_in[19]           g2351__6131  
                 gpio_in[20]           g2347__1705  
                 gpio_in[21]           g2346__2802  
                 gpio_in[22]           g2363__7410  
                 gpio_in[23]           g2360__2883  
                 gpio_in[24]           g2356__4733  
                 gpio_in[25]           g2357__6161  
                 gpio_in[26]           g2362__1666  
                 gpio_in[27]           g2358__9315  
                 gpio_in[28]           g2359__9945  
                 gpio_in[29]           g2355__7482  
                 gpio_in[30]           g2348__5122  
                 gpio_in[31]           g2361__2346  
                 dsp_restore  u_pwr_ctrl_dsp_restore_reg  
                    dsp_save  u_pwr_ctrl_dsp_save_reg  
                 cpu_restore  u_pwr_ctrl_cpu_restore_reg  
                    cpu_save  u_pwr_ctrl_cpu_save_reg  
                  dsp_iso_en  u_pwr_ctrl_dsp_iso_en_reg  
                  cpu_iso_en  u_pwr_ctrl_cpu_iso_en_reg  
                  sleep_mode   FE_DBTC6_sleep_mode  
                  pwr_dsp_on  u_pwr_ctrl_pwr_dsp_on_prev_reg  
                  pwr_cpu_on   FE_DBTC7_pwr_cpu_on  
                       rst_n  u_ao_gpio_out_reg[0]  
                     clk_32k     CTS_ccl_buf_01518  
                    clk_main   CTS_ccl_a_buf_00894  109  174  
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms  0  
    # Output Term Marked Tie Hi/Lo  0  
    # Output Term Shorted to PG Net  0  4720  
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin  0  
    # Floating PG Terms  0  
    # PG Pins Connect to Non-PG Net  0  
    # Power Pins Connect Ground Net  0  
    # Ground Pins Connect Power Net  0  11428  
Average Pins Per Net(Signal): 2.117  

==============================
General Library Information
==============================
# Routing Layers: 10  
# Masterslice Layers: 2  
# Pin Layers: 
    General Caution:
        1) Library has metal1 pins only; Default placement setup is OK
    ------------------------------
    Pin Layers
    ------------------------------
    metal1  1  
# Layers: 
    ------------------------------
    Layer OVERLAP Information
    ------------------------------
    Type  Overlap  
    ------------------------------
    Layer metal10 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  1.600 um  
    Wire Pitch Y  1.600 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.800 um  
    Spacing  0.800 um  
    ------------------------------
    Layer via9 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.800 um  
    Vias  
        ------------------------------
        Via list in layer via9
        ------------------------------
                Vias in via9  Default  
                      via9_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal9 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  1.600 um  
    Wire Pitch Y  1.600 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.800 um  
    Spacing  0.800 um  
    ------------------------------
    Layer via8 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.400 um  
    Vias  
        ------------------------------
        Via list in layer via8
        ------------------------------
                Vias in via8  Default  
                      via8_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal8 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.800 um  
    Wire Pitch Y  0.800 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.400 um  
    Spacing  0.400 um  
    ------------------------------
    Layer via7 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.400 um  
    Vias  
        ------------------------------
        Via list in layer via7
        ------------------------------
                Vias in via7  Default  
                      via7_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal7 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.800 um  
    Wire Pitch Y  0.800 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.400 um  
    Spacing  0.400 um  
    ------------------------------
    Layer via6 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.140 um  
    Vias  
        ------------------------------
        Via list in layer via6
        ------------------------------
                Vias in via6  Default  
                      via6_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal6 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.280 um  
    Wire Pitch Y  0.280 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.140 um  
    Spacing  0.140 um  
    ------------------------------
    Layer via5 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.140 um  
    Vias  
        ------------------------------
        Via list in layer via5
        ------------------------------
                Vias in via5  Default  
                      via5_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal5 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.280 um  
    Wire Pitch Y  0.280 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.140 um  
    Spacing  0.140 um  
    ------------------------------
    Layer via4 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.140 um  
    Vias  
        ------------------------------
        Via list in layer via4
        ------------------------------
                Vias in via4  Default  
                      via4_0      Yes  For complete list click here  
    Multiple Orientation Vias  CAUTION: There is only one default via in this layer  
    ------------------------------
    Layer metal4 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.280 um  
    Wire Pitch Y  0.280 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.140 um  
    Spacing  0.140 um  
    ------------------------------
    Layer via3 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.070 um  
    Vias  
        ------------------------------
        Via list in layer via3
        ------------------------------
                Vias in via3  Default  
                      via3_1      Yes  
                      via3_0      Yes  
                      via3_2      Yes  For complete list click here  
    ------------------------------
    Layer metal3 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.140 um  
    Wire Pitch Y  0.140 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.070 um  
    Spacing  0.070 um  
    ------------------------------
    Layer via2 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.070 um  
    Vias  
        ------------------------------
        Via list in layer via2
        ------------------------------
                Vias in via2  Default  
                      via2_3      Yes  
                      via2_2      Yes  
                      via2_1      Yes  
                      via2_0      Yes  
                      via2_6      Yes  
                      via2_7      Yes  
                      via2_5      Yes  
                      via2_4      Yes  
                      via2_8      Yes  For complete list click here  
    ------------------------------
    Layer metal2 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.190 um  
    Wire Pitch Y  0.190 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.070 um  
    Spacing  0.070 um  
    ------------------------------
    Layer via1 Information
    ------------------------------
    Type  Cut  
    Wire Width  0.070 um  
    Vias  
        ------------------------------
        Via list in layer via1
        ------------------------------
                Vias in via1  Default  
                      via1_8      Yes  
                      via1_7      Yes  
                      via1_6      Yes  
                      via1_5      Yes  
                      via1_3      Yes  
                      via1_2      Yes  
                      via1_1      Yes  
                      via1_0      Yes  
                      via1_4      Yes  For complete list click here  
    ------------------------------
    Layer metal1 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.140 um  
    Wire Pitch Y  0.140 um  
    Offset X  0.095 um  
    Offset Y  0.070 um  
    Wire Width  0.070 um  
    Spacing  0.065 um  
    ------------------------------
    Layer active Information
    ------------------------------
    Type  Masterslice  
    ------------------------------
    Layer poly Information
    ------------------------------
    Type  Masterslice  22  
# Pins without Physical Port: 0  
# Pins in Library without Timing Lib: 0  
# Pins Missing Direction: 0  
Antenna Summary Report: 
    General Caution:
        1) All Antenna Constructs are absent for the layer section of LEF.
    ------------------------------
    These Pins have antenna info
    ------------------------------
               Cell Name      List of Pin Name  
                 AND2_X1                    ZN  
                 AND2_X1                    A2  
                 AND2_X1                    A1  
                 AND2_X2                    ZN  
                 AND2_X2                    A2  
                 AND2_X2                    A1  
                 AND2_X4                    ZN  
                 AND2_X4                    A2  
                 AND2_X4                    A1  
                 AND3_X1                    ZN  
                 AND3_X1                    A3  
                 AND3_X1                    A2  
                 AND3_X1                    A1  
                 AND3_X2                    ZN  
                 AND3_X2                    A3  
                 AND3_X2                    A2  
                 AND3_X2                    A1  
                 AND3_X4                    ZN  
                 AND3_X4                    A3  
                 AND3_X4                    A2  
                 AND3_X4                    A1  
                 AND4_X1                    ZN  
                 AND4_X1                    A4  
                 AND4_X1                    A3  
                 AND4_X1                    A2  
                 AND4_X1                    A1  
                 AND4_X2                    ZN  
                 AND4_X2                    A4  
                 AND4_X2                    A3  
                 AND4_X2                    A2  
                 AND4_X2                    A1  
                 AND4_X4                    ZN  
                 AND4_X4                    A4  
                 AND4_X4                    A3  
                 AND4_X4                    A2  
                 AND4_X4                    A1  
              ANTENNA_X1                     A  
               AOI211_X1                    ZN  
               AOI211_X1                    C2  
               AOI211_X1                    C1  
               AOI211_X1                     B  
               AOI211_X1                     A  
               AOI211_X2                    ZN  
               AOI211_X2                    C2  
               AOI211_X2                    C1  
               AOI211_X2                     B  
               AOI211_X2                     A  
               AOI211_X4                    ZN  
               AOI211_X4                    C2  
               AOI211_X4                    C1  
               AOI211_X4                     B  
               AOI211_X4                     A  
                AOI21_X1                    ZN  
                AOI21_X1                    B2  
                AOI21_X1                    B1  
                AOI21_X1                     A  
                AOI21_X2                    ZN  
                AOI21_X2                    B2  
                AOI21_X2                    B1  
                AOI21_X2                     A  
                AOI21_X4                    ZN  
                AOI21_X4                    B2  
                AOI21_X4                    B1  
                AOI21_X4                     A  
               AOI221_X1                    ZN  
               AOI221_X1                    C2  
               AOI221_X1                    C1  
               AOI221_X1                    B2  
               AOI221_X1                    B1  
               AOI221_X1                     A  
               AOI221_X2                    ZN  
               AOI221_X2                    C2  
               AOI221_X2                    C1  
               AOI221_X2                    B2  
               AOI221_X2                    B1  
               AOI221_X2                     A  
               AOI221_X4                    ZN  
               AOI221_X4                    C2  
               AOI221_X4                    C1  
               AOI221_X4                    B2  
               AOI221_X4                    B1  
               AOI221_X4                     A  
               AOI222_X1                    ZN  
               AOI222_X1                    C2  
               AOI222_X1                    C1  
               AOI222_X1                    B2  
               AOI222_X1                    B1  
               AOI222_X1                    A2  
               AOI222_X1                    A1  
               AOI222_X2                    ZN  
               AOI222_X2                    C2  
               AOI222_X2                    C1  
               AOI222_X2                    B2  
               AOI222_X2                    B1  
               AOI222_X2                    A2  
               AOI222_X2                    A1  
               AOI222_X4                    ZN  
               AOI222_X4                    C2  
               AOI222_X4                    C1  
               AOI222_X4                    B2  
               AOI222_X4                    B1  
               AOI222_X4                    A2  
               AOI222_X4                    A1  
                AOI22_X1                    ZN  
                AOI22_X1                    B2  
                AOI22_X1                    B1  
                AOI22_X1                    A2  
                AOI22_X1                    A1  
                AOI22_X2                    ZN  
                AOI22_X2                    B2  
                AOI22_X2                    B1  
                AOI22_X2                    A2  
                AOI22_X2                    A1  
                AOI22_X4                    ZN  
                AOI22_X4                    B2  
                AOI22_X4                    B1  
                AOI22_X4                    A2  
                AOI22_X4                    A1  
                  BUF_X1                     Z  
                  BUF_X1                     A  
                 BUF_X16                     Z  
                 BUF_X16                     A  
                  BUF_X2                     Z  
                  BUF_X2                     A  
                 BUF_X32                     Z  
                 BUF_X32                     A  
                  BUF_X4                     Z  
                  BUF_X4                     A  
                  BUF_X8                     Z  
                  BUF_X8                     A  
               CLKBUF_X1                     Z  
               CLKBUF_X1                     A  
               CLKBUF_X2                     Z  
               CLKBUF_X2                     A  
               CLKBUF_X3                     Z  
               CLKBUF_X3                     A  
           CLKGATETST_X1                   GCK  
           CLKGATETST_X1                    SE  
           CLKGATETST_X1                     E  
           CLKGATETST_X1                    CK  
           CLKGATETST_X2                   GCK  
           CLKGATETST_X2                    SE  
           CLKGATETST_X2                     E  
           CLKGATETST_X2                    CK  
           CLKGATETST_X4                   GCK  
           CLKGATETST_X4                    SE  
           CLKGATETST_X4                     E  
           CLKGATETST_X4                    CK  
           CLKGATETST_X8                   GCK  
           CLKGATETST_X8                    SE  
           CLKGATETST_X8                     E  
           CLKGATETST_X8                    CK  
              CLKGATE_X1                   GCK  
              CLKGATE_X1                     E  
              CLKGATE_X1                    CK  
              CLKGATE_X2                   GCK  
              CLKGATE_X2                     E  
              CLKGATE_X2                    CK  
              CLKGATE_X4                   GCK  
              CLKGATE_X4                     E  
              CLKGATE_X4                    CK  
              CLKGATE_X8                   GCK  
              CLKGATE_X8                     E  
              CLKGATE_X8                    CK  
                DFFRS_X1                    QN  
                DFFRS_X1                     Q  
                DFFRS_X1                    CK  
                DFFRS_X1                    SN  
                DFFRS_X1                    RN  
                DFFRS_X1                     D  
                DFFRS_X2                    QN  
                DFFRS_X2                     Q  
                DFFRS_X2                    CK  
                DFFRS_X2                    SN  
                DFFRS_X2                    RN  
                DFFRS_X2                     D  
                 DFFR_X1                    QN  
                 DFFR_X1                     Q  
                 DFFR_X1                    CK  
                 DFFR_X1                    RN  
                 DFFR_X1                     D  
                 DFFR_X2                    QN  
                 DFFR_X2                     Q  
                 DFFR_X2                    CK  
                 DFFR_X2                    RN  
                 DFFR_X2                     D  
                 DFFS_X1                    QN  
                 DFFS_X1                     Q  
                 DFFS_X1                    CK  
                 DFFS_X1                    SN  
                 DFFS_X1                     D  
                 DFFS_X2                    QN  
                 DFFS_X2                     Q  
                 DFFS_X2                    CK  
                 DFFS_X2                    SN  
                 DFFS_X2                     D  
                  DFF_X1                    QN  
                  DFF_X1                     Q  
                  DFF_X1                    CK  
                  DFF_X1                     D  
                  DFF_X2                    QN  
                  DFF_X2                     Q  
                  DFF_X2                    CK  
                  DFF_X2                     D  
                  DLH_X1                     Q  
                  DLH_X1                     G  
                  DLH_X1                     D  
                  DLH_X2                     Q  
                  DLH_X2                     G  
                  DLH_X2                     D  
                  DLL_X1                     Q  
                  DLL_X1                    GN  
                  DLL_X1                     D  
                  DLL_X2                     Q  
                  DLL_X2                    GN  
                  DLL_X2                     D  
                   FA_X1                     S  
                   FA_X1                    CO  
                   FA_X1                    CI  
                   FA_X1                     B  
                   FA_X1                     A  
                   HA_X1                     S  
                   HA_X1                    CO  
                   HA_X1                     B  
                   HA_X1                     A  
                  INV_X1                    ZN  
                  INV_X1                     A  
                 INV_X16                    ZN  
                 INV_X16                     A  
                  INV_X2                    ZN  
                  INV_X2                     A  
                 INV_X32                    ZN  
                 INV_X32                     A  
                  INV_X4                    ZN  
                  INV_X4                     A  
                  INV_X8                    ZN  
                  INV_X8                     A  
               LOGIC0_X1                     Z  
               LOGIC1_X1                     Z  
                 MUX2_X1                     Z  
                 MUX2_X1                     S  
                 MUX2_X1                     B  
                 MUX2_X1                     A  
                 MUX2_X2                     Z  
                 MUX2_X2                     S  
                 MUX2_X2                     B  
                 MUX2_X2                     A  
                NAND2_X1                    ZN  
                NAND2_X1                    A2  
                NAND2_X1                    A1  
                NAND2_X2                    ZN  
                NAND2_X2                    A2  
                NAND2_X2                    A1  
                NAND2_X4                    ZN  
                NAND2_X4                    A2  
                NAND2_X4                    A1  
                NAND3_X1                    ZN  
                NAND3_X1                    A3  
                NAND3_X1                    A2  
                NAND3_X1                    A1  
                NAND3_X2                    ZN  
                NAND3_X2                    A3  
                NAND3_X2                    A2  
                NAND3_X2                    A1  
                NAND3_X4                    ZN  
                NAND3_X4                    A3  
                NAND3_X4                    A2  
                NAND3_X4                    A1  
                NAND4_X1                    ZN  
                NAND4_X1                    A4  
                NAND4_X1                    A3  
                NAND4_X1                    A2  
                NAND4_X1                    A1  
                NAND4_X2                    ZN  
                NAND4_X2                    A4  
                NAND4_X2                    A3  
                NAND4_X2                    A2  
                NAND4_X2                    A1  
                NAND4_X4                    ZN  
                NAND4_X4                    A4  
                NAND4_X4                    A3  
                NAND4_X4                    A2  
                NAND4_X4                    A1  
                 NOR2_X1                    ZN  
                 NOR2_X1                    A2  
                 NOR2_X1                    A1  
                 NOR2_X2                    ZN  
                 NOR2_X2                    A2  
                 NOR2_X2                    A1  
                 NOR2_X4                    ZN  
                 NOR2_X4                    A2  
                 NOR2_X4                    A1  
                 NOR3_X1                    ZN  
                 NOR3_X1                    A3  
                 NOR3_X1                    A2  
                 NOR3_X1                    A1  
                 NOR3_X2                    ZN  
                 NOR3_X2                    A3  
                 NOR3_X2                    A2  
                 NOR3_X2                    A1  
                 NOR3_X4                    ZN  
                 NOR3_X4                    A3  
                 NOR3_X4                    A2  
                 NOR3_X4                    A1  
                 NOR4_X1                    ZN  
                 NOR4_X1                    A4  
                 NOR4_X1                    A3  
                 NOR4_X1                    A2  
                 NOR4_X1                    A1  
                 NOR4_X2                    ZN  
                 NOR4_X2                    A4  
                 NOR4_X2                    A3  
                 NOR4_X2                    A2  
                 NOR4_X2                    A1  
                 NOR4_X4                    ZN  
                 NOR4_X4                    A4  
                 NOR4_X4                    A3  
                 NOR4_X4                    A2  
                 NOR4_X4                    A1  
               OAI211_X1                    ZN  
               OAI211_X1                    C2  
               OAI211_X1                    C1  
               OAI211_X1                     B  
               OAI211_X1                     A  
               OAI211_X2                    ZN  
               OAI211_X2                    C2  
               OAI211_X2                    C1  
               OAI211_X2                     B  
               OAI211_X2                     A  
               OAI211_X4                    ZN  
               OAI211_X4                    C2  
               OAI211_X4                    C1  
               OAI211_X4                     B  
               OAI211_X4                     A  
                OAI21_X1                    ZN  
                OAI21_X1                    B2  
                OAI21_X1                    B1  
                OAI21_X1                     A  
                OAI21_X2                    ZN  
                OAI21_X2                    B2  
                OAI21_X2                    B1  
                OAI21_X2                     A  
                OAI21_X4                    ZN  
                OAI21_X4                    B2  
                OAI21_X4                    B1  
                OAI21_X4                     A  
               OAI221_X1                    ZN  
               OAI221_X1                    C2  
               OAI221_X1                    C1  
               OAI221_X1                    B2  
               OAI221_X1                    B1  
               OAI221_X1                     A  
               OAI221_X2                    ZN  
               OAI221_X2                    C2  
               OAI221_X2                    C1  
               OAI221_X2                    B2  
               OAI221_X2                    B1  
               OAI221_X2                     A  
               OAI221_X4                    ZN  
               OAI221_X4                    C2  
               OAI221_X4                    C1  
               OAI221_X4                    B2  
               OAI221_X4                    B1  
               OAI221_X4                     A  
               OAI222_X1                    ZN  
               OAI222_X1                    C2  
               OAI222_X1                    C1  
               OAI222_X1                    B2  
               OAI222_X1                    B1  
               OAI222_X1                    A2  
               OAI222_X1                    A1  
               OAI222_X2                    ZN  
               OAI222_X2                    C2  
               OAI222_X2                    C1  
               OAI222_X2                    B2  
               OAI222_X2                    B1  
               OAI222_X2                    A2  
               OAI222_X2                    A1  
               OAI222_X4                    ZN  
               OAI222_X4                    C2  
               OAI222_X4                    C1  
               OAI222_X4                    B2  
               OAI222_X4                    B1  
               OAI222_X4                    A2  
               OAI222_X4                    A1  
                OAI22_X1                    ZN  
                OAI22_X1                    B2  
                OAI22_X1                    B1  
                OAI22_X1                    A2  
                OAI22_X1                    A1  
                OAI22_X2                    ZN  
                OAI22_X2                    B2  
                OAI22_X2                    B1  
                OAI22_X2                    A2  
                OAI22_X2                    A1  
                OAI22_X4                    ZN  
                OAI22_X4                    B2  
                OAI22_X4                    B1  
                OAI22_X4                    A2  
                OAI22_X4                    A1  
                OAI33_X1                    ZN  
                OAI33_X1                    B3  
                OAI33_X1                    B2  
                OAI33_X1                    B1  
                OAI33_X1                    A3  
                OAI33_X1                    A2  
                OAI33_X1                    A1  
                  OR2_X1                    ZN  
                  OR2_X1                    A2  
                  OR2_X1                    A1  
                  OR2_X2                    ZN  
                  OR2_X2                    A2  
                  OR2_X2                    A1  
                  OR2_X4                    ZN  
                  OR2_X4                    A2  
                  OR2_X4                    A1  
                  OR3_X1                    ZN  
                  OR3_X1                    A3  
                  OR3_X1                    A2  
                  OR3_X1                    A1  
                  OR3_X2                    ZN  
                  OR3_X2                    A3  
                  OR3_X2                    A2  
                  OR3_X2                    A1  
                  OR3_X4                    ZN  
                  OR3_X4                    A3  
                  OR3_X4                    A2  
                  OR3_X4                    A1  
                  OR4_X1                    ZN  
                  OR4_X1                    A4  
                  OR4_X1                    A3  
                  OR4_X1                    A2  
                  OR4_X1                    A1  
                  OR4_X2                    ZN  
                  OR4_X2                    A4  
                  OR4_X2                    A3  
                  OR4_X2                    A2  
                  OR4_X2                    A1  
                  OR4_X4                    ZN  
                  OR4_X4                    A4  
                  OR4_X4                    A3  
                  OR4_X4                    A2  
                  OR4_X4                    A1  
               SDFFRS_X1                    QN  
               SDFFRS_X1                     Q  
               SDFFRS_X1                    CK  
               SDFFRS_X1                    SN  
               SDFFRS_X1                    SI  
               SDFFRS_X1                    SE  
               SDFFRS_X1                    RN  
               SDFFRS_X1                     D  
               SDFFRS_X2                    QN  
               SDFFRS_X2                     Q  
               SDFFRS_X2                    CK  
               SDFFRS_X2                    SN  
               SDFFRS_X2                    SI  
               SDFFRS_X2                    SE  
               SDFFRS_X2                    RN  
               SDFFRS_X2                     D  
                SDFFR_X1                    QN  
                SDFFR_X1                     Q  
                SDFFR_X1                    CK  
                SDFFR_X1                    SI  
                SDFFR_X1                    SE  
                SDFFR_X1                    RN  
                SDFFR_X1                     D  
                SDFFR_X2                    QN  
                SDFFR_X2                     Q  
                SDFFR_X2                    CK  
                SDFFR_X2                    SI  
                SDFFR_X2                    SE  
                SDFFR_X2                    RN  
                SDFFR_X2                     D  
                SDFFS_X1                    QN  
                SDFFS_X1                     Q  
                SDFFS_X1                    CK  
                SDFFS_X1                    SN  
                SDFFS_X1                    SI  
                SDFFS_X1                    SE  
                SDFFS_X1                     D  
                SDFFS_X2                    QN  
                SDFFS_X2                     Q  
                SDFFS_X2                    CK  
                SDFFS_X2                    SN  
                SDFFS_X2                    SI  
                SDFFS_X2                    SE  
                SDFFS_X2                     D  
                 SDFF_X1                    QN  
                 SDFF_X1                     Q  
                 SDFF_X1                    CK  
                 SDFF_X1                    SI  
                 SDFF_X1                    SE  
                 SDFF_X1                     D  
                 SDFF_X2                    QN  
                 SDFF_X2                     Q  
                 SDFF_X2                    CK  
                 SDFF_X2                    SI  
                 SDFF_X2                    SE  
                 SDFF_X2                     D  
                 TBUF_X1                     Z  
                 TBUF_X1                    EN  
                 TBUF_X1                     A  
                TBUF_X16                     Z  
                TBUF_X16                    EN  
                TBUF_X16                     A  
                 TBUF_X2                     Z  
                 TBUF_X2                    EN  
                 TBUF_X2                     A  
                 TBUF_X4                     Z  
                 TBUF_X4                    EN  
                 TBUF_X4                     A  
                 TBUF_X8                     Z  
                 TBUF_X8                    EN  
                 TBUF_X8                     A  
                 TINV_X1                    ZN  
                 TINV_X1                     I  
                 TINV_X1                    EN  
                 TLAT_X1                     Q  
                 TLAT_X1                    OE  
                 TLAT_X1                     G  
                 TLAT_X1                     D  
                XNOR2_X1                    ZN  
                XNOR2_X1                     B  
                XNOR2_X1                     A  
                XNOR2_X2                    ZN  
                XNOR2_X2                     B  
                XNOR2_X2                     A  
                 XOR2_X1                     Z  
                 XOR2_X1                     B  
                 XOR2_X1                     A  
                 XOR2_X2                     Z  
                 XOR2_X2                     B  
                 XOR2_X2                     A  For more information click here  
# Cells Missing LEF Info: 0  
# Cells with Dimension Errors: 0  

==============================
Netlist Information
==============================
# HFO (>200) Nets: 0  
# No-driven Nets: 19  
    General Caution:
        1) TODO
    No-driven Nets  
    u_cpu_pc[0]  
    u_cpu_pc[1]  
    u_cpu_pc[3]  
    u_cpu_pc[4]  
    u_cpu_pc[7]  
    u_cpu_pc[9]  
    u_cpu_pc[11]  
    u_cpu_pc[12]  
    u_cpu_pc[15]  
    u_cpu_pc[16]  
    u_cpu_pc[19]  
    u_cpu_pc[21]  
    u_cpu_pc[23]  
    u_cpu_pc[25]  
    u_cpu_pc[27]  
    u_cpu_pc[29]  
    u_cpu_pc[30]  
    u_cpu_pc[31]  
    u_pwr_ctrl_state[0]  
# Multi-driven Nets: 0  
# Assign Statements: 0  
Is Design Uniquified: YES  
# Pins in Netlist without timing lib: 0  

==============================

==============================
: Internal  External  
No of Nets:       2144           0  
No of Connections:       2684           0  
Total Net Length (X): 4.7092e+03  0.0000e+00  
Total Net Length (Y): 4.6611e+03  0.0000e+00  
Total Net Length: 9.3702e+03  0.0000e+00  

==============================
Timing Information
==============================
# Clocks in design: 
    ------------------------------
    Clocks in Design
    ------------------------------
    @  
    *  
    clk_32k  
    clk_main  4  
# Generated clocks: 0  
# "dont_use" cells from .libs: 
    ------------------------------
    Dont_use Cell List
    ------------------------------
    ANTENNA_X1  
    FILLCELL_X1  
    FILLCELL_X16  
    FILLCELL_X2  
    FILLCELL_X32  
    FILLCELL_X4  
    FILLCELL_X8  
    LOGIC0_X1  
    LOGIC1_X1  9  
# "dont_touch" cells from .libs: 
    ------------------------------
    Dont_touch Cell List
    ------------------------------
    ANTENNA_X1  
    FILLCELL_X1  
    FILLCELL_X16  
    FILLCELL_X2  
    FILLCELL_X32  
    FILLCELL_X4  
    FILLCELL_X8  
    LOGIC0_X1  
    LOGIC1_X1  9  
# Cells in .lib with max_tran: 
    ------------------------------
    Cell List with max_tran
    ------------------------------
               Cell Name  Max Transition (ps)  
                 AND2_X1  198  
                 AND2_X2  198  
                 AND2_X4  198  
                 AND3_X1  198  
                 AND3_X2  198  
                 AND3_X4  198  
                 AND4_X1  198  
                 AND4_X2  198  
                 AND4_X4  198  
              ANTENNA_X1  198  
               AOI211_X1  198  
               AOI211_X2  198  
               AOI211_X4  198  
                AOI21_X1  198  
                AOI21_X2  198  
                AOI21_X4  198  
               AOI221_X1  198  
               AOI221_X2  198  
               AOI221_X4  198  
               AOI222_X1  198  
               AOI222_X2  198  
               AOI222_X4  198  
                AOI22_X1  198  
                AOI22_X2  198  
                AOI22_X4  198  
                  BUF_X1  198  
                 BUF_X16  198  
                  BUF_X2  198  
                 BUF_X32  198  
                  BUF_X4  198  
                  BUF_X8  198  
               CLKBUF_X1  198  
               CLKBUF_X2  198  
               CLKBUF_X3  198  
           CLKGATETST_X1  198  
           CLKGATETST_X2  198  
           CLKGATETST_X4  198  
           CLKGATETST_X8  198  
              CLKGATE_X1  198  
              CLKGATE_X2  198  
              CLKGATE_X4  198  
              CLKGATE_X8  198  
                DFFRS_X1  198  
                DFFRS_X2  198  
                 DFFR_X1  198  
                 DFFR_X2  198  
                 DFFS_X1  198  
                 DFFS_X2  198  
                  DFF_X1  198  
                  DFF_X2  198  
                  DLH_X1  198  
                  DLH_X2  198  
                  DLL_X1  198  
                  DLL_X2  198  
                   FA_X1  198  
                   HA_X1  198  
                  INV_X1  198  
                 INV_X16  198  
                  INV_X2  198  
                 INV_X32  198  
                  INV_X4  198  
                  INV_X8  198  
               LOGIC0_X1  198  
               LOGIC1_X1  198  
                 MUX2_X1  198  
                 MUX2_X2  198  
                NAND2_X1  198  
                NAND2_X2  198  
                NAND2_X4  198  
                NAND3_X1  198  
                NAND3_X2  198  
                NAND3_X4  198  
                NAND4_X1  198  
                NAND4_X2  198  
                NAND4_X4  198  
                 NOR2_X1  198  
                 NOR2_X2  198  
                 NOR2_X4  198  
                 NOR3_X1  198  
                 NOR3_X2  198  
                 NOR3_X4  198  
                 NOR4_X1  198  
                 NOR4_X2  198  
                 NOR4_X4  198  
               OAI211_X1  198  
               OAI211_X2  198  
               OAI211_X4  198  
                OAI21_X1  198  
                OAI21_X2  198  
                OAI21_X4  198  
               OAI221_X1  198  
               OAI221_X2  198  
               OAI221_X4  198  
               OAI222_X1  198  
               OAI222_X2  198  
               OAI222_X4  198  
                OAI22_X1  198  
                OAI22_X2  198  
                OAI22_X4  198  
                OAI33_X1  198  
                  OR2_X1  198  
                  OR2_X2  198  
                  OR2_X4  198  
                  OR3_X1  198  
                  OR3_X2  198  
                  OR3_X4  198  
                  OR4_X1  198  
                  OR4_X2  198  
                  OR4_X4  198  
               SDFFRS_X1  198  
               SDFFRS_X2  198  
                SDFFR_X1  198  
                SDFFR_X2  198  
                SDFFS_X1  198  
                SDFFS_X2  198  
                 SDFF_X1  198  
                 SDFF_X2  198  
                 TBUF_X1  198  
                TBUF_X16  198  
                 TBUF_X2  198  
                 TBUF_X4  198  
                 TBUF_X8  198  
                 TINV_X1  198  
                 TLAT_X1  198  
                XNOR2_X1  198  
                XNOR2_X2  198  
                 XOR2_X1  198  
                 XOR2_X2  198  128  
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name  Max Capacitance (pf)  
                 AND2_X1  0.060577  
                 AND2_X2  0.120850  
                 AND2_X4  0.241699  
                 AND3_X1  0.060425  
                 AND3_X2  0.120544  
                 AND3_X4  0.241089  
                 AND4_X1  0.060272  
                 AND4_X2  0.120392  
                 AND4_X4  0.241089  
               AOI211_X1  0.014496  
               AOI211_X2  0.028992  
               AOI211_X4  0.242310  
                AOI21_X1  0.025330  
                AOI21_X2  0.050659  
                AOI21_X4  0.101013  
               AOI221_X1  0.013809  
               AOI221_X2  0.027618  
               AOI221_X4  0.242310  
               AOI222_X1  0.013008  
               AOI222_X2  0.025635  
               AOI222_X4  0.242310  
                AOI22_X1  0.024605  
                AOI22_X2  0.049133  
                AOI22_X4  0.097961  
                  BUF_X1  0.060654  
                 BUF_X16  0.965576  
                  BUF_X2  0.121155  
                 BUF_X32  1.904300  
                  BUF_X4  0.242310  
                  BUF_X8  0.484009  
               CLKBUF_X1  0.060730  
               CLKBUF_X2  0.121460  
               CLKBUF_X3  0.181885  
           CLKGATETST_X1  0.060730  
           CLKGATETST_X2  0.121460  
           CLKGATETST_X4  0.242920  
           CLKGATETST_X8  0.484619  
              CLKGATE_X1  0.060730  
              CLKGATE_X2  0.121307  
              CLKGATE_X4  0.242310  
              CLKGATE_X8  0.484619  
                DFFRS_X1  0.060272  
                DFFRS_X2  0.120850  
                 DFFR_X1  0.060272  
                 DFFR_X2  0.120544  
                 DFFS_X1  0.060272  
                 DFFS_X2  0.120544  
                  DFF_X1  0.060272  
                  DFF_X2  0.120544  
                  DLH_X1  0.060577  
                  DLH_X2  0.120697  
                  DLL_X1  0.060272  
                  DLL_X2  0.120544  
                   FA_X1  0.060272  
                   HA_X1  0.025253  
                  INV_X1  0.060730  
                 INV_X16  0.969238  
                  INV_X2  0.121460  
                 INV_X32  1.923830  
                  INV_X4  0.242920  
                  INV_X8  0.485229  
                 MUX2_X1  0.060501  
                 MUX2_X2  0.120850  
                NAND2_X1  0.059357  
                NAND2_X2  0.118713  
                NAND2_X4  0.237427  
                NAND3_X1  0.058365  
                NAND3_X2  0.116272  
                NAND3_X4  0.233154  
                NAND4_X1  0.056000  
                NAND4_X2  0.111542  
                NAND4_X4  0.222778  
                 NOR2_X1  0.026703  
                 NOR2_X2  0.053406  
                 NOR2_X4  0.106811  
                 NOR3_X1  0.016022  
                 NOR3_X2  0.031738  
                 NOR3_X4  0.063324  
                 NOR4_X1  0.010471  
                 NOR4_X2  0.020905  
                 NOR4_X4  0.041504  
               OAI211_X1  0.025559  
               OAI211_X2  0.050812  
               OAI211_X4  0.101624  
                OAI21_X1  0.026054  
                OAI21_X2  0.052109  
                OAI21_X4  0.104065  
               OAI221_X1  0.022163  
               OAI221_X2  0.043869  
               OAI221_X4  0.242310  
               OAI222_X1  0.020065  
               OAI222_X2  0.039597  
               OAI222_X4  0.242310  
                OAI22_X1  0.023232  
                OAI22_X2  0.046310  
                OAI22_X4  0.092468  
                OAI33_X1  0.011482  
                  OR2_X1  0.060577  
                  OR2_X2  0.121155  
                  OR2_X4  0.242310  
                  OR3_X1  0.060577  
                  OR3_X2  0.121155  
                  OR3_X4  0.242310  
                  OR4_X1  0.060577  
                  OR4_X2  0.120850  
                  OR4_X4  0.241699  
               SDFFRS_X1  0.060577  
               SDFFRS_X2  0.120850  
                SDFFR_X1  0.060425  
                SDFFR_X2  0.121155  
                SDFFS_X1  0.060577  
                SDFFS_X2  0.120850  
                 SDFF_X1  0.060425  
                 SDFF_X2  0.121155  
                 TBUF_X1  0.051575  
                TBUF_X16  0.820312  
                 TBUF_X2  0.103607  
                 TBUF_X4  0.206909  
                 TBUF_X8  0.412598  
                 TINV_X1  0.022621  
                 TLAT_X1  0.022583  
                XNOR2_X1  0.026016  
                XNOR2_X2  0.052033  
                 XOR2_X1  0.025330  
                 XOR2_X2  0.050507  125  
# Cells in .lib with max_fanout: 0  
SDC max_cap: 0.000200 pf  
SDC max_tran: 300.000000 ps  
SDC max_fanout: 30  
Default Ext. Scale Factor: 1.000  
Detail Ext. Scale Factor: 1.000  

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 11032.350 um^2  
Total area of Standard cells(Subtracting Physical Cells): 2342.662 um^2  
Total area of Macros: 0.000 um^2  
Total area of Blockages: 0.000 um^2  
Total area of Pad cells: 0.000 um^2  
Total area of Core: 11032.350 um^2  
Total area of Chip: 18231.746 um^2  
Effective Utilization: 1.0000e+00  
Number of Cell Rows: 75  
% Pure Gate Density #1 (Subtracting BLOCKAGES): 100.000%  
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 21.234%  
% Pure Gate Density #3 (Subtracting MACROS): 100.000%  
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 21.234%  
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 100.000%  
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES for insts are not placed): 21.234%  
% Core Density (Counting Std Cells and MACROs): 100.000%  
% Core Density #2(Subtracting Physical Cells): 21.234%  
% Chip Density (Counting Std Cells and MACROs and IOs): 60.512%  
% Chip Density #2(Subtracting Physical Cells): 12.849%  
# Macros within 5 sites of IO pad: No  
Macro halo defined?: No  

==============================
Wire Length Distribution
==============================
Total metal1 wire length: 0.0000 um  
Total metal2 wire length: 3092.1300 um  
Total metal3 wire length: 4502.1300 um  
Total metal4 wire length: 1699.9900 um  
Total metal5 wire length: 85.9600 um  
Total metal6 wire length: 22.9600 um  
Total metal7 wire length: 0.0000 um  
Total metal8 wire length: 0.0000 um  
Total metal9 wire length: 0.0000 um  
Total metal10 wire length: 0.0000 um  
Total wire length: 9403.1700 um  
Average wire length/net: 4.2167 um  
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name  Area of Power Net  Routable Area  Percentage  
    metal1  769.7294  11032.3500  6.9770%  
    metal2  0.0000  11032.3500  0.0000%  
    metal3  0.0000  11032.3500  0.0000%  
    metal4  0.0000  11032.3500  0.0000%  
    metal5  595.4000  11032.3500  5.3969%  
    metal6  713.8800  11032.3500  6.4708%  
    metal7  0.0000  11032.3500  0.0000%  
    metal8  0.0000  11032.3500  0.0000%  
    metal9  0.0000  11032.3500  0.0000%  
    metal10  0.0000  11032.3500  0.0000%  For more information click here  
