AArch64 RV+LB+[fr-rf]-data+addr
"FrLeave RfBack DpDatadW Rfe DpAddrdW Rfe"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:x=W
Com=Rf Rf Rf
Orig=FrLeave RfBack DpDatadW Rfe DpAddrdW Rfe
{
0:X1=x; 0:X4=y;
1:X1=x;
2:X1=y; 2:X4=x;
}
 P0           | P1          | P2                  ;
 LDR W0,[X1]  | MOV W0,#2   | LDR W0,[X1]         ;
 LDR W2,[X1]  | STR W0,[X1] | EOR W2,W0,W0        ;
 EOR W3,W2,W2 |             | MOV W3,#1           ;
 ADD W3,W3,#1 |             | STR W3,[X4,W2,SXTW] ;
 STR W3,[X4]  |             |                     ;
exists
(x=2 /\ 0:X0=1 /\ 0:X2=2 /\ 2:X0=1)
