Description
This is a very simple C++ Makefile template, that can be used to get small to medium sized C++ projects up and running quickly and easily. The Makefile assumes source code for the project is broken up into two groups, headers (*.hpp) and implementation files (*.cpp).

The source code and directory layout for the project is comprised of three main directories (include, src and build), under which other directories containing code would reside. The layout used in the example is as follows:

-+[ Project ]
 |
 +--¡ñ Makefile
 |
 +--+[ build ]
 |  |
 |  +--+[ objects ]
 |  +--+[ apps ]
 |
 +--+[ include ]
 |  |
 |  +--+[ module1 ]
 |  |  |
 |  |  +--¡ñ mod1c1.hpp
 |  |  +--¡ñ mod1c2.hpp
 |  |
 |  +--+[ module2 ]
 |     |
 |     +--¡ñ mod2c1.hpp
 |     +--¡ñ mod2c2.hpp
 |
 +--+[ src ]
    |
    +--¡ñ program.cpp
    |
    +--+[ module1 ]
    |  |
    |  +--¡ñ mod1c1.cpp
    |  +--¡ñ mod1c2.cpp
    |
    +--+[ module2 ]
       |
       +--¡ñ mod2c1.cpp
       +--¡ñ mod2c2.cpp

Directory	Purpose
Project / include	Header files (*.hpp, *.h, *.hxx, *.h++)
Project / src	Implementation files (*.cpp)
Project / build / objects	Object files (*.o)
Project / build / apps	Executables

The Makefile
The Makefile supports building of a single target application called program which once built will be placed in the build/apps directory. All associated objects will be placed in the build/objects directory. The following is a listing of the Makefile in its entirety:

CXX      := -c++
CXXFLAGS := -pedantic-errors -Wall -Wextra -Werror
LDFLAGS  := -L/usr/lib -lstdc++ -lm
BUILD    := ./build
OBJ_DIR  := $(BUILD)/objects
APP_DIR  := $(BUILD)/apps
TARGET   := program
INCLUDE  := -Iinclude/
SRC      :=                      \
	$(wildcard src/module1/*.cpp) \
	$(wildcard src/module2/*.cpp) \
	$(wildcard src/module3/*.cpp) \
	$(wildcard src/*.cpp)         \

OBJECTS := $(SRC:%.cpp=$(OBJ_DIR)/%.o)

all: build $(APP_DIR)/$(TARGET)

$(OBJ_DIR)/%.o: %.cpp
	@mkdir -p $(@D)
	$(CXX) $(CXXFLAGS) $(INCLUDE) -o $@ -c $<

$(APP_DIR)/$(TARGET): $(OBJECTS)
	@mkdir -p $(@D)
	$(CXX) $(CXXFLAGS) $(INCLUDE) $(LDFLAGS) -o $(APP_DIR)/$(TARGET) $(OBJECTS)

.PHONY: all build clean debug release

build:
	@mkdir -p $(APP_DIR)
	@mkdir -p $(OBJ_DIR)

debug: CXXFLAGS += -DDEBUG -g
debug: all

release: CXXFLAGS += -O2
release: all

clean:
	-@rm -rvf $(OBJ_DIR)/*
	-@rm -rvf $(APP_DIR)/*
                       

Makefile Commands
The following commands can be used with this Makefile:

make all
make clean
make program
make build
make release
make debug