INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P7-3/P7-3.srcs/sources_1/new/PA4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PA4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P7-3/P7-3.srcs/sources_1/new/adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P7-3/P7-3.srcs/sources_1/new/sub_adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P7-3/P7-3.srcs/sim_1/new/test_sub_adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_sub_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P7-3/P7-3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
