
AVRASM ver. 2.2.7  D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm Thu May 17 21:24:36 2018

[builtin](2): Including file 'D:/Program Files D\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(10): Including file 'D:/Program Files D\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(71): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\keyboard.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(72): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\drawings.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\drawings.inc(8): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\PRNG.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(73): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\macros.inc'
[builtin](2): Including file 'D:/Program Files D\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(10): Including file 'D:/Program Files D\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(71): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\keyboard.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(72): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\drawings.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\drawings.inc(8): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\PRNG.inc'
D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\main.asm(73): Including file 'D:\Documenten\OneDrive\Universiteit\MA1EE\Semester 2\Sensors and Microsystem Electronics\Microcontroller\Atmel\ProjectDino\ProjectDino\macros.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; The dinosaur game
                                 ;
                                 ; Created: 28/04/2018 17:37:02
                                 ; Authors : Remco Royen & Johan Jacobs
                                 ;
                                 
                                 // Y wordt niet gebruikt als pointer, toch? Mssch het ergens duidelijk bijschrijven want ik was ook effe in de war
                                 
                                 .INCLUDE "m328pdef.inc"			; Load addresses of (I/O) registers
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .def mulLSB = R0
                                 .def mulMSB = R1
                                 
                                 .def memoryByteRegister = R2
                                 
                                 .def maxNmbrOfCacti = R3
                                 .def nmbrOfCacti = R4
                                 
                                 .def randomNumber = R5 // First iteration this is the seed, afterwards it is a pseudo-random number by use of LFSR
                                 
                                 // Is there a more efficient way to do this?
                                 .def randomSR1 = R6
                                 .def randomSR2 = R7
                                 .def randomSR3 = R8
                                 .def randomSR4 = R9
                                 .def randomSR5 = R10
                                 
                                 .def normalOrExtreme = R11
                                 
                                 .def keyboardPressed = R13
                                 
                                 .def timer0ResetCounter = R14	; Count to 100 before increasing speed of dinosaur jumps
                                 .def timer0ResetVal = R15		; Value to increase TCNT0 over time (faster interrupts)
                                 
                                 .def counter = R16				; Register that serves for all kind of counter actions
                                 .def illuminatedRow = R17		; Indicates the row that will be illuminated
                                 .def tempRegister = R18			; Temporary register for short-time savings
                                 
                                 .def dinoJumping = R21
                                 .def registerBitCounter = R22
                                 
                                 .def gameState = R23 ; = 0x00 -> Playing
                                 					 ; = 0xFF -> Wait for button to play
                                 
                                 .def xpos = R24
                                 .def ypos = R25
                                 
                                 
                                 .equ bufferStartAddress = 0x0100
                                 .equ cactusMemory = 0x0300
                                 .equ dinoMemory = 0x0350
                                 
                                 .equ maxValueCounter0 = 255;255
                                 .equ maxValueCounter1 = 3;255
                                 .equ maxValueCounter2 = 0;40
                                 
                                 .ORG 0x0000
000000 c164                      RJMP initOnlyOnce				; First instruction that is executed by the microcontroller
                                 
                                 .ORG 0x0012
000012 c1e0                      RJMP Timer2OverflowInterrupt
                                 
                                 .ORG 0x001A
00001a c184                      RJMP Timer1OverflowInterrupt
                                 
                                 .ORG 0x0020
000020 c199                      RJMP Timer0OverflowInterrupt
                                 
                                 
                                 .include "keyboard.inc"
                                 
                                  * keyboard.inc
                                  *
                                  *  Created: 2/05/2018 17:07:28
                                  *   Author: Johan Jacobs & Remco Royen
                                  */ 
                                 
                                  /* Registers R16, R17 and R18 are used in this function together with xpos (=R24) and ypos (=R25)*/
                                  checkKeyboard:
000021 930f                      	push R16
000022 931f                      	push R17
000023 932f                      	push R18
                                 	; Configure rows as inputs
000024 9854                      	CBI DDRD,4
000025 9a5c                      	SBI PORTD,4
000026 9855                      	CBI DDRD,5
000027 9a5d                      	SBI PORTD,5
000028 9856                      	CBI DDRD,6
000029 9a5e                      	SBI PORTD,6
00002a 9857                      	CBI DDRD,7
00002b 9a5f                      	SBI PORTD,7
                                 	; Configure columns as outputs: outputs cannot have a pull-up resistor
00002c 9a50                      	SBI DDRD,0
00002d 9a51                      	SBI DDRD,1
00002e 9a52                      	SBI DDRD,2
00002f 9a53                      	SBI DDRD,3
                                 
                                 
                                 	; Two step method
                                 	; Set columns low (outputs): write zeros to outputs and check if we read something from input
                                 	; CBI PORTD,4 --> this would turn off the pull up resistor at the input, which doesn't make sense
000030 9858                      	CBI PORTD,0
000031 9859                      	CBI PORTD,1
000032 985a                      	CBI PORTD,2
000033 985b                      	CBI PORTD,3
                                 	; Read from rows (inputs)
000034 e001                      	LDI R16,1			; Row counter
                                 
000035 9b4c                      	SBIS PIND, 4
000036 c00a                      	RJMP readColumns
000037 0f00                      	LSL R16
000038 9b4d                      	SBIS PIND, 5
000039 c007                      	RJMP readColumns
00003a 0f00                      	LSL R16
00003b 9b4e                      	SBIS PIND, 6
00003c c004                      	RJMP readColumns
00003d 0f00                      	LSL R16
00003e 9b4f                      	SBIS PIND, 7
00003f c001                      	RJMP readColumns
000040 c039                      	RJMP nothingPressed					; If nothing is pressed, return to rest of program
                                 
                                 
                                 
                                 	readColumns:
                                 	; Configure columns as inputs
000041 9850                      	CBI DDRD,0
000042 9a58                      	SBI PORTD,0
000043 9851                      	CBI DDRD,1
000044 9a59                      	SBI PORTD,1
000045 9852                      	CBI DDRD,2
000046 9a5a                      	SBI PORTD,2
000047 9853                      	CBI DDRD,3
000048 9a5b                      	SBI PORTD,3
                                 	; Configure rows as outputs
000049 9a54                      	SBI DDRD,4
00004a 9a55                      	SBI DDRD,5
00004b 9a56                      	SBI DDRD,6
00004c 9a57                      	SBI DDRD,7
                                 
                                 
                                 	; Set rows low (outputs): write zeros to outputs and check if we read something from input
00004d 985c                      	CBI PORTD,4
00004e 985d                      	CBI PORTD,5
00004f 985e                      	CBI PORTD,6
000050 985f                      	CBI PORTD,7
                                 
                                 	; Read from columns (inputs)
000051 e110                      	LDI R17,16			; Column counter
                                 
000052 9b48                      	SBIS PIND, 0
000053 c00a                      	RJMP evaluate
000054 0f11                      	LSL R17
000055 9b49                      	SBIS PIND, 1
000056 c007                      	RJMP evaluate
000057 0f11                      	LSL R17
000058 9b4a                      	SBIS PIND, 2
000059 c004                      	RJMP evaluate
00005a 0f11                      	LSL R17
00005b 9b4b                      	SBIS PIND, 3
00005c c001                      	RJMP evaluate
00005d c01c                      	RJMP nothingPressed			; All columns are high so no button was pressed
                                 
                                 	evaluate:
00005e 0f01                      	ADD R16, R17
                                 
00005f e828                      	LDI R18, 0b10001000				; Evaluate button 7: 1000 1000
000060 1702                      	CP R16, R18
000061 f039                      	BREQ button7
                                 
000062 e821                      	LDI R18, 0b10000001				; Evaluate button A: 1000 0001
000063 1702                      	CP R16, R18
000064 f061                      	BREQ buttonA
                                 
000065 e822                      	LDI R18, 0b10000010				; Evaluate button 1: 1000 0010
000066 1702                      	CP R16, R18
000067 f069                      	BREQ button1
000068 c012                      	RJMP checkKeyboardRet
                                 
                                 	button7:
000069 e021                      		LDI tempRegister,1
00006a 16d2                      		CP keyboardPressed,tempRegister
00006b f079                      		BREQ checkKeyboardRet
00006c 3050                      		CPI dinoJumping,0
00006d f469                      		BRNE checkKeyboardRet
00006e 94d3                      		INC keyboardPressed
00006f e054                      		LDI dinoJumping,4
                                 		;rcall dinoJump
000070 c00a                      		RJMP checkKeyboardRet
                                 
                                 	buttonA:
000071 3050                      		CPI dinoJumping,0
000072 f441                      		BRNE checkKeyboardRet
                                 		//LDS randomNumber,TCNT0 // THERE IS SOMETHING WRONG WITH THE SEED
                                 		//LDI randomNumber, 26
000073 2777                      		CLR gameState
000074 c006                      		RJMP checkKeyboardRet
                                 
                                 	button1:
000075 3050                      		CPI dinoJumping,0
000076 f421                      		BRNE checkKeyboardRet
000077 9553                      		INC dinoJumping
000078 d03b                      		RCALL addCactus
000079 c001                      		RJMP checkKeyboardRet
                                 
                                 	nothingPressed:
00007a 24dd                      		CLR keyboardPressed
                                 		;CPI dinoJumping, 127			; Check if dino has landed
                                 		;BRLO checkKeyboardRet
                                 		;CLR dinoJumping				; Only reset this register if the key has been released
                                 
                                 	checkKeyboardRet:
00007b 912f                      		pop R18
00007c 911f                      		pop R17
00007d 910f                      		pop R16
00007e 9508                      		ret
                                 
                                 /*dinoJumpold:
                                 	push ypos
                                 	push tempRegister
                                 	push XH
                                 	push XL
                                 
                                 	dinoJump:
                                 		LDI XH, HIGH(dinoMemory)
                                 		LDI XL, LOW(dinoMemory+1)		; The xposition of the dinosaur never changes, so we can just load the address of the y position and change that value
                                 		LD tempRegister, X				; Load old ypos
                                 		DEC tempRegister				; Decrease ypos (go up)
                                 		ST X,tempRegister				; Store ypos
                                 		RJMP timer0Ret
                                 
                                 	dinoDrop:
                                 		LDI XH, HIGH(dinoMemory)
                                 		LDI XL, LOW(dinoMemory+1)		; The xposition of the dinosaur never changes, so we can just load the address of the y position and change that value
                                 		LD tempRegister, X				; Load old ypos
                                 		INC tempRegister				; Increase ypos (go down)
                                 		ST X,tempRegister				; Store ypos
                                 		RJMP timer0Ret
                                 
                                 
                                 	dinoJumpRet:
                                 		pop XL
                                 		pop XH
                                 		pop tempRegister
                                 		pop ypos
                                 		ret*/
                                 
                                 
                                 /* Keyboard layout for evaluation */
                                 
                                 /* Button 7: 1000 1000 | Button 8: 0100 1000 | Button 9: 0010 1000 | Button F: 0001 1000 */
                                 /* Button 4: 1000 0100 | Button 5: 0100 0100 | Button 6: 0010 0100 | Button E: 0001 0100 */
                                 /* Button 1: 1000 0010 | Button 2: 0100 0010 | Button 3: 0010 0010 | Button D: 0001 0010 */
                                 .include "drawings.inc"
                                 
                                  * drawings.inc
                                  *
                                  *  Created: 2/05/2018 19:50:45
                                  *   Authors: Johan Jacobs & Remco Royen
                                  */ 
                                 
                                  .include "PRNG.inc"
                                 
                                  * PRNG.inc
                                  *
                                  *  Created: 12/05/2018 16:15:18
                                  *  Authors: Johan Jacobs & Remco Royen
                                  */ 
                                 
                                  random:
00007f 932f                      	PUSH tempregister
000080 930f                      	PUSH counter
                                 
000081 e005                      	LDI counter,5
                                 
                                 	nextbit:
000082 950a                      		DEC counter
000083 f011                      		BREQ randomFinished
                                 
                                 
000084 9456                      		LSR randomNumber
000085 cffc                      		RJMP nextbit
                                 
                                 	randomFinished:
000086 910f                      	POP counter
000087 912f                      	POP tempregister
000088 9508                      	RET
                                 
                                  drawPixel:
                                 
000089 938f                      	PUSH xpos
00008a 939f                      	PUSH ypos
                                 
00008b 930f                      	PUSH counter
00008c 932f                      	PUSH tempregister
                                 
00008d 93bf                      	PUSH XH
00008e 93af                      	PUSH XL
                                 
00008f e0b1                      	LDI XH, HIGH(bufferStartAddress)
000090 e0a0                      	LDI XL, LOW(bufferStartAddress)
                                 
000091 3097                      	CPI ypos,7
000092 f010                      	BRLO UpperPartScreen
                                 
000093 5097                      		SUBI ypos,7
000094 9688                      		ADIW xpos, 40
                                 
                                 	UpperPartScreen:
                                 
000095 e02a                      		LDI tempRegister,10
000096 9f92                      		MUL ypos,tempRegister
000097 0da0                      		ADD XL,mulLSB
                                 
000098 2f28                      		MOV tempRegister,xpos
000099 9526                      		LSR tempregister
00009a 9526                      		LSR tempregister
00009b 9526                      		LSR tempregister
00009c 0fa2                      		ADD XL,tempregister
                                 		
00009d 7087                      		ANDI xpos, 0b00000111
00009e e000                      		LDI counter,0
00009f e021                      		LDI tempregister,1
                                 		bitContent:
0000a0 1780                      			CP xpos,counter
0000a1 f019                      			BREQ bitFound
0000a2 0f22                      			LSL tempregister
0000a3 9503                      			INC counter
0000a4 cffb                      			RJMP bitContent
                                 		
                                 		bitfound:
                                 		
0000a5 918c                      		LD xpos, X ; The old byte content is stored in xpos
                                 
                                 		; Collision detect
0000a6 2f08                      		MOV counter,xpos ; Counter is used as a temp register
0000a7 2302                      		AND counter,tempregister
0000a8 3000                      		CPI counter,0
0000a9 f009                      		BREQ noCollision
0000aa ef7f                      			SER gameState		// Comment this to turn off collision
                                 
                                 		noCollision:
                                 		; Draw updated field
0000ab 2b28                      		OR tempregister,xpos
0000ac 932d                      		ST X+,tempregister	
                                 	
0000ad 91af                      	POP XL
0000ae 91bf                      	POP XH
                                 
0000af 912f                      	POP tempregister
0000b0 910f                      	POP counter
                                 
0000b1 919f                      	POP ypos
0000b2 918f                      	POP xpos
                                 
0000b3 9508                      RET
                                 
                                 
                                 addCactus:
0000b4 938f                      	push xpos
0000b5 939f                      	push ypos
0000b6 932f                      	PUSH tempregister
0000b7 93bf                      	push XH
0000b8 93af                      	push XL
                                 
0000b9 e0b3                      	LDI XH, HIGH(cactusMemory)			// Point to start of cactusMemory
0000ba e0a0                      	LDI XL, LOW(cactusMemory)
                                 
0000bb 2d24                      	MOV tempregister, nmbrOfCacti
0000bc 0f22                      	LSL tempregister
                                 
0000bd 0fa2                      	ADD XL , tempregister
                                 
0000be e286                      	LDI xpos, 38							// xpos of cactus
0000bf 938d                      	ST X+, xpos
0000c0 e09a                      	LDI ypos, 10							// ypos of cactus
0000c1 939c                      	ST X, ypos
                                 
0000c2 9443                      	INC nmbrOfCacti
                                 
0000c3 91af                      	pop XL
0000c4 91bf                      	pop XH
0000c5 912f                      	pop tempregister
0000c6 919f                      	pop ypos
0000c7 918f                      	pop xpos
0000c8 9508                      	ret
                                 
                                 drawCactus:
0000c9 938f                      	push xpos
0000ca 939f                      	push ypos
0000cb 924f                      	push nmbrOfCacti
0000cc 932f                      	push tempregister
0000cd 93bf                      	push XH
0000ce 93af                      	push XL
                                 
0000cf 2d24                      	MOV tempregister,nmbrOfCacti
                                 
                                 	// Assume that x and y postions of the first cactus to draw are saved in respectively the first byte at cactusMemory and the 2nd byte
0000d0 e0b3                      	LDI XH, HIGH(cactusMemory) 
0000d1 e0a0                      	LDI XL, LOW(cactusMemory)
                                 
                                 	drawNextCactus:
0000d2 3020                      		CPI tempregister,0
0000d3 f089                      		BREQ noCactusLeft 
0000d4 952a                      		DEC tempregister
                                 
0000d5 918d                      		LD xpos, X+
0000d6 919d                      		LD ypos, X+	
                                 
0000d7 dfb1                      		rcall drawPixel
0000d8 9593                      		inc ypos
0000d9 dfaf                      		rcall drawPixel
0000da 9583                      		inc xpos
0000db dfad                      		rcall drawPixel
0000dc 958a                      		dec xpos
0000dd 958a                      		dec xpos
0000de dfaa                      		rcall drawPixel
0000df 9583                      		inc xpos
0000e0 9593                      		inc ypos
0000e1 dfa7                      		rcall drawPixel
0000e2 9593                      		inc ypos
0000e3 dfa5                      		rcall drawPixel
                                 
0000e4 cfed                      		RJMP drawNextCactus
                                 
                                 
                                 	noCactusLeft:	
0000e5 91af                      		pop XL
0000e6 91bf                      		pop XH
0000e7 912f                      		pop tempregister
0000e8 904f                      		pop nmbrOfCacti
0000e9 919f                      		pop ypos
0000ea 918f                      		pop xpos
0000eb 9508                      		ret
                                 
                                 moveCactus:
0000ec 938f                      	push xpos
0000ed 932f                      	push tempRegister
0000ee 93bf                      	push XH
0000ef 93af                      	push XL
                                 
0000f0 2d24                      	mov tempregister, nmbrOfCacti
                                 
0000f1 e0b3                      	LDI XH, HIGH(cactusMemory) 
0000f2 e0a0                      	LDI XL, LOW(cactusMemory)
                                 
                                 	moveNextCactus:
0000f3 3020                      		CPI tempregister,0
0000f4 f071                      		BREQ noCactiLeft
0000f5 952a                      		DEC tempregister
                                 
0000f6 918c                      		LD xpos, X
0000f7 958a                      		DEC xpos			// Move cactus 1 xpos to the left
0000f8 f431                      		BRNE store
                                 			//Cactus is at the end left, must be deleted
0000f9 944a                      			DEC nmbrOfCacti
0000fa d047                      			RCALL deleteFirstCactus
0000fb dfb8                      			rcall addCactus
0000fc 95a3                      			INC XL
0000fd 95a3                      			INC XL
0000fe cff4                      			RJMP moveNextCactus
                                 
                                 		store:
0000ff 938c                      			ST X, xpos
                                 
000100 95a3                      			INC XL
000101 95a3                      			INC XL
000102 cff0                      			RJMP moveNextCactus
                                 
                                 	noCactiLeft:
000103 91af                      		pop XL
000104 91bf                      		pop XH
000105 912f                      		pop tempregister
000106 918f                      		pop xpos
000107 9508                      		ret
                                 
                                 drawDino:
000108 938f                      	push xpos
000109 939f                      	push ypos
                                 
00010a 93bf                      	push XH
00010b 93af                      	push XL
                                 
                                 	// Assume that x and y postions of the first cactus to draw are saved in respectively the first byte at cactusMemory and the 2nd byte
00010c e0b3                      	LDI XH, HIGH(dinoMemory) 
00010d e5a0                      	LDI XL, LOW(dinoMemory)
00010e 918d                      	LD xpos, X+
00010f 919c                      	LD ypos, X
                                 
000110 df78                      	rcall drawPixel
000111 958a                      	dec xpos
000112 df76                      	rcall drawPixel
000113 9593                      	inc ypos
000114 df74                      	rcall drawPixel
000115 9593                      	inc ypos
000116 df72                      	rcall drawPixel
000117 9583                      	inc xpos
000118 df70                      	rcall drawPixel
000119 958a                      	dec xpos
00011a 9593                      	inc ypos
00011b df6d                      	rcall drawPixel
00011c 9593                      	inc ypos
00011d df6b                      	rcall drawPixel
00011e 9593                      	inc ypos
00011f df69                      	rcall drawPixel
000120 959a                      	dec ypos
000121 959a                      	dec ypos
000122 958a                      	dec xpos
000123 df65                      	rcall drawPixel
000124 959a                      	dec ypos
000125 df63                      	rcall drawPixel
000126 958a                      	dec xpos
000127 df61                      	rcall drawPixel
000128 9593                      	inc ypos
000129 df5f                      	rcall drawPixel
00012a 9593                      	inc ypos
00012b df5d                      	rcall drawPixel
00012c 9593                      	inc ypos
00012d df5b                      	rcall drawPixel
                                 	
00012e 91af                      	pop XL
00012f 91bf                      	pop XH
000130 919f                      	pop ypos
000131 918f                      	pop xpos
000132 9508                      	ret
                                 
                                 initDino:
000133 938f                      	push xpos
000134 939f                      	push ypos
000135 93bf                      	push XH
000136 93af                      	push XL
                                 
000137 e0b3                      	LDI XH, HIGH(dinoMemory)			// Point to start of dinoMemory
000138 e5a0                      	LDI XL, LOW(dinoMemory)
                                 
000139 e084                      	LDI xpos, 4							// xpos of dino
00013a 938d                      	ST X+, xpos
00013b e098                      	LDI ypos, 8
00013c 939d                      	ST X+, ypos
                                 
00013d 91af                      	pop XL
00013e 91bf                      	pop XH
00013f 919f                      	pop ypos
000140 918f                      	pop xpos
000141 9508                      	ret
                                 
                                 deleteFirstCactus:
                                 
000142 938f                      	push xpos
000143 932f                      	push tempregister
000144 924f                      	PUSH nmbrOfCacti
000145 93bf                      	push XH
000146 93af                      	push XL
                                 
000147 2d24                      	mov tempregister, nmbrOfCacti
                                 
000148 e0b3                      	LDI XH, HIGH(cactusMemory) 
000149 e0a0                      	LDI XL, LOW(cactusMemory)
                                 
00014a 0f22                      	LSL tempregister
                                 
                                 	stillDeleting:
00014b f039                      		BREQ deletingDone
00014c 9612                      		ADIW XL,2
00014d 918c                      		LD xpos,X
00014e 95aa                      		DEC XL
00014f 95aa                      		DEC XL
000150 938d                      		ST X+,xpos
000151 952a                      		DEC tempregister
000152 cff8                      		RJMP stillDeleting
                                 
                                 
                                 	deletingDone:
000153 91af                      	pop XL
000154 91bf                      	pop XH
000155 904f                      	pop nmbrOfCacti
000156 912f                      	pop tempregister
000157 918f                      	pop xpos
                                 	
000158 9508                      	ret
                                 
                                 newCactusOrNot:
000159 932f                      	PUSH tempregister
00015a 923f                      	PUSH maxNmbrOfCacti
                                 
00015b 9433                      	INC maxNmbrOfCacti
00015c 1434                      	CP maxNmbrOfCacti,nmbrOfCacti
00015d f021                      	BREQ noNewCactus // No new cactus if max nmbr of cacti for this level is met
                                 
                                 	//RCALL random
                                 	
00015e 2d25                      	MOV tempregister,randomNumber
                                 
00015f 312c                      	CPI tempregister,28
000160 f408                      	BRSH noNewCactus // A 1/9 (approximation) chance of new cactus
                                 
000161 df52                      	RCALL addCactus
                                 
                                 	noNewCactus:
000162 903f                      	POP maxNmbrOfCacti
000163 912f                      	POP tempregister
                                 .include "macros.inc"
000164 9508                      
                                  * macros.inc
                                  *
                                  *  Created: 14/05/2018 13:52:54
                                  *   Author: Johan Laptop
                                  */ 
                                  .MACRO MOD			; mod(@0,@1) -> mod(7,4) = 3
                                 	PUSH @0			; Save current value
                                 	subtract:
                                 		SUB @0, @1
                                 		BRSH subtract
                                 	ADD @0,@1
                                 	MOV tempRegister,@0
                                 	POP @0
                                 .ENDMACRO
                                 
                                 
                                 
                                 
                                 
                                 //%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 /*.MACRO addw
                                 		push R26
                                 		add @0,@1
                                 		LDI R26,0
                                 		ADC @2,R26
                                 		pop
                                 .ENDMACRO
                                 
                                 ; Modulo operator
                                 .MACRO MOD			; mod(@0,@1) -> mod(7,4) = 3
                                 	subtract:
                                 		SUB @0, @1
                                 		BRGE subtract
                                 	ADD @0,@1
                                 .ENDMACRO
                                 
                                 
                                 
                                 //%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%*/
                                 
                                 
                                 
                                 ////////////////////////////////////////////////////////////
                                 //-------------------------INIT---------------------------//
                                 ////////////////////////////////////////////////////////////
                                 
                                 initOnlyOnce:
                                 
                                 	; Begin in idle state
000165 ef7f                      	SER gameState
000166 d0eb                      	RCALL clearScreen
                                 
                                 	
                                 	///////////////////////////////////////////
                                 	//- Timer0 (8 bit timer) initialisation -//
                                 	///////////////////////////////////////////
                                 
                                 	; Select normal counter mode
000167 e020                      	LDI tempRegister, 0x0
000168 bd24                      	OUT TCCR0A, tempRegister
                                 	;set timer0 prescaler to 1024
000169 e025                      	LDI tempRegister, 0x05
00016a bd25                      	OUT TCCR0B,tempRegister
                                 	;set correct reload values 256 - 16 000 000/1024/62 = 4 (after rounding)
                                 	;LDI tempRegister, 4
                                 	;OUT TCNT0,tempRegister		; TCNT0 = Timer/counter
                                 
00016b e32c                      	LDI tempRegister, 60
00016c 2ef2                      	MOV timer0ResetVal, tempRegister
00016d bcf6                      	OUT TCNT0,timer0ResetVal		; TCNT0 = Timer/counter
                                 	
                                 
                                 init:
                                 	
                                 	; Configure output pin PB3 (Data input screen)
00016e 9a23                      	SBI DDRB,3					; Pin PB3 is an output
00016f 982b                      	CBI PORTB,3					; Output low => initial condition low!
                                 
                                 	; Configure output pin PB4 (Screen latching and enable'ing)
000170 9a24                      	SBI DDRB,4					; Pin PB4 is an output
000171 982c                      	CBI PORTB,4					; Output low => initial condition low!
                                 
                                 	; Configure output pin PB5 (Clock Screen)
000172 9a25                      	SBI DDRB,5					; Pin PB5 is an output
000173 982d                      	CBI PORTB,5					; Output low => initial condition low!
                                 
                                 	; Configure a LED as output (to test things)
000174 9a3a                      	SBI DDRC,2					; Pin PC2 is an output 
000175 9a42                      	SBI PORTC,2					; Output Vcc => upper LED turned off!
                                 
                                 	; No cacti drawn
000176 2444                      	CLR nmbrOfCacti
                                 
                                 	; First level only one cactus
000177 2433                      	CLR maxNmbrOfCacti
000178 9433                      	INC maxNmbrOfCacti
000179 9433                      	INC maxNmbrOfCacti
00017a 9433                      	INC maxNmbrOfCacti
                                 
00017b 24bb                      	CLR normalOrExtreme
                                 
                                 	; Initialize dinosaur and draw first cactus
00017c dfb6                      	rcall initDino
00017d df36                      	rcall addCactus
                                 
                                 	; Make sure dinoJumping is zero
00017e 2755                      	CLR dinoJumping
                                 
                                 	; Clear timer0 variables
00017f 24ee                      	CLR timer0ResetCounter
000180 24ff                      	CLR timer0ResetVal
                                 
                                 
                                 	////////////////////////////////////////////
                                 	//- Timer1 (16 bit timer) initialisation -//
                                 	////////////////////////////////////////////
                                 
                                 	; Select normal counter mode
000181 e020                      	LDI tempRegister, 0x0
000182 9320 0080                 	STS TCCR1A, tempRegister
                                 	;set timer1 prescaler to 64 == 011, 1024 == 101 (Important: this is different for 8 bit timer)
000184 e023                      	LDI tempRegister, 0x03
000185 9320 0081                 	STS TCCR1B,tempRegister
                                 
                                 	/* Initial timer value will be 5 Hz. As the game progresses, the frequency at which the cacti move should be increased. We will do this by adding an immediate to the Y registers and storing this in TCNT1.  */
                                 	; Prescaler 64: 65536 - 16 000 000/64/5 = 65536 - 50000 = 15536 => 00111100 10110000
000187 e3dc                      	LDI YH, 0b00111100
000188 ebc0                      	LDI YL, 0b10110000
                                 
000189 93d0 0085                 	STS TCNT1H, YH
00018b 93c0 0084                 	STS TCNT1L, YL
                                 
                                 	///////////////////////////////////////////
                                 	//- Timer2 (8 bit timer) initialisation -//
                                 	///////////////////////////////////////////
                                 
                                 	; Select normal counter mode
00018d e020                      	LDI tempRegister, 0x0
00018e 9320 00b0                 	STS TCCR2A, tempRegister
                                 	;set timer2 prescaler to 1024 == 111, 
000190 e027                      	LDI tempRegister, 0x07
000191 9320 00b1                 	STS TCCR2B,tempRegister
                                 	;set correct reload values 256 - 16 000 000/1024/61 = 0 (after rounding)
000193 e020                      	LDI tempRegister, 0
000194 9320 00b2                 	STS TCNT2,tempRegister
                                 
                                 	//////////////////////////
                                 	//- Enable interrupts -//
                                 	/////////////////////////
                                 
000196 9478                      	SEI									; (SEI: global interrupt enable)
000197 e021                      	LDI tempRegister, 1
000198 9320 006f                 	STS TIMSK1, tempRegister			; set peripheral interrupt flag
00019a 9320 006e                 	STS TIMSK0, tempRegister
00019c 9320 0070                 	STS TIMSK2, tempRegister
00019e c069                      	RJMP main
                                 
                                 
                                 Timer1OverflowInterrupt:
00019f 932f                      	push tempRegister
0001a0 b72f                      	IN tempRegister, SREG
0001a1 932f                      	push tempRegister
0001a2 930f                      	push counter //counter is here used as a temporary variable
                                 	/* Reset timer values */
0001a3 93d0 0085                 	STS TCNT1H, YH
0001a5 93c0 0084                 	STS TCNT1L, YL
                                 
                                 	/* Move the cactus */
0001a7 df44                      	rcall moveCactus
                                 	//RCALL newCactusOrNot
                                 
0001a8 2d2b                      	mov tempregister,normalOrExtreme
0001a9 e001                      	LDI counter,1
0001aa 22b0                      	AND normalOrExtreme,counter
                                 
0001ab 9526                      	LSR tempregister
0001ac 3624                      	CPI tempregister,100 ; After 100 movements the screen switches to extreme mode
0001ad f021                      	BREQ  modeSwitching
0001ae 9523                      		INC tempregister
0001af 0f22                      		LSL tempregister
0001b0 2ab2                      		OR normalOrExtreme,tempregister
0001b1 c003                      		RJMP timer1Ret
                                 
                                 	modeSwitching:
0001b2 2722                      		CLR tempregister
0001b3 9523                      		INC tempregister
0001b4 26b2                      		EOR normalOrExtreme,tempregister
                                 
                                 	timer1Ret:
0001b5 910f                      		pop counter
0001b6 912f                      		pop tempRegister
0001b7 bf2f                      		OUT SREG, tempRegister
0001b8 912f                      		pop tempRegister
0001b9 9518                      		RETI
                                 
                                 Timer0OverflowInterrupt:
0001ba 93bf                      	push XH
0001bb 93af                      	push XL
0001bc 932f                      	push tempRegister
0001bd b72f                      	IN tempRegister, SREG
0001be 932f                      	push tempRegister
                                 
                                 	/* Reset timer values */
                                 	;LDI tempRegister, 4
                                 	;OUT TCNT0,tempRegister		; TCNT0 = Timer/counter
0001bf bcf6                      	OUT TCNT0,timer0ResetVal
                                 
                                 	/*  Check if jump key was pressed. If it has been pressed, the dinosaur will move up, float, and move down. 
                                 		Most of this could be written in a function call, but that would probably waste more time. Unfortunately 
                                 		I don't see a less redundant way for all of the compare statements. */
0001c0 3051                      	CPI dinoJumping,1
0001c1 f158                      	BRLO timer0Ret					; Branch if Lower
                                 
                                 	; Move dino 1 pixel up
0001c2 9553                      	INC dinoJumping
                                 
0001c3 315f                      	CPI dinoJumping, 31
0001c4 f450                      	BRSH checkFloat					; if dinoJumping is higher than 30, it will have to stay up (if keyboard is pressed) or come back down
                                 
0001c5 e025                      	LDI tempRegister,5
0001c6 935f
0001c7 1b52
0001c8 f7f0
0001c9 0f52
0001ca 2f25
0001cb 915f                      	MOD dinoJumping,tempRegister	; Result will be in tempRegister such that we don't overwrite dinoJumping
0001cc 3020                      	CPI tempRegister,0
0001cd f089                      	BREQ dinoJump
0001ce c01e                      	RJMP timer0Ret					; If you don't have to go up, just return (already checked for float and drop earlier)
                                 
                                 	; Check if we're holding down the keyboard (to jump for a longer duration)
                                 	checkFloat:
0001cf e021                      		LDI tempregister,1
0001d0 16d2                      		CP keyboardPressed,tempRegister
0001d1 f009                      		BREQ dinoFloat
0001d2 c002                      		RJMP checkDropping
                                 	
                                 	dinoFloat:
0001d3 3956                      		CPI dinoJumping,150
0001d4 f0c0                      		BRLO timer0Ret
                                 
                                 
                                 	; Move dino 1 pixel down
                                 	checkDropping:
0001d5 e025                      		LDI tempRegister,5
0001d6 935f
0001d7 1b52
0001d8 f7f0
0001d9 0f52
0001da 2f25
0001db 915f                      		MOD dinoJumping,tempRegister	; Result will be in tempRegister such that we don't overwrite dinoJumping
0001dc 3020                      		CPI tempRegister,0
0001dd f039                      		BREQ dinoDrop
0001de c00e                      		RJMP timer0Ret						; Skip everything in other cases
                                 
                                 	dinoJump:
0001df e0b3                      		LDI XH, HIGH(dinoMemory)
0001e0 e5a1                      		LDI XL, LOW(dinoMemory+1)		; The xposition of the dinosaur never changes, so we can just load the address of the y position and change that value
0001e1 912c                      		LD tempRegister, X				; Load old ypos
0001e2 952a                      		DEC tempRegister				; Decrease ypos (go up)
0001e3 932c                      		ST X,tempRegister				; Store ypos
0001e4 c008                      		RJMP timer0Ret
                                 
                                 	dinoDrop:
0001e5 e0b3                      		LDI XH, HIGH(dinoMemory)
0001e6 e5a1                      		LDI XL, LOW(dinoMemory+1)		; The xposition of the dinosaur never changes, so we can just load the address of the y position and change that value
0001e7 912c                      		LD tempRegister, X				; Load old ypos
0001e8 9523                      		INC tempRegister				; Increase ypos (go down)
0001e9 932c                      		ST X,tempRegister				; Store ypos
                                 
                                 		; Clear dinoJumping if dino has landed (if its y position is equal to 9
0001ea 3028                      		CPI tempRegister, 8			
0001eb f409                      		BRNE timer0Ret
0001ec 2755                      		CLR dinoJumping
                                 
                                 	timer0Ret:
0001ed 912f                      		pop tempRegister
0001ee bf2f                      		OUT SREG, tempRegister
0001ef 912f                      		pop tempRegister
0001f0 91af                      		pop XL
0001f1 91bf                      		pop XH
0001f2 9518                      		RETI
                                 
                                 	/* Timer2 is used to increase the speed of the cacti at a constant rate */
                                 	Timer2OverflowInterrupt:
0001f3 932f                      		PUSH tempRegister
0001f4 b72f                      		IN tempRegister, SREG
0001f5 932f                      		PUSH tempRegister
                                 
0001f6 e020                      		LDI tempRegister, 0
0001f7 9320 00b2                 		STS TCNT2,tempRegister
                                 
0001f9 e82c                      		LDI tempRegister, 140
0001fa 16f2                      		CP timer0ResetVal, tempRegister			; Check if maximum jump speed was reached
0001fb f440                      		BRSH timer2Return
                                 
0001fc 94e3                      		INC timer0ResetCounter
0001fd 962a                      		ADIW YL, 10
                                 
0001fe 94e3                      		INC timer0ResetCounter
0001ff e12e                      		LDI tempRegister, 30						; Should be 25.6 to update cactus movement with the same speed as dino jump movement
000200 16e2                      		CP timer0ResetCounter, tempRegister
000201 f010                      		BRLO timer2Return
000202 94f3                      		INC timer0ResetVal
000203 24ee                      		CLR timer0ResetCounter
                                 
                                 		timer2Return:
000204 912f                      		POP tempRegister
000205 bf2f                      		OUT SREG, tempRegister
000206 912f                      		POP tempRegister
000207 9518                      		RETI
                                 
                                 ////////////////////////////////////////////////////////////
                                 //-------------------------MAIN---------------------------//
                                 ////////////////////////////////////////////////////////////
                                 
                                 main:
000208 d008                      	RCALL flushMemory
000209 d048                      	RCALL clearScreen
00020a defd                      	rcall drawDino
00020b de15                      	rcall checkKeyboard
                                 
00020c 3070                      	CPI gameState,0
00020d f009                      	BREQ playing
00020e cf5f                      		RJMP init
                                 	playing:
00020f deb9                      		rcall drawCactus
000210 cff7                      RJMP main
                                 
                                 
                                 flushMemory:
                                 
000211 93bf                      	PUSH XH
000212 93af                      	PUSH XL
                                 
000213 2711                      	CLR illuminatedRow
000214 e0b1                      	LDI XH, HIGH(bufferStartAddress)
000215 e0a0                      	LDI XL, LOW(bufferStartAddress)
000216 971a                      	SBIW XL,10
                                 
                                 	nextRow:
000217 9654                      		ADIW XL,20
000218 9513                      		INC illuminatedRow
000219 3018                      		CPI illuminatedRow,8
00021a f419                      		BRNE notmax
                                 
00021b 91af                      			POP XL
00021c 91bf                      			POP XH
00021d 9508                      			RET
                                 		notmax:
                                 		;RCALL waitingLoop
                                 
00021e e500                      		LDI counter,80
                                 		columnbits:
00021f 902e                      			LD memoryByteRegister,-X ; -X = predec while X+ = postdec
000220 e068                      			LDI registerBitCounter,8
                                 
                                 			bitsOfRegister:
000221 feb0                      					SBRS normalOrExtreme,0
000222 c003                      					RJMP normalMode
                                 				extremeMode:
000223 fe27                      					SBRS memoryByteRegister,7
000224 c005                      					RJMP pixelOn
000225 c002                      					RJMP pixelOff
                                 
                                 				normalMode:
000226 fc27                      					SBRC memoryByteRegister,7
000227 c002                      					RJMP pixelOn
                                 
                                 				; Pixel off
                                 				pixelOff:
000228 982b                      					CBI PORTB,3
000229 c001                      					RJMP administration
                                 					
                                 				; Pixel on
                                 				pixelOn:
00022a 9a2b                      					SBI PORTB,3
                                 				
                                 				administration:	
00022b 9a2d                      					SBI PORTB,5
00022c 982d                      					CBI PORTB,5
00022d 950a                      					DEC counter
00022e f021                      					BREQ rows
00022f 956a                      					DEC registerBitCounter
000230 f371                      					BREQ columnbits
000231 0c22                      					LSL memoryByteRegister
000232 cfee                      					RJMP bitsOfRegister	
                                 
                                 			rows:
000233 e008                      				LDI counter,8
                                 			rowbits:
                                 
000234 1701                      				CP counter, illuminatedRow
000235 f011                      				BREQ rowSet
000236 982b                      					CBI PORTB,3
000237 c001                      					RJMP nextStep
                                 	
                                 				rowSet:
000238 9a2b                      					SBI PORTB,3
                                 
                                 				nextStep:
000239 9a2d                      					SBI PORTB,5
00023a 982d                      					CBI PORTB,5
00023b 950a                      					DEC counter
00023c f009                      					BREQ latching
00023d cff6                      					RJMP rowbits
                                 
                                 		latching:
00023e 9a2c                      			SBI PORTB,4
00023f d004                      			RCALL waitingLoop
000240 982c                      			CBI PORTB,4
000241 d002                      			RCALL waitingLoop
000242 cfd4                      			RJMP nextRow
                                 
000243 9508                      RET
                                 
                                 waitingLoop:
000244 932f                      	push tempRegister
000245 930f                      	push counter
000246 2722                      	CLR tempRegister
000247 2700                      	CLR counter
                                 	outerLoop:
000248 9523                      		INC tempRegister
000249 3f2f                      		CPI tempRegister,maxValueCounter0
00024a f7e9                      		BRNE outerLoop
                                 
                                 		middleLoop:
00024b 2722                      			CLR tempRegister
00024c 9503                      			INC counter
00024d 3003                      			CPI counter,maxValueCounter1
00024e f7c9                      			BRNE outerLoop	
                                 	finishLoop:
00024f 910f                      	pop counter
000250 912f                      	pop tempRegister
000251 9508                      RET
                                 
                                 
                                 clearScreen:
000252 93bf                      	push XH
000253 93af                      	push XL
                                 
000254 e0b1                      	LDI XH,0x01
000255 27aa                      	CLR XL
                                 
000256 e406                      	LDI counter,70
000257 2722                      	CLR tempRegister
                                 	clearingLoop:
000258 932d                      		ST X+,tempRegister
000259 950a                      		DEC counter
00025a f7e9                      		BRNE clearingLoop
                                 
00025b 91af                      	POP XL
00025c 91bf                      	POP XH


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :  20 y  :   0 z  :   0 r0 :   1 r1 :   0 r2 :   4 r3 :   8 r4 :  12 
r5 :   2 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   6 r12:   0 
r13:   4 r14:   5 r15:   6 r16:  38 r17:  11 r18: 130 r19:   0 r20:   0 
r21:  21 r22:   2 r23:   4 r24:  41 r25:  33 r26:  43 r27:  31 r28:   4 
r29:   3 r30:   0 r31:   0 
Registers used: 22 out of 35 (62.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   6 adiw  :   4 and   :   2 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  20 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 brlt  :   0 brmi  :   0 
brne  :   9 brpl  :   0 brsh  :   5 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  24 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  17 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :  10 cpc   :   0 
cpi   :  19 cpse  :   0 dec   :  22 eor   :   1 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 inc   :  36 jmp   :   0 
ld    :  10 ldd   :   0 ldi   :  58 lds   :   0 lpm   :   0 lsl   :  11 
lsr   :   5 mov   :  11 movw  :   0 mul   :   1 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   2 ori   :   0 out   :   7 pop   :  58 
push  :  58 rcall :  35 ret   :  14 reti  :   3 rjmp  :  41 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  26 sbic  :   0 sbis  :   8 
sbiw  :   1 sbr   :   0 sbrc  :   1 sbrs  :   2 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   2 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  10 std   :   0 sts   :  13 
sub   :   2 subi  :   1 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 41 out of 113 (36.3%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004bc   1154      0   1154   32768   3.5%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
