{
  "reproduction": {
    "reproduced": false,
    "command": "/opt/firtool/bin/circt-verilog --ir-hw ./source.sv | /opt/firtool/bin/arcilator",
    "crash_signature": null,
    "timestamp": "2026-01-28T12:29:20+00:00",
    "toolchain_version": "CIRCT firtool-1.139.0, LLVM 22.0.0git",
    "toolchain_path": "/opt/firtool/bin/",
    "exit_code": 0,
    "note": "Bug appears to be fixed in current toolchain - compilation succeeds where original crashed"
  },
  "original": {
    "crash_type": "assertion",
    "error_message": "state type must have a known bit width; got '!llhd.ref<i8>'",
    "assertion_location": "mlir/include/mlir/IR/StorageUniquerSupport.h:180",
    "failing_pass": "LowerState",
    "crash_location": "lib/Dialect/Arc/Transforms/LowerState.cpp:219",
    "tool": "arcilator",
    "hash": "c00f3d72ffee"
  }
}
