

================================================================
== Synthesis Summary Report of 'RNI'
================================================================
+ General Information: 
    * Date:           Thu Feb  8 18:39:16 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        RNI_hls
    * Solution:       RNI (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |        |         |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ RNI                            |     -|  0.00|        -|        -|         -|        -|     -|        no|  4 (1%)|  2 (~0%)|  2237 (2%)|  2283 (4%)|    -|
    | + RNI_Pipeline_VITIS_LOOP_68_1  |     -|  0.00|       13|  130.000|         -|       13|     -|        no|       -|        -|   42 (~0%)|   75 (~0%)|    -|
    |  o VITIS_LOOP_68_1              |     -|  7.30|       11|  110.000|         3|        1|    10|       yes|       -|        -|          -|          -|    -|
    | o LAYERS_LOOP                   |     -|  7.30|        -|        -|         -|        -|     -|        no|       -|        -|          -|          -|    -|
    |  o NEURONES_LOOP                |     -|  7.30|        -|        -|         -|        -|     -|        no|       -|        -|          -|          -|    -|
    |   + RNI_Pipeline_WEIGHTS_LOOP   |     -|  0.00|        -|        -|         -|        -|     -|        no|       -|  2 (~0%)|  526 (~0%)|  401 (~0%)|    -|
    |    o WEIGHTS_LOOP               |    II|  7.30|        -|        -|         5|        2|     -|       yes|       -|        -|          -|          -|    -|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r_1 | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2 | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | inout     | int*     |
| output   | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| input    | m_axi_gmem    | interface |          |
| input    | s_axi_control | interface | offset   |
| output   | m_axi_gmem    | interface |          |
| output   | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-----------------+--------------------------------+
| HW Interface | Direction | Length   | Width | Loop            | Loop Location                  |
+--------------+-----------+----------+-------+-----------------+--------------------------------+
| m_axi_gmem   | read      | variable | 32    | WEIGHTS_LOOP    | RNI_hls/apc/src/RNI_v3.c:23:18 |
| m_axi_gmem   | write     | 10       | 32    | VITIS_LOOP_68_1 | RNI_hls/apc/src/RNI_v3.c:68:19 |
+--------------+-----------+----------+-------+-----------------+--------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+--------------------------------+-----------+--------------+----------+-----------------+--------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                | Direction | Burst Status | Length   | Loop            | Loop Location                  | Resolution | Problem                                                                                               |
+--------------+----------+--------------------------------+-----------+--------------+----------+-----------------+--------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | input    | RNI_hls/apc/src/RNI_v3.c:31:35 | read      | Fail         |          | NEURONES_LOOP   | RNI_hls/apc/src/RNI_v3.c:21:18 | 214-232    | Access call is in the conditional branch                                                              |
| m_axi_gmem   | input    | RNI_hls/apc/src/RNI_v3.c:31:35 | read      | Inferred     | variable | WEIGHTS_LOOP    | RNI_hls/apc/src/RNI_v3.c:23:18 |            |                                                                                                       |
| m_axi_gmem   | output   | RNI_hls/apc/src/RNI_v3.c:70:15 | write     | Widen Fail   |          | VITIS_LOOP_68_1 | RNI_hls/apc/src/RNI_v3.c:68:19 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output   | RNI_hls/apc/src/RNI_v3.c:70:15 | write     | Inferred     | 10       | VITIS_LOOP_68_1 | RNI_hls/apc/src/RNI_v3.c:68:19 |            |                                                                                                       |
+--------------+----------+--------------------------------+-----------+--------------+----------+-----------------+--------------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+----------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------+-----+--------+----------+-----+--------+---------+
| + RNI                           | 2   |        |          |     |        |         |
|   add_ln19_fu_283_p2            | -   |        | add_ln19 | add | fabric | 0       |
|   add_fu_301_p2                 | -   |        | add      | add | fabric | 0       |
|   add8_fu_370_p2                | -   |        | add8     | add | fabric | 0       |
|   add_ln21_fu_421_p2            | -   |        | add_ln21 | add | fabric | 0       |
|  + RNI_Pipeline_WEIGHTS_LOOP    | 2   |        |          |     |        |         |
|    add_ln39_fu_203_p2           | -   |        | add_ln39 | add | fabric | 0       |
|    add_ln41_fu_247_p2           | -   |        | add_ln41 | add | fabric | 0       |
|    mul_8s_32s_32_2_1_U1         | 2   |        | mul_ln31 | mul | auto   | 1       |
|    add_ln31_fu_254_p2           | -   |        | add_ln31 | add | fabric | 0       |
|    add_ln23_fu_229_p2           | -   |        | add_ln23 | add | fabric | 0       |
|  + RNI_Pipeline_VITIS_LOOP_68_1 | 0   |        |          |     |        |         |
|    add_ln68_fu_108_p2           | -   |        | add_ln68 | add | fabric | 0       |
+---------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------+------+------+--------+---------------+---------+------+---------+
| Name                         | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+------------------------------+------+------+--------+---------------+---------+------+---------+
| + RNI                        | 4    | 0    |        |               |         |      |         |
|   NEURONS_U                  | -    | -    |        | NEURONS       | rom_1p  | auto | 1       |
|   NEURONS_MEM_U              | -    | -    |        | NEURONS_MEM   | ram_1p  | auto | 1       |
|   NEURONS_STATE_U            | -    | -    |        | NEURONS_STATE | ram_1p  | auto | 1       |
|  + RNI_Pipeline_WEIGHTS_LOOP | 0    | 0    |        |               |         |      |         |
|    WEIGHTS_U                 | -    | -    |        | WEIGHTS       | rom_1p  | auto | 1       |
+------------------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------+--------------------------------------------+
| Type      | Options                                                   | Location                                   |
+-----------+-----------------------------------------------------------+--------------------------------------------+
| interface | mode=m_axi port=input offset=slave depth=512 bundle=gmem  | RNI_hls/apc/src/RNI_v3.c:9 in rni, input   |
| interface | mode=m_axi port=output offset=slave depth=512 bundle=gmem | RNI_hls/apc/src/RNI_v3.c:10 in rni, output |
| interface | mode=s_axilite port=input bundle=control                  | RNI_hls/apc/src/RNI_v3.c:12 in rni, input  |
| interface | mode=s_axilite port=output bundle=control                 | RNI_hls/apc/src/RNI_v3.c:13 in rni, output |
| interface | mode=s_axilite port=return bundle=control                 | RNI_hls/apc/src/RNI_v3.c:14 in rni, return |
+-----------+-----------------------------------------------------------+--------------------------------------------+


