<stg><name>decimate_pfb</name>


<trans_list>

<trans id="644" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="coeff_loaded_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="1" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="coeff_loaded_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="73" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="81" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_fft, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_20, i32 0, i32 0, void @empty_1, i32 64, i32 4096, void @empty_18, void @empty_17, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %coeff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coeff

]]></Node>
<StgValue><ssdm name="coeff_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:33 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:34 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:35 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:36 %specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln15"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1">
<![CDATA[
entry:37 %coeff_loaded_load = load i1 %coeff_loaded

]]></Node>
<StgValue><ssdm name="coeff_loaded_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:38 %br_ln22 = br i1 %coeff_loaded_load, void %load_coeffs, void %compute_loop

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="coeff_loaded_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
load_coeffs:0 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %coeff_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="coeff_loaded_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="63">
<![CDATA[
load_coeffs:1 %sext_ln23 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="coeff_loaded_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
load_coeffs:2 %gmem_addr = getelementptr i16 %gmem, i64 %sext_ln23

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="coeff_loaded_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="126" st_id="2" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="127" st_id="3" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="131" st_id="7" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="132" st_id="8" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="133" st_id="9" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="134" st_id="10" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="136" st_id="12" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="138" st_id="14" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="139" st_id="15" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="140" st_id="16" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="142" st_id="18" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="143" st_id="19" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="144" st_id="20" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="145" st_id="21" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="146" st_id="22" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="147" st_id="23" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="148" st_id="24" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="149" st_id="25" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="150" st_id="26" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="151" st_id="27" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="152" st_id="28" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="153" st_id="29" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="154" st_id="30" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="155" st_id="31" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="156" st_id="32" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="157" st_id="33" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="158" st_id="34" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="159" st_id="35" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="160" st_id="36" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="161" st_id="37" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="162" st_id="38" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="163" st_id="39" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="164" st_id="40" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="165" st_id="41" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="166" st_id="42" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="167" st_id="43" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="168" st_id="44" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="169" st_id="45" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="170" st_id="46" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="171" st_id="47" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="172" st_id="48" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="173" st_id="49" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="174" st_id="50" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="175" st_id="51" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="176" st_id="52" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="177" st_id="53" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="178" st_id="54" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="179" st_id="55" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="180" st_id="56" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="181" st_id="57" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="182" st_id="58" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="183" st_id="59" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="184" st_id="60" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="185" st_id="61" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="186" st_id="62" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="187" st_id="63" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="188" st_id="64" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="189" st_id="65" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="190" st_id="66" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="191" st_id="67" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="192" st_id="68" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="193" st_id="69" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="194" st_id="70" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="195" st_id="71" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
load_coeffs:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="196" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
load_coeffs:4 %br_ln23 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="197" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
for.inc.split:0 %i353 = phi i12 0, void %load_coeffs, i12 %i, void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="i353"/></StgValue>
</operation>

<operation id="198" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
for.inc.split:2 %phi_urem = phi i13 0, void %load_coeffs, i13 %select_ln23, void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="199" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="13">
<![CDATA[
for.inc.split:9 %trunc_ln23 = trunc i13 %phi_urem

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="200" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split:15 %gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="201" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:16 %i = add i12 %i353, i12 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="202" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
for.inc.split:17 %switch_ln25 = switch i3 %trunc_ln23, void %arrayidx2.case.4, i3 0, void %arrayidx2.case.0, i3 1, void %arrayidx2.case.1, i3 2, void %arrayidx2.case.2, i3 3, void %arrayidx2.case.3

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="203" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx2.exit:0 %add_ln23_2 = add i13 %phi_urem, i13 1

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="204" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx2.exit:1 %icmp_ln23_1 = icmp_ult  i13 %add_ln23_2, i13 5

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="205" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
arrayidx2.exit:2 %select_ln23 = select i1 %icmp_ln23_1, i13 %add_ln23_2, i13 0

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="206" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx2.exit:3 %icmp_ln23 = icmp_eq  i12 %i353, i12 4095

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="207" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx2.exit:4 %br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="208" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="26" op_0_bw="26" op_1_bw="0" op_2_bw="26" op_3_bw="0">
<![CDATA[
for.inc.split:1 %phi_mul = phi i26 0, void %load_coeffs, i26 %add_ln23_1, void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="209" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:3 %specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="210" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:4 %speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln23"/></StgValue>
</operation>

<operation id="211" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:5 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="212" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc.split:6 %add_ln23_1 = add i26 %phi_mul, i26 13108

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="213" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:7 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %phi_mul, i32 16, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="214" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:8 %zext_ln23 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="215" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr"/></StgValue>
</operation>

<operation id="216" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr"/></StgValue>
</operation>

<operation id="217" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr"/></StgValue>
</operation>

<operation id="218" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr"/></StgValue>
</operation>

<operation id="219" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr"/></StgValue>
</operation>

<operation id="220" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx2.case.3:0 %store_ln25 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="221" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.3:1 %br_ln25 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="222" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx2.case.2:0 %store_ln25 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="223" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.2:1 %br_ln25 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="224" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx2.case.1:0 %store_ln25 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="225" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.1:1 %br_ln25 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="226" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx2.case.0:0 %store_ln25 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="227" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.0:1 %br_ln25 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="228" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="!0"/>
<literal name="trunc_ln23" val="!1"/>
<literal name="trunc_ln23" val="!2"/>
<literal name="trunc_ln23" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
arrayidx2.case.4:0 %store_ln25 = store i16 %gmem_addr_read, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="229" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23" val="!0"/>
<literal name="trunc_ln23" val="!1"/>
<literal name="trunc_ln23" val="!2"/>
<literal name="trunc_ln23" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.4:1 %br_ln25 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="230" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="coeff_loaded_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end:0 %store_ln27 = store i1 1, i1 %coeff_loaded

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="231" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="coeff_loaded_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.end:1 %br_ln28 = br void %compute_loop

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="232" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2">
<![CDATA[
compute_loop:0 %write_bank_idx_load = load i2 %write_bank_idx

]]></Node>
<StgValue><ssdm name="write_bank_idx_load"/></StgValue>
</operation>

<operation id="233" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
compute_loop:1 %br_ln30 = br void %store_loop.split

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="234" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
store_loop.split:0 %k354 = phi i10 0, void %compute_loop, i10 %k, void %arrayidx179.1.3.exit

]]></Node>
<StgValue><ssdm name="k354"/></StgValue>
</operation>

<operation id="235" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
store_loop.split:2 %phi_urem357 = phi i11 0, void %compute_loop, i11 %select_ln51, void %arrayidx179.1.3.exit

]]></Node>
<StgValue><ssdm name="phi_urem357"/></StgValue>
</operation>

<operation id="236" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="10">
<![CDATA[
store_loop.split:3 %zext_ln6 = zext i10 %k354

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="237" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="10">
<![CDATA[
store_loop.split:4 %zext_ln30 = zext i10 %k354

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="238" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
store_loop.split:8 %xor_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %k354

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="239" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
store_loop.split:9 %zext_ln52_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %zext_ln6

]]></Node>
<StgValue><ssdm name="zext_ln52_4_cast"/></StgValue>
</operation>

<operation id="240" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="11">
<![CDATA[
store_loop.split:13 %trunc_ln30 = trunc i11 %phi_urem357

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="241" st_id="75" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
store_loop.split:14 %stream_read_to_compute_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_read_to_compute

]]></Node>
<StgValue><ssdm name="stream_read_to_compute_read"/></StgValue>
</operation>

<operation id="242" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="128">
<![CDATA[
store_loop.split:15 %input_pack_i = trunc i128 %stream_read_to_compute_read

]]></Node>
<StgValue><ssdm name="input_pack_i"/></StgValue>
</operation>

<operation id="243" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:16 %input_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="input_pack_q"/></StgValue>
</operation>

<operation id="244" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:17 %input_pack_i_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="input_pack_i_4"/></StgValue>
</operation>

<operation id="245" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:18 %input_pack_q_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="input_pack_q_4"/></StgValue>
</operation>

<operation id="246" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:19 %input_pack_i_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="input_pack_i_5"/></StgValue>
</operation>

<operation id="247" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:20 %input_pack_q_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="input_pack_q_5"/></StgValue>
</operation>

<operation id="248" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:21 %input_pack_i_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="input_pack_i_6"/></StgValue>
</operation>

<operation id="249" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:22 %input_pack_q_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="input_pack_q_6"/></StgValue>
</operation>

<operation id="250" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:23 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr"/></StgValue>
</operation>

<operation id="251" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:24 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr"/></StgValue>
</operation>

<operation id="252" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:25 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr"/></StgValue>
</operation>

<operation id="253" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:26 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr"/></StgValue>
</operation>

<operation id="254" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:27 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr"/></StgValue>
</operation>

<operation id="255" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:28 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr"/></StgValue>
</operation>

<operation id="256" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:29 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr"/></StgValue>
</operation>

<operation id="257" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:30 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr"/></StgValue>
</operation>

<operation id="258" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:31 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr"/></StgValue>
</operation>

<operation id="259" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:32 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr"/></StgValue>
</operation>

<operation id="260" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:33 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr"/></StgValue>
</operation>

<operation id="261" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:34 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr"/></StgValue>
</operation>

<operation id="262" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:35 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr"/></StgValue>
</operation>

<operation id="263" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:36 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr"/></StgValue>
</operation>

<operation id="264" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:37 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr"/></StgValue>
</operation>

<operation id="265" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:38 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr"/></StgValue>
</operation>

<operation id="266" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:39 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr"/></StgValue>
</operation>

<operation id="267" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:40 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr"/></StgValue>
</operation>

<operation id="268" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:41 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr"/></StgValue>
</operation>

<operation id="269" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:42 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr"/></StgValue>
</operation>

<operation id="270" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:43 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr"/></StgValue>
</operation>

<operation id="271" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:44 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr"/></StgValue>
</operation>

<operation id="272" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:45 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr"/></StgValue>
</operation>

<operation id="273" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:46 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr"/></StgValue>
</operation>

<operation id="274" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:47 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr"/></StgValue>
</operation>

<operation id="275" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:48 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr"/></StgValue>
</operation>

<operation id="276" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:49 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr"/></StgValue>
</operation>

<operation id="277" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:50 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr"/></StgValue>
</operation>

<operation id="278" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:51 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr"/></StgValue>
</operation>

<operation id="279" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:52 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr"/></StgValue>
</operation>

<operation id="280" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:53 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr"/></StgValue>
</operation>

<operation id="281" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:54 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr"/></StgValue>
</operation>

<operation id="282" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="23" op_0_bw="11">
<![CDATA[
store_loop.split:71 %zext_ln52_3 = zext i11 %xor_ln

]]></Node>
<StgValue><ssdm name="zext_ln52_3"/></StgValue>
</operation>

<operation id="283" st_id="75" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
store_loop.split:72 %mul_ln52 = mul i23 %zext_ln52_3, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln52"/></StgValue>
</operation>

<operation id="284" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:73 %tmp_2 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln52, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="285" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="25" op_0_bw="12">
<![CDATA[
store_loop.split:86 %zext_ln52_4 = zext i12 %zext_ln52_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln52_4"/></StgValue>
</operation>

<operation id="286" st_id="75" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
store_loop.split:87 %mul_ln52_1 = mul i25 %zext_ln52_4, i25 6554

]]></Node>
<StgValue><ssdm name="mul_ln52_1"/></StgValue>
</operation>

<operation id="287" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:88 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln52_1, i32 15, i32 24

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="288" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="11">
<![CDATA[
store_loop.split:101 %sext_ln52 = sext i11 %xor_ln

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="289" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="25" op_0_bw="12">
<![CDATA[
store_loop.split:102 %zext_ln52_5 = zext i12 %sext_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_5"/></StgValue>
</operation>

<operation id="290" st_id="75" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
store_loop.split:103 %mul_ln52_2 = mul i25 %zext_ln52_5, i25 6554

]]></Node>
<StgValue><ssdm name="mul_ln52_2"/></StgValue>
</operation>

<operation id="291" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:104 %tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln52_2, i32 15, i32 24

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="292" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:129 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load"/></StgValue>
</operation>

<operation id="293" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:130 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load"/></StgValue>
</operation>

<operation id="294" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:131 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load"/></StgValue>
</operation>

<operation id="295" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:132 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load"/></StgValue>
</operation>

<operation id="296" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:149 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load"/></StgValue>
</operation>

<operation id="297" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:150 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load"/></StgValue>
</operation>

<operation id="298" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:151 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load"/></StgValue>
</operation>

<operation id="299" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:152 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load"/></StgValue>
</operation>

<operation id="300" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:166 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load"/></StgValue>
</operation>

<operation id="301" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:167 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load"/></StgValue>
</operation>

<operation id="302" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:168 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load"/></StgValue>
</operation>

<operation id="303" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:169 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load"/></StgValue>
</operation>

<operation id="304" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:183 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load"/></StgValue>
</operation>

<operation id="305" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:184 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load"/></StgValue>
</operation>

<operation id="306" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:185 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load"/></StgValue>
</operation>

<operation id="307" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:186 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load"/></StgValue>
</operation>

<operation id="308" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:194 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load"/></StgValue>
</operation>

<operation id="309" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:195 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load"/></StgValue>
</operation>

<operation id="310" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:196 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load"/></StgValue>
</operation>

<operation id="311" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:197 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load"/></StgValue>
</operation>

<operation id="312" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:211 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load"/></StgValue>
</operation>

<operation id="313" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:212 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load"/></StgValue>
</operation>

<operation id="314" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:213 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load"/></StgValue>
</operation>

<operation id="315" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:214 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load"/></StgValue>
</operation>

<operation id="316" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:228 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load"/></StgValue>
</operation>

<operation id="317" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:229 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load"/></StgValue>
</operation>

<operation id="318" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:230 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load"/></StgValue>
</operation>

<operation id="319" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:231 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load"/></StgValue>
</operation>

<operation id="320" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:245 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load"/></StgValue>
</operation>

<operation id="321" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:246 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load"/></StgValue>
</operation>

<operation id="322" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:247 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load"/></StgValue>
</operation>

<operation id="323" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:248 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load"/></StgValue>
</operation>

<operation id="324" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
store_loop.split:256 %k = add i10 %k354, i10 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="325" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
store_loop.split:257 %switch_ln37 = switch i2 %write_bank_idx_load, void %arrayidx179.1.3.case.3, i2 0, void %arrayidx179.1.3.case.0, i2 1, void %arrayidx179.1.3.case.1, i2 2, void %arrayidx179.1.3.case.2

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="326" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:0 %store_ln37 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="327" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:1 %store_ln37 = store i16 %input_pack_i_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="328" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:2 %store_ln37 = store i16 %input_pack_i_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="329" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:3 %store_ln37 = store i16 %input_pack_i_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="330" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:4 %store_ln37 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="331" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:5 %store_ln37 = store i16 %input_pack_q_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="332" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:6 %store_ln37 = store i16 %input_pack_q_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="333" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:7 %store_ln37 = store i16 %input_pack_q_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="334" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
arrayidx179.1.3.case.2:8 %br_ln37 = br void %arrayidx179.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="335" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:0 %store_ln37 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="336" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:1 %store_ln37 = store i16 %input_pack_i_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="337" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:2 %store_ln37 = store i16 %input_pack_i_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="338" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:3 %store_ln37 = store i16 %input_pack_i_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="339" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:4 %store_ln37 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="340" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:5 %store_ln37 = store i16 %input_pack_q_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="341" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:6 %store_ln37 = store i16 %input_pack_q_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="342" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:7 %store_ln37 = store i16 %input_pack_q_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="343" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
arrayidx179.1.3.case.1:8 %br_ln37 = br void %arrayidx179.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="344" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:0 %store_ln37 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="345" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:1 %store_ln37 = store i16 %input_pack_i_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="346" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:2 %store_ln37 = store i16 %input_pack_i_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="347" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:3 %store_ln37 = store i16 %input_pack_i_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="348" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:4 %store_ln37 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="349" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:5 %store_ln37 = store i16 %input_pack_q_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="350" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:6 %store_ln37 = store i16 %input_pack_q_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="351" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:7 %store_ln37 = store i16 %input_pack_q_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="352" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
arrayidx179.1.3.case.0:8 %br_ln37 = br void %arrayidx179.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="353" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:0 %store_ln37 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="354" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:1 %store_ln37 = store i16 %input_pack_i_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="355" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:2 %store_ln37 = store i16 %input_pack_i_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="356" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:3 %store_ln37 = store i16 %input_pack_i_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="357" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:4 %store_ln37 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="358" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:5 %store_ln37 = store i16 %input_pack_q_4, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="359" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:6 %store_ln37 = store i16 %input_pack_q_5, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="360" st_id="75" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:7 %store_ln37 = store i16 %input_pack_q_6, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="361" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
arrayidx179.1.3.case.3:8 %br_ln37 = br void %arrayidx179.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="362" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx179.1.3.exit:0 %add_ln51 = add i11 %phi_urem357, i11 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="363" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx179.1.3.exit:1 %icmp_ln51 = icmp_ult  i11 %add_ln51, i11 5

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="364" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
arrayidx179.1.3.exit:2 %select_ln51 = select i1 %icmp_ln51, i11 %add_ln51, i11 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="365" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx179.1.3.exit:17 %icmp_ln30 = icmp_eq  i10 %k354, i10 1023

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="366" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx179.1.3.exit:18 %br_ln30 = br i1 %icmp_ln30, void %store_loop.split, void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="367" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
store_loop.split:1 %phi_mul355 = phi i22 0, void %compute_loop, i22 %add_ln30_1, void %arrayidx179.1.3.exit

]]></Node>
<StgValue><ssdm name="phi_mul355"/></StgValue>
</operation>

<operation id="368" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
store_loop.split:10 %add_ln30_1 = add i22 %phi_mul355, i22 3277

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="369" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:11 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i22.i32.i32, i22 %phi_mul355, i32 14, i32 21

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="370" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
store_loop.split:12 %zext_ln30_1 = zext i8 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="371" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:55 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1"/></StgValue>
</operation>

<operation id="372" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:56 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1"/></StgValue>
</operation>

<operation id="373" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:57 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1"/></StgValue>
</operation>

<operation id="374" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:58 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1"/></StgValue>
</operation>

<operation id="375" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:59 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1"/></StgValue>
</operation>

<operation id="376" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:60 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load"/></StgValue>
</operation>

<operation id="377" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:61 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load"/></StgValue>
</operation>

<operation id="378" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:62 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load"/></StgValue>
</operation>

<operation id="379" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:63 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load"/></StgValue>
</operation>

<operation id="380" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:64 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load"/></StgValue>
</operation>

<operation id="381" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="10">
<![CDATA[
store_loop.split:105 %zext_ln52_2 = zext i10 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln52_2"/></StgValue>
</operation>

<operation id="382" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:106 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_4 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_4"/></StgValue>
</operation>

<operation id="383" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:107 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_4 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_4"/></StgValue>
</operation>

<operation id="384" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:108 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_4 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_4"/></StgValue>
</operation>

<operation id="385" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:109 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_4 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_4"/></StgValue>
</operation>

<operation id="386" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:110 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_4 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_4"/></StgValue>
</operation>

<operation id="387" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:111 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_4

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3"/></StgValue>
</operation>

<operation id="388" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:112 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_4

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3"/></StgValue>
</operation>

<operation id="389" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:113 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_4

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3"/></StgValue>
</operation>

<operation id="390" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:114 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_4

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3"/></StgValue>
</operation>

<operation id="391" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:115 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_4

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3"/></StgValue>
</operation>

<operation id="392" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:129 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load"/></StgValue>
</operation>

<operation id="393" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:130 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load"/></StgValue>
</operation>

<operation id="394" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:131 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load"/></StgValue>
</operation>

<operation id="395" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:132 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load"/></StgValue>
</operation>

<operation id="396" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:133 %sample_i_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i_1"/></StgValue>
</operation>

<operation id="397" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:137 %sample_i_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i_2"/></StgValue>
</operation>

<operation id="398" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:141 %sample_i_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i_3"/></StgValue>
</operation>

<operation id="399" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:149 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load"/></StgValue>
</operation>

<operation id="400" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:150 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load"/></StgValue>
</operation>

<operation id="401" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:151 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load"/></StgValue>
</operation>

<operation id="402" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:152 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load"/></StgValue>
</operation>

<operation id="403" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:153 %sample_i_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i_5"/></StgValue>
</operation>

<operation id="404" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:156 %sample_i_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i_6"/></StgValue>
</operation>

<operation id="405" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:159 %sample_i_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i_7"/></StgValue>
</operation>

<operation id="406" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:166 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load"/></StgValue>
</operation>

<operation id="407" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:167 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load"/></StgValue>
</operation>

<operation id="408" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:168 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load"/></StgValue>
</operation>

<operation id="409" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:169 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load"/></StgValue>
</operation>

<operation id="410" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:170 %sample_i_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i_9"/></StgValue>
</operation>

<operation id="411" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:173 %sample_i = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i"/></StgValue>
</operation>

<operation id="412" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:176 %sample_i_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i_16"/></StgValue>
</operation>

<operation id="413" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:183 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load"/></StgValue>
</operation>

<operation id="414" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:184 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load"/></StgValue>
</operation>

<operation id="415" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:185 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load"/></StgValue>
</operation>

<operation id="416" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:186 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load"/></StgValue>
</operation>

<operation id="417" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:187 %sample_i_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i_10"/></StgValue>
</operation>

<operation id="418" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:190 %sample_i_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i_11"/></StgValue>
</operation>

<operation id="419" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:193 %sample_i_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_i_13"/></StgValue>
</operation>

<operation id="420" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:194 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load"/></StgValue>
</operation>

<operation id="421" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:195 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load"/></StgValue>
</operation>

<operation id="422" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:196 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load"/></StgValue>
</operation>

<operation id="423" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:197 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load"/></StgValue>
</operation>

<operation id="424" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:198 %sample_q_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q_1"/></StgValue>
</operation>

<operation id="425" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:201 %sample_q_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q_2"/></StgValue>
</operation>

<operation id="426" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:204 %sample_q_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q_3"/></StgValue>
</operation>

<operation id="427" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:211 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load"/></StgValue>
</operation>

<operation id="428" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:212 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load"/></StgValue>
</operation>

<operation id="429" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:213 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load"/></StgValue>
</operation>

<operation id="430" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:214 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load"/></StgValue>
</operation>

<operation id="431" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:215 %sample_q_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q_5"/></StgValue>
</operation>

<operation id="432" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:218 %sample_q_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q_6"/></StgValue>
</operation>

<operation id="433" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:221 %sample_q_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q_7"/></StgValue>
</operation>

<operation id="434" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:228 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load"/></StgValue>
</operation>

<operation id="435" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:229 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load"/></StgValue>
</operation>

<operation id="436" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:230 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load"/></StgValue>
</operation>

<operation id="437" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:231 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load"/></StgValue>
</operation>

<operation id="438" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:232 %sample_q_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q_9"/></StgValue>
</operation>

<operation id="439" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:235 %sample_q = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q"/></StgValue>
</operation>

<operation id="440" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:238 %sample_q_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q_16"/></StgValue>
</operation>

<operation id="441" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:245 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load"/></StgValue>
</operation>

<operation id="442" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:246 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load"/></StgValue>
</operation>

<operation id="443" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:247 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load"/></StgValue>
</operation>

<operation id="444" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:248 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load"/></StgValue>
</operation>

<operation id="445" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:249 %sample_q_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q_10"/></StgValue>
</operation>

<operation id="446" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:252 %sample_q_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q_11"/></StgValue>
</operation>

<operation id="447" st_id="76" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
store_loop.split:255 %sample_q_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="sample_q_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="448" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:60 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load"/></StgValue>
</operation>

<operation id="449" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:61 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load"/></StgValue>
</operation>

<operation id="450" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:62 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load"/></StgValue>
</operation>

<operation id="451" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:63 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load"/></StgValue>
</operation>

<operation id="452" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:64 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load"/></StgValue>
</operation>

<operation id="453" st_id="77" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
store_loop.split:65 %w = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load, i16 0, i3 %trunc_ln30

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="454" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:66 %sext_ln54 = sext i16 %w

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="455" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:67 %sext_ln54_1 = sext i16 %input_pack_i

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="456" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:68 %mul_ln55 = mul i31 %sext_ln54, i31 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="mul_ln55"/></StgValue>
</operation>

<operation id="457" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:69 %sext_ln55 = sext i16 %input_pack_q

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="458" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:70 %mul_ln51 = mul i31 %sext_ln54, i31 %sext_ln55

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="459" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="9">
<![CDATA[
store_loop.split:74 %zext_ln52 = zext i9 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="460" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:75 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2"/></StgValue>
</operation>

<operation id="461" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:76 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2"/></StgValue>
</operation>

<operation id="462" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:77 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2"/></StgValue>
</operation>

<operation id="463" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:78 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2"/></StgValue>
</operation>

<operation id="464" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:79 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2"/></StgValue>
</operation>

<operation id="465" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:80 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1"/></StgValue>
</operation>

<operation id="466" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:81 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1"/></StgValue>
</operation>

<operation id="467" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:82 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1"/></StgValue>
</operation>

<operation id="468" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:83 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1"/></StgValue>
</operation>

<operation id="469" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:84 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1"/></StgValue>
</operation>

<operation id="470" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="10">
<![CDATA[
store_loop.split:89 %zext_ln52_1 = zext i10 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="471" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:90 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3"/></StgValue>
</operation>

<operation id="472" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:91 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3"/></StgValue>
</operation>

<operation id="473" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:92 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3"/></StgValue>
</operation>

<operation id="474" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:93 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3"/></StgValue>
</operation>

<operation id="475" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
store_loop.split:94 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3"/></StgValue>
</operation>

<operation id="476" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:95 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2"/></StgValue>
</operation>

<operation id="477" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:96 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2"/></StgValue>
</operation>

<operation id="478" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:97 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2"/></StgValue>
</operation>

<operation id="479" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:98 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2"/></StgValue>
</operation>

<operation id="480" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:99 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2"/></StgValue>
</operation>

<operation id="481" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:111 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_4

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3"/></StgValue>
</operation>

<operation id="482" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:112 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_4

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3"/></StgValue>
</operation>

<operation id="483" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:113 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_4

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3"/></StgValue>
</operation>

<operation id="484" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:114 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_4

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3"/></StgValue>
</operation>

<operation id="485" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:115 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_4

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3"/></StgValue>
</operation>

<operation id="486" st_id="77" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
store_loop.split:116 %w_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3, i16 0, i3 %trunc_ln30

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="487" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:117 %sext_ln54_2 = sext i16 %input_pack_i_4

]]></Node>
<StgValue><ssdm name="sext_ln54_2"/></StgValue>
</operation>

<operation id="488" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:118 %mul_ln55_1 = mul i31 %sext_ln54, i31 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="mul_ln55_1"/></StgValue>
</operation>

<operation id="489" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:119 %sext_ln55_1 = sext i16 %input_pack_q_4

]]></Node>
<StgValue><ssdm name="sext_ln55_1"/></StgValue>
</operation>

<operation id="490" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:120 %mul_ln51_1 = mul i31 %sext_ln54, i31 %sext_ln55_1

]]></Node>
<StgValue><ssdm name="mul_ln51_1"/></StgValue>
</operation>

<operation id="491" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:121 %sext_ln54_3 = sext i16 %input_pack_i_5

]]></Node>
<StgValue><ssdm name="sext_ln54_3"/></StgValue>
</operation>

<operation id="492" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:122 %mul_ln55_2 = mul i31 %sext_ln54, i31 %sext_ln54_3

]]></Node>
<StgValue><ssdm name="mul_ln55_2"/></StgValue>
</operation>

<operation id="493" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:123 %sext_ln55_2 = sext i16 %input_pack_q_5

]]></Node>
<StgValue><ssdm name="sext_ln55_2"/></StgValue>
</operation>

<operation id="494" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:124 %mul_ln51_2 = mul i31 %sext_ln54, i31 %sext_ln55_2

]]></Node>
<StgValue><ssdm name="mul_ln51_2"/></StgValue>
</operation>

<operation id="495" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:142 %sext_ln54_9 = sext i16 %sample_i_3

]]></Node>
<StgValue><ssdm name="sext_ln54_9"/></StgValue>
</operation>

<operation id="496" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:143 %sext_ln54_10 = sext i16 %w_3

]]></Node>
<StgValue><ssdm name="sext_ln54_10"/></StgValue>
</operation>

<operation id="497" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:144 %mul_ln54 = mul i31 %sext_ln54_9, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="498" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:160 %sext_ln54_13 = sext i16 %sample_i_7

]]></Node>
<StgValue><ssdm name="sext_ln54_13"/></StgValue>
</operation>

<operation id="499" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:161 %mul_ln54_1 = mul i31 %sext_ln54_13, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="500" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:177 %sext_ln54_16 = sext i16 %sample_i_16

]]></Node>
<StgValue><ssdm name="sext_ln54_16"/></StgValue>
</operation>

<operation id="501" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:178 %mul_ln54_2 = mul i31 %sext_ln54_16, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>

<operation id="502" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:205 %sext_ln55_6 = sext i16 %sample_q_3

]]></Node>
<StgValue><ssdm name="sext_ln55_6"/></StgValue>
</operation>

<operation id="503" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:206 %mul_ln55_4 = mul i31 %sext_ln55_6, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_4"/></StgValue>
</operation>

<operation id="504" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:222 %sext_ln55_9 = sext i16 %sample_q_7

]]></Node>
<StgValue><ssdm name="sext_ln55_9"/></StgValue>
</operation>

<operation id="505" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:223 %mul_ln55_5 = mul i31 %sext_ln55_9, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_5"/></StgValue>
</operation>

<operation id="506" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:239 %sext_ln55_12 = sext i16 %sample_q_16

]]></Node>
<StgValue><ssdm name="sext_ln55_12"/></StgValue>
</operation>

<operation id="507" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:240 %mul_ln55_6 = mul i31 %sext_ln55_12, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_6"/></StgValue>
</operation>

<operation id="508" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="31" op_0_bw="16">
<![CDATA[
arrayidx179.1.3.exit:3 %sext_ln54_19 = sext i16 %sample_i_13

]]></Node>
<StgValue><ssdm name="sext_ln54_19"/></StgValue>
</operation>

<operation id="509" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:4 %mul_ln54_3 = mul i31 %sext_ln54_19, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54_3"/></StgValue>
</operation>

<operation id="510" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="31" op_0_bw="16">
<![CDATA[
arrayidx179.1.3.exit:8 %sext_ln55_15 = sext i16 %sample_q_13

]]></Node>
<StgValue><ssdm name="sext_ln55_15"/></StgValue>
</operation>

<operation id="511" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:9 %mul_ln55_7 = mul i31 %sext_ln55_15, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_7"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="512" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:68 %mul_ln55 = mul i31 %sext_ln54, i31 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="mul_ln55"/></StgValue>
</operation>

<operation id="513" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:70 %mul_ln51 = mul i31 %sext_ln54, i31 %sext_ln55

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="514" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:80 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1"/></StgValue>
</operation>

<operation id="515" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:81 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1"/></StgValue>
</operation>

<operation id="516" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:82 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1"/></StgValue>
</operation>

<operation id="517" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:83 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1"/></StgValue>
</operation>

<operation id="518" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:84 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1"/></StgValue>
</operation>

<operation id="519" st_id="78" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
store_loop.split:85 %w_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1, i16 0, i3 %trunc_ln30

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="520" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:95 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2"/></StgValue>
</operation>

<operation id="521" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:96 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2"/></StgValue>
</operation>

<operation id="522" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:97 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2"/></StgValue>
</operation>

<operation id="523" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:98 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2"/></StgValue>
</operation>

<operation id="524" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="10">
<![CDATA[
store_loop.split:99 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2"/></StgValue>
</operation>

<operation id="525" st_id="78" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
store_loop.split:100 %w_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2, i16 0, i3 %trunc_ln30

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="526" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:118 %mul_ln55_1 = mul i31 %sext_ln54, i31 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="mul_ln55_1"/></StgValue>
</operation>

<operation id="527" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:120 %mul_ln51_1 = mul i31 %sext_ln54, i31 %sext_ln55_1

]]></Node>
<StgValue><ssdm name="mul_ln51_1"/></StgValue>
</operation>

<operation id="528" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:122 %mul_ln55_2 = mul i31 %sext_ln54, i31 %sext_ln54_3

]]></Node>
<StgValue><ssdm name="mul_ln55_2"/></StgValue>
</operation>

<operation id="529" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:124 %mul_ln51_2 = mul i31 %sext_ln54, i31 %sext_ln55_2

]]></Node>
<StgValue><ssdm name="mul_ln51_2"/></StgValue>
</operation>

<operation id="530" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:125 %sext_ln54_4 = sext i16 %input_pack_i_6

]]></Node>
<StgValue><ssdm name="sext_ln54_4"/></StgValue>
</operation>

<operation id="531" st_id="78" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:126 %mul_ln55_3 = mul i31 %sext_ln54, i31 %sext_ln54_4

]]></Node>
<StgValue><ssdm name="mul_ln55_3"/></StgValue>
</operation>

<operation id="532" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:127 %sext_ln55_3 = sext i16 %input_pack_q_6

]]></Node>
<StgValue><ssdm name="sext_ln55_3"/></StgValue>
</operation>

<operation id="533" st_id="78" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:128 %mul_ln51_3 = mul i31 %sext_ln54, i31 %sext_ln55_3

]]></Node>
<StgValue><ssdm name="mul_ln51_3"/></StgValue>
</operation>

<operation id="534" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:144 %mul_ln54 = mul i31 %sext_ln54_9, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="535" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:161 %mul_ln54_1 = mul i31 %sext_ln54_13, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="536" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:178 %mul_ln54_2 = mul i31 %sext_ln54_16, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>

<operation id="537" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:206 %mul_ln55_4 = mul i31 %sext_ln55_6, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_4"/></StgValue>
</operation>

<operation id="538" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:223 %mul_ln55_5 = mul i31 %sext_ln55_9, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_5"/></StgValue>
</operation>

<operation id="539" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:240 %mul_ln55_6 = mul i31 %sext_ln55_12, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_6"/></StgValue>
</operation>

<operation id="540" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:4 %mul_ln54_3 = mul i31 %sext_ln54_19, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54_3"/></StgValue>
</operation>

<operation id="541" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:9 %mul_ln55_7 = mul i31 %sext_ln55_15, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_7"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="542" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:68 %mul_ln55 = mul i31 %sext_ln54, i31 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="mul_ln55"/></StgValue>
</operation>

<operation id="543" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:70 %mul_ln51 = mul i31 %sext_ln54, i31 %sext_ln55

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="544" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:118 %mul_ln55_1 = mul i31 %sext_ln54, i31 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="mul_ln55_1"/></StgValue>
</operation>

<operation id="545" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:120 %mul_ln51_1 = mul i31 %sext_ln54, i31 %sext_ln55_1

]]></Node>
<StgValue><ssdm name="mul_ln51_1"/></StgValue>
</operation>

<operation id="546" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:122 %mul_ln55_2 = mul i31 %sext_ln54, i31 %sext_ln54_3

]]></Node>
<StgValue><ssdm name="mul_ln55_2"/></StgValue>
</operation>

<operation id="547" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:124 %mul_ln51_2 = mul i31 %sext_ln54, i31 %sext_ln55_2

]]></Node>
<StgValue><ssdm name="mul_ln51_2"/></StgValue>
</operation>

<operation id="548" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:134 %sext_ln54_5 = sext i16 %sample_i_1

]]></Node>
<StgValue><ssdm name="sext_ln54_5"/></StgValue>
</operation>

<operation id="549" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:135 %sext_ln54_6 = sext i16 %w_1

]]></Node>
<StgValue><ssdm name="sext_ln54_6"/></StgValue>
</operation>

<operation id="550" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:136 %mul_ln51_4 = mul i31 %sext_ln54_5, i31 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="mul_ln51_4"/></StgValue>
</operation>

<operation id="551" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:138 %sext_ln54_7 = sext i16 %sample_i_2

]]></Node>
<StgValue><ssdm name="sext_ln54_7"/></StgValue>
</operation>

<operation id="552" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:139 %sext_ln54_8 = sext i16 %w_2

]]></Node>
<StgValue><ssdm name="sext_ln54_8"/></StgValue>
</operation>

<operation id="553" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:140 %mul_ln51_5 = mul i31 %sext_ln54_7, i31 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="mul_ln51_5"/></StgValue>
</operation>

<operation id="554" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:144 %mul_ln54 = mul i31 %sext_ln54_9, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="555" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:145 %tmp3 = add i31 %mul_ln51_4, i31 %mul_ln55

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="556" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:146 %tmp7 = add i31 %mul_ln51_5, i31 %mul_ln54

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="557" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:154 %sext_ln54_11 = sext i16 %sample_i_5

]]></Node>
<StgValue><ssdm name="sext_ln54_11"/></StgValue>
</operation>

<operation id="558" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:155 %mul_ln51_6 = mul i31 %sext_ln54_11, i31 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="mul_ln51_6"/></StgValue>
</operation>

<operation id="559" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:157 %sext_ln54_12 = sext i16 %sample_i_6

]]></Node>
<StgValue><ssdm name="sext_ln54_12"/></StgValue>
</operation>

<operation id="560" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:158 %mul_ln51_7 = mul i31 %sext_ln54_12, i31 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="mul_ln51_7"/></StgValue>
</operation>

<operation id="561" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:161 %mul_ln54_1 = mul i31 %sext_ln54_13, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="562" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:162 %tmp11 = add i31 %mul_ln51_6, i31 %mul_ln55_1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="563" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:163 %tmp15 = add i31 %mul_ln51_7, i31 %mul_ln54_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="564" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:171 %sext_ln54_14 = sext i16 %sample_i_9

]]></Node>
<StgValue><ssdm name="sext_ln54_14"/></StgValue>
</operation>

<operation id="565" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:172 %mul_ln51_8 = mul i31 %sext_ln54_14, i31 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="mul_ln51_8"/></StgValue>
</operation>

<operation id="566" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:174 %sext_ln54_15 = sext i16 %sample_i

]]></Node>
<StgValue><ssdm name="sext_ln54_15"/></StgValue>
</operation>

<operation id="567" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:175 %mul_ln51_9 = mul i31 %sext_ln54_15, i31 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="mul_ln51_9"/></StgValue>
</operation>

<operation id="568" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:178 %mul_ln54_2 = mul i31 %sext_ln54_16, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>

<operation id="569" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:179 %tmp19 = add i31 %mul_ln51_8, i31 %mul_ln55_2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="570" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:180 %tmp23 = add i31 %mul_ln51_9, i31 %mul_ln54_2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="571" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:188 %sext_ln54_17 = sext i16 %sample_i_10

]]></Node>
<StgValue><ssdm name="sext_ln54_17"/></StgValue>
</operation>

<operation id="572" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:189 %mul_ln51_10 = mul i31 %sext_ln54_17, i31 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="mul_ln51_10"/></StgValue>
</operation>

<operation id="573" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:191 %sext_ln54_18 = sext i16 %sample_i_11

]]></Node>
<StgValue><ssdm name="sext_ln54_18"/></StgValue>
</operation>

<operation id="574" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:192 %mul_ln51_11 = mul i31 %sext_ln54_18, i31 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="mul_ln51_11"/></StgValue>
</operation>

<operation id="575" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:199 %sext_ln55_4 = sext i16 %sample_q_1

]]></Node>
<StgValue><ssdm name="sext_ln55_4"/></StgValue>
</operation>

<operation id="576" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:200 %mul_ln51_12 = mul i31 %sext_ln55_4, i31 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="mul_ln51_12"/></StgValue>
</operation>

<operation id="577" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:202 %sext_ln55_5 = sext i16 %sample_q_2

]]></Node>
<StgValue><ssdm name="sext_ln55_5"/></StgValue>
</operation>

<operation id="578" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:203 %mul_ln51_13 = mul i31 %sext_ln55_5, i31 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="mul_ln51_13"/></StgValue>
</operation>

<operation id="579" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:206 %mul_ln55_4 = mul i31 %sext_ln55_6, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_4"/></StgValue>
</operation>

<operation id="580" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:207 %tmp27 = add i31 %mul_ln51_12, i31 %mul_ln51

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="581" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:208 %tmp31 = add i31 %mul_ln51_13, i31 %mul_ln55_4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="582" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:216 %sext_ln55_7 = sext i16 %sample_q_5

]]></Node>
<StgValue><ssdm name="sext_ln55_7"/></StgValue>
</operation>

<operation id="583" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:217 %mul_ln51_14 = mul i31 %sext_ln55_7, i31 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="mul_ln51_14"/></StgValue>
</operation>

<operation id="584" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:219 %sext_ln55_8 = sext i16 %sample_q_6

]]></Node>
<StgValue><ssdm name="sext_ln55_8"/></StgValue>
</operation>

<operation id="585" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:220 %mul_ln51_15 = mul i31 %sext_ln55_8, i31 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="mul_ln51_15"/></StgValue>
</operation>

<operation id="586" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:223 %mul_ln55_5 = mul i31 %sext_ln55_9, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_5"/></StgValue>
</operation>

<operation id="587" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:224 %tmp32 = add i31 %mul_ln51_14, i31 %mul_ln51_1

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="588" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:225 %tmp33 = add i31 %mul_ln51_15, i31 %mul_ln55_5

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="589" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:233 %sext_ln55_10 = sext i16 %sample_q_9

]]></Node>
<StgValue><ssdm name="sext_ln55_10"/></StgValue>
</operation>

<operation id="590" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:234 %mul_ln51_16 = mul i31 %sext_ln55_10, i31 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="mul_ln51_16"/></StgValue>
</operation>

<operation id="591" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:236 %sext_ln55_11 = sext i16 %sample_q

]]></Node>
<StgValue><ssdm name="sext_ln55_11"/></StgValue>
</operation>

<operation id="592" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:237 %mul_ln51_17 = mul i31 %sext_ln55_11, i31 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="mul_ln51_17"/></StgValue>
</operation>

<operation id="593" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:240 %mul_ln55_6 = mul i31 %sext_ln55_12, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_6"/></StgValue>
</operation>

<operation id="594" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:241 %tmp34 = add i31 %mul_ln51_16, i31 %mul_ln51_2

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="595" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:242 %tmp35 = add i31 %mul_ln51_17, i31 %mul_ln55_6

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="596" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:250 %sext_ln55_13 = sext i16 %sample_q_10

]]></Node>
<StgValue><ssdm name="sext_ln55_13"/></StgValue>
</operation>

<operation id="597" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:251 %mul_ln51_18 = mul i31 %sext_ln55_13, i31 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="mul_ln51_18"/></StgValue>
</operation>

<operation id="598" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="31" op_0_bw="16">
<![CDATA[
store_loop.split:253 %sext_ln55_14 = sext i16 %sample_q_11

]]></Node>
<StgValue><ssdm name="sext_ln55_14"/></StgValue>
</operation>

<operation id="599" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:254 %mul_ln51_19 = mul i31 %sext_ln55_14, i31 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="mul_ln51_19"/></StgValue>
</operation>

<operation id="600" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:4 %mul_ln54_3 = mul i31 %sext_ln54_19, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln54_3"/></StgValue>
</operation>

<operation id="601" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:6 %tmp37 = add i31 %mul_ln51_11, i31 %mul_ln54_3

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="602" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:9 %mul_ln55_7 = mul i31 %sext_ln55_15, i31 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="mul_ln55_7"/></StgValue>
</operation>

<operation id="603" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:11 %tmp39 = add i31 %mul_ln51_19, i31 %mul_ln55_7

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="604" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
store_loop.split:5 %specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="605" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
store_loop.split:6 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="606" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
store_loop.split:7 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="607" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:145 %tmp3 = add i31 %mul_ln51_4, i31 %mul_ln55

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="608" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:146 %tmp7 = add i31 %mul_ln51_5, i31 %mul_ln54

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="609" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:147 %tmp2 = add i31 %tmp7, i31 %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="610" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:148 %result_pack_i_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp2, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_i_1"/></StgValue>
</operation>

<operation id="611" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:162 %tmp11 = add i31 %mul_ln51_6, i31 %mul_ln55_1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="612" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:163 %tmp15 = add i31 %mul_ln51_7, i31 %mul_ln54_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="613" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:164 %tmp6 = add i31 %tmp15, i31 %tmp11

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="614" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:165 %result_pack_i_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp6, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_i_2"/></StgValue>
</operation>

<operation id="615" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:179 %tmp19 = add i31 %mul_ln51_8, i31 %mul_ln55_2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="616" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:180 %tmp23 = add i31 %mul_ln51_9, i31 %mul_ln54_2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="617" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:181 %tmp10 = add i31 %tmp23, i31 %tmp19

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="618" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:182 %result_pack_i_3 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp10, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_i_3"/></StgValue>
</operation>

<operation id="619" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:207 %tmp27 = add i31 %mul_ln51_12, i31 %mul_ln51

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="620" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:208 %tmp31 = add i31 %mul_ln51_13, i31 %mul_ln55_4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="621" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:209 %tmp14 = add i31 %tmp31, i31 %tmp27

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="622" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:210 %result_pack_q_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp14, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_q_1"/></StgValue>
</operation>

<operation id="623" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:224 %tmp32 = add i31 %mul_ln51_14, i31 %mul_ln51_1

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="624" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:225 %tmp33 = add i31 %mul_ln51_15, i31 %mul_ln55_5

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="625" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:226 %tmp18 = add i31 %tmp33, i31 %tmp32

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="626" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:227 %result_pack_q_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp18, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_q_2"/></StgValue>
</operation>

<operation id="627" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:241 %tmp34 = add i31 %mul_ln51_16, i31 %mul_ln51_2

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="628" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:242 %tmp35 = add i31 %mul_ln51_17, i31 %mul_ln55_6

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="629" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
store_loop.split:243 %tmp22 = add i31 %tmp35, i31 %tmp34

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="630" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
store_loop.split:244 %result_pack_q_3 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp22, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_q_3"/></StgValue>
</operation>

<operation id="631" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:5 %tmp36 = add i31 %mul_ln51_10, i31 %mul_ln55_3

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="632" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:6 %tmp37 = add i31 %mul_ln51_11, i31 %mul_ln54_3

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="633" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:7 %tmp26 = add i31 %tmp37, i31 %tmp36

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="634" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:10 %tmp38 = add i31 %mul_ln51_18, i31 %mul_ln51_3

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="635" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:11 %tmp39 = add i31 %mul_ln51_19, i31 %mul_ln55_7

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="636" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx179.1.3.exit:12 %tmp30 = add i31 %tmp39, i31 %tmp38

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="637" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx179.1.3.exit:13 %result_pack_i = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp26, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_i"/></StgValue>
</operation>

<operation id="638" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx179.1.3.exit:14 %result_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %tmp30, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="result_pack_q"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="639" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayidx179.1.3.exit:15 %or_ln61_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %result_pack_q, i16 %result_pack_i, i16 %result_pack_q_3, i16 %result_pack_i_3, i16 %result_pack_q_2, i16 %result_pack_i_2, i16 %result_pack_q_1, i16 %result_pack_i_1

]]></Node>
<StgValue><ssdm name="or_ln61_5"/></StgValue>
</operation>

<operation id="640" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
arrayidx179.1.3.exit:16 %write_ln61 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_compute_to_fft, i128 %or_ln61_5

]]></Node>
<StgValue><ssdm name="write_ln61"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="641" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end62:0 %add_ln64 = add i2 %write_bank_idx_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="642" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.end62:1 %store_ln64 = store i2 %add_ln64, i2 %write_bank_idx

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="643" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0">
<![CDATA[
for.end62:2 %ret_ln65 = ret

]]></Node>
<StgValue><ssdm name="ret_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
