INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/VGA_timings.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_timings
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/VGA_timings_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_timings_TB
INFO: [VRFC 10-2458] undeclared symbol w_oHS, assumed default net type wire [C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/VGA_timings_TB.v:62]
INFO: [VRFC 10-2458] undeclared symbol w_oVS, assumed default net type wire [C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/new/VGA_timings_TB.v:63]
