==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'iiccomm3.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:25 ; elapsed = 00:00:32 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 124153 ; free virtual = 504166
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:27 ; elapsed = 00:00:34 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 124154 ; free virtual = 504169
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:29 ; elapsed = 00:00:35 . Memory (MB): peak = 360.207 ; gain = 13.645 ; free physical = 124223 ; free virtual = 504239
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:29 ; elapsed = 00:00:35 . Memory (MB): peak = 360.207 ; gain = 13.645 ; free physical = 124225 ; free virtual = 504242
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:29 ; elapsed = 00:00:36 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 124153 ; free virtual = 504173
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:30 ; elapsed = 00:00:37 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 124149 ; free virtual = 504169
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'iiccomm3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iiccomm3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.02 seconds; current allocated memory: 79.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 79.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iiccomm3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/iic_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/stat_reg_outValue1_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/stat_reg_outValue2_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/stat_reg_outValue3_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/stat_reg_outValue4_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/ctrl_reg_outValue_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/empty_pirq_outValue_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/full_pirq_outValue_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/tx_fifo_outValue1_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/tx_fifo_outValue2_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/tx_fifo_outValue3_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/rx_fifo_outValue_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/length1_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'iiccomm3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'stat_reg_outValue1_V', 'stat_reg_outValue2_V', 'stat_reg_outValue3_V', 'stat_reg_outValue4_V', 'ctrl_reg_outValue_V', 'empty_pirq_outValue_V', 'full_pirq_outValue_V', 'tx_fifo_outValue1_V', 'tx_fifo_outValue2_V', 'tx_fifo_outValue3_V', 'rx_fifo_outValue_V' and 'length1_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'iiccomm3'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 80.965 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:31 ; elapsed = 00:00:38 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 124143 ; free virtual = 504165
INFO: [SYSC 207-301] Generating SystemC RTL for iiccomm3.
INFO: [VHDL 208-304] Generating VHDL RTL for iiccomm3.
INFO: [VLOG 209-307] Generating Verilog RTL for iiccomm3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 78.32 seconds; peak allocated memory: 80.965 MB.
