/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2019 MediaTek Inc.
*/

#ifndef __CLATM_INITCFG_H__
#define __CLATM_INITCFG_H__

#define CLATM_SET_INIT_CFG			(1)

#define CLATM_INIT_CFG_0_TARGET_TJ		(79000)
#define CLATM_INIT_CFG_0_EXIT_POINT		(1000)
#define CLATM_INIT_CFG_0_FIRST_STEP		(4000)
#define CLATM_INIT_CFG_0_THETA_RISE		(5)
#define CLATM_INIT_CFG_0_THETA_FALL		(5)
#define CLATM_INIT_CFG_0_MIN_BUDGET_CHG		(1)
#define CLATM_INIT_CFG_0_MIN_CPU_PWR	(300)
#define CLATM_INIT_CFG_0_MAX_CPU_PWR	(4000)
#define CLATM_INIT_CFG_0_MIN_GPU_PWR	(200)
#define CLATM_INIT_CFG_0_MAX_GPU_PWR	(2500)

#define CLATM_INIT_CFG_1_TARGET_TJ		(79000)
#define CLATM_INIT_CFG_1_EXIT_POINT		(1000)
#define CLATM_INIT_CFG_1_FIRST_STEP		(4000)
#define CLATM_INIT_CFG_1_THETA_RISE		(5)
#define CLATM_INIT_CFG_1_THETA_FALL		(5)
#define CLATM_INIT_CFG_1_MIN_BUDGET_CHG		(1)
#define CLATM_INIT_CFG_1_MIN_CPU_PWR		(300)
#define CLATM_INIT_CFG_1_MAX_CPU_PWR		(4000)
#define CLATM_INIT_CFG_1_MIN_GPU_PWR		(200)
#define CLATM_INIT_CFG_1_MAX_GPU_PWR		(2500)

#define CLATM_INIT_CFG_2_TARGET_TJ		(79000)
#define CLATM_INIT_CFG_2_EXIT_POINT		(1000)
#define CLATM_INIT_CFG_2_FIRST_STEP		(4000)
#define CLATM_INIT_CFG_2_THETA_RISE		(5)
#define CLATM_INIT_CFG_2_THETA_FALL		(5)
#define CLATM_INIT_CFG_2_MIN_BUDGET_CHG		(1)
#define CLATM_INIT_CFG_2_MIN_CPU_PWR		(300)
#define CLATM_INIT_CFG_2_MAX_CPU_PWR		(4000)
#define CLATM_INIT_CFG_2_MIN_GPU_PWR		(200)
#define CLATM_INIT_CFG_2_MAX_GPU_PWR		(2500)

#define CLATM_INIT_CFG_ACTIVE_ATM_COOLER	(0)

#define CLATM_INIT_CFG_CATM			(0)

#define CLATM_INIT_CFG_PHPB_CPU_TT		(80)
#define CLATM_INIT_CFG_PHPB_CPU_TP		(80)

#define CLATM_INIT_CFG_PHPB_GPU_TT		(80)
#define CLATM_INIT_CFG_PHPB_GPU_TP		(80)

#define CLATM_INIT_HRTIMER_POLLING_DELAY	(50)

#define CLATM_USE_MIN_CPU_OPP			(0)
#endif	/* __CLATM_INITCFG_H__ */
