# Ottoman

Hi! I'm an enthusiastic electrical engineer passionate about digital design, computer architecture, and hardware-software co-design. I enjoy building RTL designs, exploring neural processing units, and creating efficient hardware implementations.

## About Me

I specialize in digital design and verification, with hands-on experience in RTL development, pipeline design, and hardware acceleration. I'm particularly interested in processor architecture, neural processing units, and video processing systems.

## Skills

### Programming Languages

- ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
- ![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
- ![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)
- ![JavaScript](https://img.shields.io/badge/JavaScript-F7DF1E?style=for-the-badge&logo=javascript&logoColor=black)
- ![TypeScript](https://img.shields.io/badge/TypeScript-3178C6?style=for-the-badge&logo=typescript&logoColor=white)
- ![HTML5](https://img.shields.io/badge/HTML5-E34F26?style=for-the-badge&logo=html5&logoColor=white)
- ![CSS3](https://img.shields.io/badge/CSS3-1572B6?style=for-the-badge&logo=css3&logoColor=white)

### Digital Design & Hardware Description Languages

- ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-005F9E?style=for-the-badge)
- ![Verilog](https://img.shields.io/badge/Verilog-FF6F00?style=for-the-badge)
- ![VHDL](https://img.shields.io/badge/VHDL-512BD4?style=for-the-badge)

### Tools & Frameworks

- ![OpenCV](https://img.shields.io/badge/OpenCV-5C3EE8?style=for-the-badge&logo=opencv&logoColor=white)
- ![NumPy](https://img.shields.io/badge/NumPy-013243?style=for-the-badge&logo=numpy&logoColor=white)
- ![FFmpeg](https://img.shields.io/badge/FFmpeg-007808?style=for-the-badge&logo=ffmpeg&logoColor=white)
- ![Mermaid](https://img.shields.io/badge/Mermaid-FF6B6B?style=for-the-badge&logo=mermaid&logoColor=white)
- ![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
- ![Icarus Verilog](https://img.shields.io/badge/Icarus_Verilog-FF6F00?style=for-the-badge)
- ![GTKwave](https://img.shields.io/badge/GTKwave-7C3AED?style=for-the-badge)

### Digital Design Skills

- **RTL Design**: SystemVerilog, Verilog, VHDL
- **Processor Architecture**: Pipelined processors, hazard detection, forwarding
- **Neural Processing**: INT8 quantization, matrix multiplication accelerators
- **Video Processing**: VGA timing, FIFO buffering, pixel streaming
- **Verification**: Self-checking testbenches, waveform analysis, golden models
- **Hardware-Software Co-design**: C++ reference models, Python test generation

## Featured Projects

- **[Quantized Stream NPU](https://github.com/ahmed27037/Quantized-Stream-NPU)** - INT8 neural processing unit with pipelined outer-product engine
- **[RISCV32 Harvard Pipeline](https://github.com/ahmed27037/riscv32-harvard-pipeline)** - 5-stage pipelined RISC-V processor
- **[VGA Image Stream with Ping-Pong FIFO Buffers](https://github.com/ahmed27037/VGA-Image-Stream-with-Ping-Pong-FIFO-buffers)** - Video streaming system with double-buffered FIFOs

## Contact

- ðŸ“§ Email: aasaosma@uwaterloo.ca
- ðŸ’» GitHub: [@ahmed27037](https://github.com/ahmed27037)
