#--  Synopsys, Inc.
#--  Version P-2019.03X+7t
#--  Project file /home/kevinyuan/works/nvdla/hw/acx/syn/nvdla.prj
#--  Written on Sat Feb 15 01:19:07 2020


#project folders
add_folder {bdma}  
add_folder {cacc}  
add_folder {car}  
add_folder {cbuf}  
add_folder {cdma}  
add_folder {cdp}  
add_folder {cmac}  
add_folder {csc}  
add_folder {glb}  
add_folder {nocif}  
add_folder {pdp}  
add_folder {retiming}  
add_folder {rubik}  
add_folder {sdp}  
add_folder {top}  
add_folder {csb_master}  
add_folder {rams}  
add_folder {vlibs}  
add_folder {include}  

#project files
add_file -verilog -folder {bdma} "../../outdir/nv_small/vmod/nvdla/bdma/NV_NVDLA_BDMA_cq.v"
add_file -verilog -folder {bdma} "../../outdir/nv_small/vmod/nvdla/bdma/NV_NVDLA_BDMA_csb.v"
add_file -verilog -folder {bdma} "../../outdir/nv_small/vmod/nvdla/bdma/NV_NVDLA_BDMA_gate.v"
add_file -verilog -folder {bdma} "../../outdir/nv_small/vmod/nvdla/bdma/NV_NVDLA_BDMA_load.v"
add_file -verilog -folder {bdma} "../../outdir/nv_small/vmod/nvdla/bdma/NV_NVDLA_BDMA_reg.v"
add_file -verilog -folder {bdma} "../../outdir/nv_small/vmod/nvdla/bdma/NV_NVDLA_BDMA_store.v"
add_file -verilog -folder {bdma} "../../outdir/nv_small/vmod/nvdla/bdma/NV_NVDLA_bdma.v"
add_file -verilog -folder {cacc} "../../outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_CALC_int8.v"
add_file -verilog -folder {cacc} "../../outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_buffer.v"
add_file -verilog -folder {cacc} "../../outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v"
add_file -verilog -folder {cacc} "../../outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_calculator.v"
add_file -verilog -folder {cacc} "../../outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_buffer.v"
add_file -verilog -folder {cacc} "../../outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v"
add_file -verilog -folder {cacc} "../../outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_dual_reg.v"
add_file -verilog -folder {cacc} "../../outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_regfile.v"
add_file -verilog -folder {cacc} "../../outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_single_reg.v"
add_file -verilog -folder {cacc} "../../outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_slcg.v"
add_file -verilog -folder {cacc} "../../outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_cacc.v"
add_file -verilog -folder {car} "../../outdir/nv_small/vmod/nvdla/car/NV_NVDLA_core_reset.v"
add_file -verilog -folder {car} "../../outdir/nv_small/vmod/nvdla/car/NV_NVDLA_reset.v"
add_file -verilog -folder {car} "../../outdir/nv_small/vmod/nvdla/car/NV_NVDLA_ssync3d.v"
add_file -verilog -folder {car} "../../outdir/nv_small/vmod/nvdla/car/NV_NVDLA_ssync3d_c.v"
add_file -verilog -folder {car} "../../outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d.v"
add_file -verilog -folder {car} "../../outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d_c.v"
add_file -verilog -folder {car} "../../outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d_s.v"
add_file -verilog -folder {cbuf} "../../outdir/nv_small/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_fifo.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_WG_fifo.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_sp_arb.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_wgs_fifo.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_wrr_arb.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_img.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_regfile.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_shared_buffer.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_slcg.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_status.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wg.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v"
add_file -verilog -folder {cdma} "../../outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_cdma.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_ctrl.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_MUL_unit.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin_tp1.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_intp.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_lut.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_mul.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_syncfifo.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_dual.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_single.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_dp.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_reg.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/NV_NVDLA_cdp.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/fp_format_cvt.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/fp_sum_block.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/int_sum_block.v"
add_file -verilog -folder {cdp} "../../outdir/nv_small/vmod/nvdla/cdp/int_sum_block_tp1.v"
add_file -verilog -folder {cfgrom} "../../outdir/nv_small/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v"
add_file -verilog -folder {cfgrom} "../../outdir/nv_small/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v"
add_file -verilog -folder {cmac} "../../outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v"
add_file -verilog -folder {cmac} "../../outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v"
add_file -verilog -folder {cmac} "../../outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v"
add_file -verilog -folder {cmac} "../../outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v"
add_file -verilog -folder {cmac} "../../outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v"
add_file -verilog -folder {cmac} "../../outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_slcg.v"
add_file -verilog -folder {cmac} "../../outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_dual.v"
add_file -verilog -folder {cmac} "../../outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_single.v"
add_file -verilog -folder {cmac} "../../outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_core.v"
add_file -verilog -folder {cmac} "../../outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_reg.v"
add_file -verilog -folder {cmac} "../../outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_cmac.v"
add_file -verilog -folder {csb_master} "../../outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v"
add_file -verilog -folder {csb_master} "../../outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v"
add_file -verilog -folder {csb_master} "../../outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_WL_dec.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dual_reg.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_regfile.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_single_reg.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_slcg.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v"
add_file -verilog -folder {csc} "../../outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_csc.v"
add_file -verilog -folder {glb} "../../outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_CSB_reg.v"
add_file -verilog -folder {glb} "../../outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v"
add_file -verilog -folder {glb} "../../outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_fc.v"
add_file -verilog -folder {glb} "../../outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_ic.v"
add_file -verilog -folder {glb} "../../outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_glb.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_arb.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_bpt.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_cvt.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_spt.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_cq.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_ig.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_cq.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_eg.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_ig.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_write.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_NOCIF_dram.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_mcif.v"
add_file -verilog -folder {nocif} "../../outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_nocif.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_preproc.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_unit1d.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_dual.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_single.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_cq.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_reg.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_dual.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_single.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_core.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_nan.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_rdma.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_reg.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_slcg.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/NV_NVDLA_pdp.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/cal1d_fp16_pool_sum.v"
add_file -verilog -folder {pdp} "../../outdir/nv_small/vmod/nvdla/pdp/fp16_4add.v"
add_file -verilog -folder {retiming} "../../outdir/nv_small/vmod/nvdla/retiming/NV_NVDLA_RT_cacc2glb.v"
add_file -verilog -folder {retiming} "../../outdir/nv_small/vmod/nvdla/retiming/NV_NVDLA_RT_cmac_a2cacc.v"
add_file -verilog -folder {retiming} "../../outdir/nv_small/vmod/nvdla/retiming/NV_NVDLA_RT_cmac_b2cacc.v"
add_file -verilog -folder {retiming} "../../outdir/nv_small/vmod/nvdla/retiming/NV_NVDLA_RT_csb2cacc.v"
add_file -verilog -folder {retiming} "../../outdir/nv_small/vmod/nvdla/retiming/NV_NVDLA_RT_csb2cmac.v"
add_file -verilog -folder {retiming} "../../outdir/nv_small/vmod/nvdla/retiming/NV_NVDLA_RT_csc2cmac_a.v"
add_file -verilog -folder {retiming} "../../outdir/nv_small/vmod/nvdla/retiming/NV_NVDLA_RT_csc2cmac_b.v"
add_file -verilog -folder {retiming} "../../outdir/nv_small/vmod/nvdla/retiming/NV_NVDLA_RT_sdp2nocif.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_dma.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_dr2drc.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_dual_reg.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_fifo.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_intr.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_regfile.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_core.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_ctrl.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_rcmd.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_wcmd.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_seq_gen.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_single_reg.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_slcg.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_wr_req.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_wrdma_cmd.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_RUBIK_wrdma_data.v"
add_file -verilog -folder {rubik} "../../outdir/nv_small/vmod/nvdla/rubik/NV_NVDLA_rubik.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_gate.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_Y_lut.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_gate.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_pack.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_unpack.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_y.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_ERDMA_gate.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_mul.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_relu.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_trt.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_cvt_top.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_idx_top.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_inp_top.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_alu.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_core.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_cvt.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_idx.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_inp.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_mul.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_c.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_lut_expn.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_lut_line.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_relu.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_sync2data.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x1_int.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x2_int.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_eg.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_gate.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_ig.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_gate.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_single.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_dmaif.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_eg.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_ig.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_pack.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_reg.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_unpack.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_dual.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_single.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_out.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_dat.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_gate.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_unpack.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_brdma.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_erdma.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_mrdma.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_nrdma.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_reg.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_wdma.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_sdp.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_CDMA_WT_8ATMM_fifo.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_DP_data_fifo.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_DP_intpinfo_fifo.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_DP_sumpd_fifo.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_RDMA_lat_fifo.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_PDP_RDMA_lat_fifo.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_PDP_RDMA_ro_fifo.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_PDP_SDPIN_ro_fifo.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_PDP_WDMA_DAT_fifo.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_SDP_BRDMA_cq_lib.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_SDP_BRDMA_lat_fifo_lib.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_SDP_ERDMA_cq_lib.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_SDP_ERDMA_lat_fifo_lib.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_SDP_MRDMA_EG_lat_fifo_lib.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_SDP_MRDMA_cq_lib.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_SDP_NRDMA_cq_lib.v"
add_file -verilog -folder {sdp} "../../outdir/nv_small/vmod/fifos/NV_NVDLA_SDP_NRDMA_lat_fifo_lib.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x128.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x128_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x18.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x18_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x256.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x256_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x32.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x32_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x512.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x512_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x60.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x60_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x64.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_128x64_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_16x128.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_16x128_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_16x256.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_16x256_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_16x272.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_16x272_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_16x64.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_16x64_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x128.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x128_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x256.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x256_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x3.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x3_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x512.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x512_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x64.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x64_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x7.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_256x7_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x128.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x128_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x16.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x16_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x256.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x256_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x272.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x272_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x32.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x32_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x512.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x512_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x544.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x544_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x64.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x64_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x768.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_32x768_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_512x128.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_512x128_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_512x256.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_512x256_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_512x512.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_512x512_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_512x64.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_512x64_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x10.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x1024.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x1024_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x1088.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x1088_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x10_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x116.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x116_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x128.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x128_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x18.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x18_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x256.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x256_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x32.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x32_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x512.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x512_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x64.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rws_64x64_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_128x11.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_128x11_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_128x257.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_128x257_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_128x6.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_128x6_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_160x16.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_160x16_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_160x514.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_160x514_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_160x65.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_160x65_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_16x14.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_16x14_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_16x16.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_16x16_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_16x256.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_16x256_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_16x65.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_16x65_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_20x289.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_20x289_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_245x514.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_245x514_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_256x11.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_256x11_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_256x14.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_256x14_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_256x16.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_256x16_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_256x257.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_256x257_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_32x129.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_32x129_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_32x256.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_32x256_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_32x32.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_32x32_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_4x128.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_4x128_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_4x64.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_4x64_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_61x514.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_61x514_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_61x64.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_61x64_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_61x65.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_61x65_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_64x129.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_64x129_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_64x14.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_64x14_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_64x16.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_64x16_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_80x14.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_80x14_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_80x16.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_80x16_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_80x256.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_80x256_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_80x514.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_80x514_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_80x65.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_80x65_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_8x129.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_8x129_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_8x257.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_8x257_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_8x65.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsp_8x65_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwst_256x8.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwst_256x8_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_19x32.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_19x4.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_19x80.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_19x80_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_20x16.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_20x16_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_20x32.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_20x32_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_20x4.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_20x4_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_20x8.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_20x8_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_60x168.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_60x168_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_60x21.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_60x21_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_60x42.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_60x42_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_60x84.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_60x84_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x15.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x15_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x17.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x17_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x18.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x18_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x36.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x36_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x72.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x9.v"
add_file -verilog -folder {rams/synth} "../../outdir/nv_small/vmod/rams/synth/nv_ram_rwsthp_80x9_logic.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/AN2D4PO4.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/CKLNQD12.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/CKLNQD12PO4.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_cdp_icvt.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_cdp_ocvt.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp16_to_fp17.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp16_to_fp32.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp17_add.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp17_mul.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp17_sub.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp17_to_fp16.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp17_to_fp32.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp32_add.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp32_mul.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp32_sub.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp32_to_fp16.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_fp32_to_fp17.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/HLS_uint16_to_fp17.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/LNQD1PO4.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/MUX2D4.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/MUX2HDD2.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_BLKBOX_BUFFER.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_BLKBOX_SINK.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_BLKBOX_SRC0.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_BLKBOX_SRC0_X.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_CLK_gate_power.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_DW02_tree.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_DW_lsd.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_DW_minmax.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_NVDLA_CDP_HLS_icvt.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_NVDLA_CDP_HLS_ocvt.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_NVDLA_HLS_saturate.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_NVDLA_HLS_shiftleftsu.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_NVDLA_HLS_shiftrightsatsu.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_NVDLA_HLS_shiftrightss.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/NV_NVDLA_HLS_shiftrightusz.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/OR2D1.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/PGAOPV_AN2D2PO4.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/PGAOPV_DFCNQD2PO4.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/PGAOPV_INVD2PO4.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/SDFCNQD1.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/SDFQD1.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/SDFSNQD1.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/ScanShareSel_JTAG_reg_ext_cg.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/oneHotClk_async_read_clock.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/oneHotClk_async_write_clock.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/p_SDFCNQD1PO4.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/p_SSYNC2DO_C_PP.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/p_SSYNC3DO.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/p_SSYNC3DO_C_PPP.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/p_SSYNC3DO_S_PPP.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/sync2d_c_pp.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/sync3d.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/sync3d_c_ppp.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/sync3d_s_ppp.v"
add_file -verilog -folder {vlibs} "../../outdir/nv_small/vmod/vlibs/sync_reset.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_128X11_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_128X6_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_80X66_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_20X288_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_20X80_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_256X4_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_256X7_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_256X8_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_32X16_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_32X32_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_64X10_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_80X15_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_512X40_GL_M4_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_512X64_GL_M4_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_248X144_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_248X82_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_256X11_GL_M4_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_256X80_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_32X192_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_32X224_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_32X288_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_64X116_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_64X226_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_64X288_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_80X288_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_80X256_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_80X72_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_16X128_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_16X14_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_16X16_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_16X256_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_16X272_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_16X64_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_16X66_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_20X16_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_20X32_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_20X8_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_32X64_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_60X22_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_64X14_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_64X16_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_64X18_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_64X32_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_80X14_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_80X18_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_80X9_GL_M2_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_8X130_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_8X258_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMDP_8X66_GL_M1_E2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_128X128_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_128X18_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_128X224_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_128X256_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_128X258_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_128X288_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_128X32_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_128X60_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_128X64_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_160X144_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_160X16_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_160X65_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_160X82_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_160X93_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_256X112_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_256X113_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_256X128_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_256X144_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_256X14_GL_M4_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_256X16_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_256X64_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_32X128_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_32X130_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_32X256_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_32X272_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_512X56_GL_M4_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_512X72_GL_M4_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_512X8_GL_M4_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_60X168_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_60X42_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_60X84_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_64X128_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_64X130_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_64X160_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_64X224_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_64X256_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_64X64_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_64X66_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_80X16_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_80X17_GL_M2_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_80X226_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_80X238_GL_M1_D2.v"
add_file -verilog -folder {rams/model} "../../outdir/nv_small/vmod/rams/model/RAMPDP_80X36_GL_M1_D2.v"
add_file -verilog -folder {top} "../../outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_a.v"
add_file -verilog -folder {top} "../../outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_c.v"
add_file -verilog -folder {top} "../../outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_m.v"
add_file -verilog -folder {top} "../../outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v"
add_file -verilog -folder {top} "../../outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_p.v"
add_file -verilog -folder {top} "../../outdir/nv_small/vmod/nvdla/top/NV_nvdla.v"
add_file -verilog -folder {include} "../../outdir/nv_small/vmod/include/simulate_x_tick.vh"
add_file -verilog -folder {include} "../../outdir/nv_small/vmod/include/NV_NVDLA_MCIF_define.vh"
add_file -verilog -folder {include} "../../outdir/nv_small/vmod/include/NV_HWACC_NVDLA_tick_defines.vh"
add_file -constraint "../cons/NV_NVDLA_partition_a.sdc"
add_file -constraint "../cons/NV_NVDLA_partition_c.sdc"
add_file -constraint "../cons/NV_NVDLA_partition_m.sdc"
add_file -constraint "../cons/NV_NVDLA_partition_o.sdc"
add_file -constraint "../cons/NV_NVDLA_partition_p.sdc"



#implementation: "rev_NV_NVDLA_partition_a"
impl -add rev_NV_NVDLA_partition_a -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1
set_option -hdl_define -set DESIGNWARE_NOEXIST=1

#set constraint files
set_option -constraint -clear
set_option -constraint -enable "/home/kevinyuan/works/nvdla/hw/acx/cons/NV_NVDLA_partition_a.sdc"
set_option -include_path {../../outdir/nv_small/vmod/include/}
set_option -library_path {../../outdir/nv_small/vmod/rams/synth/}

#device options
set_option -technology ACHRONIXSPEEDSTER7T
set_option -part AC7t1500ES0
set_option -package F53A0
set_option -speed_grade C1
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "NV_NVDLA_partition_a"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0
set_option -allow_duplicate_modules 1

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# Achronix Speedster7t
set_option -maxfan 100
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 1
set_option -retime_registers_forward 0
set_option -pipe 1
set_option -retiming 1
set_option -update_models_cp 0
set_option -run_prop_extract 1
set_option -fix_gated_and_generated_clocks 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_NV_NVDLA_partition_a/NV_NVDLA_partition_a.vm"


#implementation: "rev_NV_NVDLA_partition_c"
impl -add rev_NV_NVDLA_partition_c -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1
set_option -hdl_define -set DESIGNWARE_NOEXIST=1

#set constraint files
set_option -constraint -clear
set_option -constraint -enable "/home/kevinyuan/works/nvdla/hw/acx/cons/NV_NVDLA_partition_c.sdc"
set_option -include_path {../../outdir/nv_small/vmod/include/}
set_option -library_path {../../outdir/nv_small/vmod/rams/synth/}

#device options
set_option -technology ACHRONIXSPEEDSTER7T
set_option -part AC7t1500ES0
set_option -package F53A0
set_option -speed_grade C1
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "NV_NVDLA_partition_c"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0
set_option -allow_duplicate_modules 1

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# Achronix Speedster7t
set_option -maxfan 100
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 1
set_option -retime_registers_forward 0
set_option -pipe 1
set_option -retiming 1
set_option -update_models_cp 0
set_option -run_prop_extract 1
set_option -fix_gated_and_generated_clocks 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_NV_NVDLA_partition_c/NV_NVDLA_partition_c.vm"


#implementation: "rev_NV_NVDLA_partition_m"
impl -add rev_NV_NVDLA_partition_m -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1
set_option -hdl_define -set DESIGNWARE_NOEXIST=1

#set constraint files
set_option -constraint -clear
set_option -constraint -enable "/home/kevinyuan/works/nvdla/hw/acx/cons/NV_NVDLA_partition_m.sdc"
set_option -include_path {../../outdir/nv_small/vmod/include/}
set_option -library_path {../../outdir/nv_small/vmod/rams/synth/}

#device options
set_option -technology ACHRONIXSPEEDSTER7T
set_option -part AC7t1500ES0
set_option -package F53A0
set_option -speed_grade C1
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "NV_NVDLA_partition_m"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0
set_option -allow_duplicate_modules 1

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# Achronix Speedster7t
set_option -maxfan 100
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 1
set_option -retime_registers_forward 0
set_option -pipe 1
set_option -retiming 1
set_option -update_models_cp 0
set_option -run_prop_extract 1
set_option -fix_gated_and_generated_clocks 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_NV_NVDLA_partition_m/NV_NVDLA_partition_m.vm"


#implementation: "rev_NV_NVDLA_partition_o"
impl -add rev_NV_NVDLA_partition_o -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1
set_option -hdl_define -set DESIGNWARE_NOEXIST=1

#set constraint files
set_option -constraint -clear
set_option -constraint -enable "/home/kevinyuan/works/nvdla/hw/acx/cons/NV_NVDLA_partition_o.sdc"
set_option -include_path {../../outdir/nv_small/vmod/include/}
set_option -library_path {../../outdir/nv_small/vmod/rams/synth/}

#device options
set_option -technology ACHRONIXSPEEDSTER7T
set_option -part AC7t1500ES0
set_option -package F53A0
set_option -speed_grade C1
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "NV_NVDLA_partition_o"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0
set_option -allow_duplicate_modules 1

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# Achronix Speedster7t
set_option -maxfan 100
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 1
set_option -retime_registers_forward 0
set_option -pipe 1
set_option -retiming 1
set_option -update_models_cp 0
set_option -run_prop_extract 1
set_option -fix_gated_and_generated_clocks 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_NV_NVDLA_partition_o/NV_NVDLA_partition_o.vm"


#implementation: "rev_NV_NVDLA_partition_p"
impl -add rev_NV_NVDLA_partition_p -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1
set_option -hdl_define -set DESIGNWARE_NOEXIST=1

#set constraint files
set_option -constraint -clear
set_option -constraint -enable "/home/kevinyuan/works/nvdla/hw/acx/cons/NV_NVDLA_partition_p.sdc"
set_option -include_path {../../outdir/nv_small/vmod/include/}
set_option -library_path {../../outdir/nv_small/vmod/rams/synth/}

#device options
set_option -technology ACHRONIXSPEEDSTER7T
set_option -part AC7t1500ES0
set_option -package F53A0
set_option -speed_grade C1
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "NV_NVDLA_partition_p"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0
set_option -allow_duplicate_modules 1

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# Achronix Speedster7t
set_option -maxfan 100
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 1
set_option -retime_registers_forward 0
set_option -pipe 1
set_option -retiming 1
set_option -update_models_cp 0
set_option -run_prop_extract 1
set_option -fix_gated_and_generated_clocks 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_NV_NVDLA_partition_p/NV_NVDLA_partition_p.vm"


#implementation: "rev_NV_nvdla"
impl -add rev_NV_nvdla -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1
set_option -hdl_define -set DESIGNWARE_NOEXIST=1

#set constraint files
set_option -constraint -clear
set_option -include_path {../../outdir/nv_small/vmod/include/}
set_option -library_path {../../outdir/nv_small/vmod/rams/synth/}

#device options
set_option -technology ACHRONIXSPEEDSTER7T
set_option -part AC7t1500ES0
set_option -package F53A0
set_option -speed_grade C1
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "NV_nvdla"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0
set_option -allow_duplicate_modules 1

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# Achronix Speedster7t
set_option -maxfan 100
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 1
set_option -retime_registers_forward 0
set_option -pipe 1
set_option -retiming 1
set_option -update_models_cp 0
set_option -run_prop_extract 1
set_option -fix_gated_and_generated_clocks 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_NV_nvdla/NV_nvdla.vm"
impl -active "rev_NV_NVDLA_partition_a"

