{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571064500774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571064500775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 11:48:20 2019 " "Processing started: Mon Oct 14 11:48:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571064500775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571064500775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571064500775 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1571064501145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571064501811 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571064501811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571064501811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571064501849 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag ALU.vhd(12) " "VHDL Signal Declaration warning at ALU.vhd(12): used implicit default value for signal \"flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1571064501851 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1571064501852 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1571064501852 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 ALU.vhd(26) " "VHDL Process Statement warning at ALU.vhd(26): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1571064501852 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 ALU.vhd(26) " "VHDL Process Statement warning at ALU.vhd(26): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1571064501852 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(34) " "VHDL Process Statement warning at ALU.vhd(34): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1571064501853 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1571064501853 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(20) " "Inferred latch for \"result\[0\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571064501854 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(20) " "Inferred latch for \"result\[1\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571064501854 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(20) " "Inferred latch for \"result\[2\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571064501854 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(20) " "Inferred latch for \"result\[3\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571064501854 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(20) " "Inferred latch for \"result\[4\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571064501854 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(20) " "Inferred latch for \"result\[5\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571064501854 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(20) " "Inferred latch for \"result\[6\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571064501854 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(20) " "Inferred latch for \"result\[7\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571064501855 "|ALU"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[0\] " "Latch result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[1\]" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571064502485 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571064502485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[1\] " "Latch result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[1\]" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571064502485 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571064502485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[2\] " "Latch result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[1\]" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571064502485 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571064502485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[3\] " "Latch result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[1\]" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571064502485 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571064502485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[4\] " "Latch result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[1\]" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571064502485 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571064502485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[5\] " "Latch result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[1\]" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571064502485 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571064502485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[6\] " "Latch result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[1\]" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571064502486 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571064502486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[7\] " "Latch result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[1\]" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1571064502486 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1571064502486 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flag\[0\] GND " "Pin \"flag\[0\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571064502514 "|ALU|flag[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag\[1\] GND " "Pin \"flag\[1\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571064502514 "|ALU|flag[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag\[2\] GND " "Pin \"flag\[2\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571064502514 "|ALU|flag[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag\[3\] GND " "Pin \"flag\[3\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/Aluno/Downloads/sistemas-digitais-master/Microcontrolador/ALU/ALU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571064502514 "|ALU|flag[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1571064502514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1571064502792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571064502792 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1571064502847 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1571064502847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1571064502847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1571064502847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571064502893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 11:48:22 2019 " "Processing ended: Mon Oct 14 11:48:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571064502893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571064502893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571064502893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571064502893 ""}
