Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Feb  1 20:07:47 2024
| Host         : BiagioSalzillo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_on_board_timing_summary_routed.rpt -pb system_on_board_timing_summary_routed.pb -rpx system_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : system_on_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 77 register/latch pins with no clock driven by root clock pin: bdt/counter0/y_reg[0]/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: bdt/counter0/y_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sys/nodoA/cu/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sys/nodoA/cu/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sys/nodoB/cu/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sys/nodoC/cu/FSM_sequential_sc_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.513        0.000                      0                  402        0.126        0.000                      0                  402        4.020        0.000                       0                   210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.513        0.000                      0                  401        0.126        0.000                      0                  401        4.020        0.000                       0                   210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.182        0.000                      0                    1        5.831        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/mem/mem_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.054ns  (logic 1.026ns (33.600%)  route 2.028ns (66.400%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.722    10.325    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.524    10.849 r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.834    11.683    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.150    11.833 f  sys/nodoC/cu/mem[0][7]_i_3/O
                         net (fo=22, routed)          0.837    12.670    sys/nodoC/cu/y_reg[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.352    13.022 r  sys/nodoC/cu/mem[7][7]_i_1/O
                         net (fo=8, routed)           0.356    13.378    sys/nodoC/ou/mem/mem_reg[7][0]_0[0]
    SLICE_X2Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.600    15.023    sys/nodoC/ou/mem/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_CE)      -0.371    14.891    sys/nodoC/ou/mem/mem_reg[7][3]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/mem/mem_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.054ns  (logic 1.026ns (33.600%)  route 2.028ns (66.400%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.722    10.325    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.524    10.849 r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.834    11.683    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.150    11.833 f  sys/nodoC/cu/mem[0][7]_i_3/O
                         net (fo=22, routed)          0.837    12.670    sys/nodoC/cu/y_reg[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.352    13.022 r  sys/nodoC/cu/mem[7][7]_i_1/O
                         net (fo=8, routed)           0.356    13.378    sys/nodoC/ou/mem/mem_reg[7][0]_0[0]
    SLICE_X2Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.600    15.023    sys/nodoC/ou/mem/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_CE)      -0.371    14.891    sys/nodoC/ou/mem/mem_reg[7][5]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/mem/mem_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.982ns  (logic 1.026ns (34.409%)  route 1.956ns (65.591%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.722    10.325    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.524    10.849 r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.834    11.683    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.150    11.833 r  sys/nodoC/cu/mem[0][7]_i_3/O
                         net (fo=22, routed)          0.627    12.460    sys/nodoC/cu/y_reg[0]
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.352    12.812 r  sys/nodoC/cu/mem[0][7]_i_1/O
                         net (fo=8, routed)           0.495    13.306    sys/nodoC/ou/mem/mem_reg[0][0]_0[0]
    SLICE_X6Y84          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.597    15.020    sys/nodoC/ou/mem/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[0][4]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDRE (Setup_fdre_C_CE)      -0.371    14.872    sys/nodoC/ou/mem/mem_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/mem/mem_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.982ns  (logic 1.026ns (34.409%)  route 1.956ns (65.591%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.722    10.325    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.524    10.849 r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.834    11.683    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.150    11.833 r  sys/nodoC/cu/mem[0][7]_i_3/O
                         net (fo=22, routed)          0.627    12.460    sys/nodoC/cu/y_reg[0]
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.352    12.812 r  sys/nodoC/cu/mem[0][7]_i_1/O
                         net (fo=8, routed)           0.495    13.306    sys/nodoC/ou/mem/mem_reg[0][0]_0[0]
    SLICE_X6Y84          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.597    15.020    sys/nodoC/ou/mem/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[0][5]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDRE (Setup_fdre_C_CE)      -0.371    14.872    sys/nodoC/ou/mem/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/mem/mem_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.982ns  (logic 1.026ns (34.409%)  route 1.956ns (65.591%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.722    10.325    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.524    10.849 r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.834    11.683    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.150    11.833 r  sys/nodoC/cu/mem[0][7]_i_3/O
                         net (fo=22, routed)          0.627    12.460    sys/nodoC/cu/y_reg[0]
    SLICE_X3Y85          LUT5 (Prop_lut5_I1_O)        0.352    12.812 r  sys/nodoC/cu/mem[0][7]_i_1/O
                         net (fo=8, routed)           0.495    13.306    sys/nodoC/ou/mem/mem_reg[0][0]_0[0]
    SLICE_X6Y84          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.597    15.020    sys/nodoC/ou/mem/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[0][6]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X6Y84          FDRE (Setup_fdre_C_CE)      -0.371    14.872    sys/nodoC/ou/mem/mem_reg[0][6]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/mem/mem_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.906ns  (logic 1.026ns (35.303%)  route 1.880ns (64.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.722    10.325    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.524    10.849 r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.834    11.683    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.150    11.833 f  sys/nodoC/cu/mem[0][7]_i_3/O
                         net (fo=22, routed)          0.837    12.670    sys/nodoC/cu/y_reg[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.352    13.022 r  sys/nodoC/cu/mem[7][7]_i_1/O
                         net (fo=8, routed)           0.209    13.231    sys/nodoC/ou/mem/mem_reg[7][0]_0[0]
    SLICE_X4Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598    15.021    sys/nodoC/ou/mem/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.407    14.837    sys/nodoC/ou/mem/mem_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -13.231    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/mem/mem_reg[7][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.906ns  (logic 1.026ns (35.303%)  route 1.880ns (64.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.722    10.325    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.524    10.849 r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.834    11.683    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.150    11.833 f  sys/nodoC/cu/mem[0][7]_i_3/O
                         net (fo=22, routed)          0.837    12.670    sys/nodoC/cu/y_reg[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.352    13.022 r  sys/nodoC/cu/mem[7][7]_i_1/O
                         net (fo=8, routed)           0.209    13.231    sys/nodoC/ou/mem/mem_reg[7][0]_0[0]
    SLICE_X4Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598    15.021    sys/nodoC/ou/mem/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.407    14.837    sys/nodoC/ou/mem/mem_reg[7][1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -13.231    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/mem/mem_reg[7][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.906ns  (logic 1.026ns (35.303%)  route 1.880ns (64.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.722    10.325    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.524    10.849 r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.834    11.683    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.150    11.833 f  sys/nodoC/cu/mem[0][7]_i_3/O
                         net (fo=22, routed)          0.837    12.670    sys/nodoC/cu/y_reg[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.352    13.022 r  sys/nodoC/cu/mem[7][7]_i_1/O
                         net (fo=8, routed)           0.209    13.231    sys/nodoC/ou/mem/mem_reg[7][0]_0[0]
    SLICE_X4Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598    15.021    sys/nodoC/ou/mem/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.407    14.837    sys/nodoC/ou/mem/mem_reg[7][2]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -13.231    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/mem/mem_reg[7][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.906ns  (logic 1.026ns (35.303%)  route 1.880ns (64.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.722    10.325    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.524    10.849 r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.834    11.683    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.150    11.833 f  sys/nodoC/cu/mem[0][7]_i_3/O
                         net (fo=22, routed)          0.837    12.670    sys/nodoC/cu/y_reg[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.352    13.022 r  sys/nodoC/cu/mem[7][7]_i_1/O
                         net (fo=8, routed)           0.209    13.231    sys/nodoC/ou/mem/mem_reg[7][0]_0[0]
    SLICE_X4Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598    15.021    sys/nodoC/ou/mem/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.407    14.837    sys/nodoC/ou/mem/mem_reg[7][4]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -13.231    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/mem/mem_reg[7][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.906ns  (logic 1.026ns (35.303%)  route 1.880ns (64.697%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.722    10.325    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.524    10.849 r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.834    11.683    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.150    11.833 f  sys/nodoC/cu/mem[0][7]_i_3/O
                         net (fo=22, routed)          0.837    12.670    sys/nodoC/cu/y_reg[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.352    13.022 r  sys/nodoC/cu/mem[7][7]_i_1/O
                         net (fo=8, routed)           0.209    13.231    sys/nodoC/ou/mem/mem_reg[7][0]_0[0]
    SLICE_X4Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598    15.021    sys/nodoC/ou/mem/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  sys/nodoC/ou/mem/mem_reg[7][6]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDRE (Setup_fdre_C_CE)      -0.407    14.837    sys/nodoC/ou/mem/mem_reg[7][6]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -13.231    
  -------------------------------------------------------------------
                         slack                                  1.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sys/nodoB/ou/uart0/tfSReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/uart0/rdSReg_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.767%)  route 0.142ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.601     1.520    sys/nodoB/ou/uart0/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  sys/nodoB/ou/uart0/tfSReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  sys/nodoB/ou/uart0/tfSReg_reg[0]/Q
                         net (fo=4, routed)           0.142     1.804    sys/nodoC/ou/uart0/FSM_onehot_strCur_reg[1]_0[0]
    SLICE_X2Y89          SRL16E                                       r  sys/nodoC/ou/uart0/rdSReg_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.875     2.040    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X2Y89          SRL16E                                       r  sys/nodoC/ou/uart0/rdSReg_reg[8]_srl2/CLK
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.677    sys/nodoC/ou/uart0/rdSReg_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sys/nodoC/ou/uart0/rdReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/registerB/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.601     1.520    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  sys/nodoC/ou/uart0/rdReg_reg[2]/Q
                         net (fo=1, routed)           0.113     1.774    sys/nodoC/ou/registerB/y_reg[7]_0[2]
    SLICE_X4Y87          FDRE                                         r  sys/nodoC/ou/registerB/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.870     2.035    sys/nodoC/ou/registerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  sys/nodoC/ou/registerB/y_reg[2]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.070     1.604    sys/nodoC/ou/registerB/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sys/nodoC/ou/uart0/rdSReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/uart0/rdReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdSReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sys/nodoC/ou/uart0/rdSReg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.782    sys/nodoC/ou/uart0/rdSReg_reg_n_0_[0]
    SLICE_X4Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.872     2.037    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdReg_reg[0]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.046     1.603    sys/nodoC/ou/uart0/rdReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sys/nodoC/ou/uart0/rdSReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/uart0/rdReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.301%)  route 0.129ns (47.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdSReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sys/nodoC/ou/uart0/rdSReg_reg[3]/Q
                         net (fo=2, routed)           0.129     1.791    sys/nodoC/ou/uart0/p_4_in10_in
    SLICE_X4Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.872     2.037    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdReg_reg[3]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.047     1.604    sys/nodoC/ou/uart0/rdReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sys/nodoC/ou/uart0/rdReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/registerB/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.413%)  route 0.118ns (45.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.601     1.520    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  sys/nodoC/ou/uart0/rdReg_reg[0]/Q
                         net (fo=1, routed)           0.118     1.779    sys/nodoC/ou/registerB/y_reg[7]_0[0]
    SLICE_X4Y87          FDRE                                         r  sys/nodoC/ou/registerB/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.870     2.035    sys/nodoC/ou/registerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  sys/nodoC/ou/registerB/y_reg[0]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.046     1.580    sys/nodoC/ou/registerB/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sys/nodoC/ou/uart0/rdSReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/uart0/rdReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.390%)  route 0.137ns (51.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdSReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  sys/nodoC/ou/uart0/rdSReg_reg[4]/Q
                         net (fo=2, routed)           0.137     1.786    sys/nodoC/ou/uart0/p_3_in13_in
    SLICE_X4Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.872     2.037    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdReg_reg[4]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.021     1.578    sys/nodoC/ou/uart0/rdReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sys/nodoC/ou/uart0/rdReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/registerB/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.769%)  route 0.119ns (48.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.601     1.520    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  sys/nodoC/ou/uart0/rdReg_reg[6]/Q
                         net (fo=1, routed)           0.119     1.768    sys/nodoC/ou/registerB/y_reg[7]_0[6]
    SLICE_X4Y87          FDRE                                         r  sys/nodoC/ou/registerB/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.870     2.035    sys/nodoC/ou/registerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  sys/nodoC/ou/registerB/y_reg[6]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.022     1.556    sys/nodoC/ou/registerB/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sys/nodoC/ou/uart0/rdSReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/uart0/rdSReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     1.521    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdSReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  sys/nodoC/ou/uart0/rdSReg_reg[3]/Q
                         net (fo=2, routed)           0.117     1.780    sys/nodoC/ou/uart0/p_4_in10_in
    SLICE_X3Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdSReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.875     2.040    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdSReg_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.047     1.568    sys/nodoC/ou/uart0/rdSReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sys/nodoC/ou/uart0/rdReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/registerB/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.601     1.520    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  sys/nodoC/ou/uart0/rdReg_reg[7]/Q
                         net (fo=1, routed)           0.116     1.764    sys/nodoC/ou/registerB/y_reg[7]_0[7]
    SLICE_X4Y87          FDRE                                         r  sys/nodoC/ou/registerB/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.870     2.035    sys/nodoC/ou/registerB/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  sys/nodoC/ou/registerB/y_reg[7]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.018     1.552    sys/nodoC/ou/registerB/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sys/nodoC/ou/uart0/rdReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/registerB/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.899%)  route 0.180ns (56.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.601     1.520    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  sys/nodoC/ou/uart0/rdReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  sys/nodoC/ou/uart0/rdReg_reg[3]/Q
                         net (fo=1, routed)           0.180     1.842    sys/nodoC/ou/registerB/y_reg[7]_0[3]
    SLICE_X1Y86          FDRE                                         r  sys/nodoC/ou/registerB/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.872     2.037    sys/nodoC/ou/registerB/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  sys/nodoC/ou/registerB/y_reg[3]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.072     1.629    sys/nodoC/ou/registerB/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X52Y96    bdt/counter0/y_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X52Y96    bdt/counter0/y_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y94     btn_deb_send_B/count_reg[21]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y94     btn_deb_send_B/count_reg[22]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y94     btn_deb_send_B/count_reg[23]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y94     btn_deb_send_B/count_reg[24]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y95     btn_deb_send_B/count_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y95     btn_deb_send_B/count_reg[26]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y95     btn_deb_send_B/count_reg[27]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     sys/nodoC/ou/uart0/rdSReg_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     sys/nodoC/ou/uart0/rdSReg_reg[8]_srl2/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y91     btn_deb_send_B/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y91     btn_deb_send_B/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y91     btn_deb_send_B/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y92     btn_deb_send_B/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y92     btn_deb_send_B/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y92     btn_deb_send_B/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y92     btn_deb_send_B/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X52Y96    bdt/counter0/y_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     sys/nodoC/ou/uart0/rdSReg_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     sys/nodoC/ou/uart0/rdSReg_reg[8]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y84     sys/nodoC/ou/mem/mem_reg[0][4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y84     sys/nodoC/ou/mem/mem_reg[0][5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y84     sys/nodoC/ou/mem/mem_reg[0][6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y84     sys/nodoC/ou/mem/mem_reg[2][0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y84     sys/nodoC/ou/mem/mem_reg[2][1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y84     sys/nodoC/ou/mem/mem_reg[2][2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y84     sys/nodoC/ou/mem/mem_reg[5][6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y84     sys/nodoC/ou/mem/mem_reg[6][5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/uart0/RDA_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.133ns  (logic 0.674ns (31.602%)  route 1.459ns (68.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.722    10.325    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.524    10.849 f  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.834    11.682    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X5Y88          LUT3 (Prop_lut3_I2_O)        0.150    11.832 f  sys/nodoC/cu/RDA_i_2/O
                         net (fo=1, routed)           0.625    12.457    sys/nodoC/ou/uart0/FE0
    SLICE_X5Y88          FDCE                                         f  sys/nodoC/ou/uart0/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.600    15.023    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  sys/nodoC/ou/uart0/RDA_reg/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X5Y88          FDCE (Recov_fdce_C_CLR)     -0.607    14.639    sys/nodoC/ou/uart0/RDA_reg
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  2.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.831ns  (arrival time - required time)
  Source:                 sys/nodoC/cu/FSM_sequential_sc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys/nodoC/ou/uart0/RDA_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.912%)  route 0.540ns (72.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.602     6.521    sys/nodoC/cu/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sys/nodoC/cu/FSM_sequential_sc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.167     6.688 f  sys/nodoC/cu/FSM_sequential_sc_reg[0]/Q
                         net (fo=20, routed)          0.306     6.994    sys/nodoC/cu/FSM_sequential_sc_reg[0]_0
    SLICE_X5Y88          LUT3 (Prop_lut3_I2_O)        0.042     7.036 f  sys/nodoC/cu/RDA_i_2/O
                         net (fo=1, routed)           0.234     7.270    sys/nodoC/ou/uart0/FE0
    SLICE_X5Y88          FDCE                                         f  sys/nodoC/ou/uart0/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.872     2.037    sys/nodoC/ou/uart0/clk_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  sys/nodoC/ou/uart0/RDA_reg/C
                         clock pessimism             -0.479     1.557    
                         clock uncertainty            0.035     1.593    
    SLICE_X5Y88          FDCE (Remov_fdce_C_CLR)     -0.154     1.439    sys/nodoC/ou/uart0/RDA_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           7.270    
  -------------------------------------------------------------------
                         slack                                  5.831    





