// Seed: 3068082595
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input tri0 id_11,
    input supply1 id_12
);
  supply0 id_14 = id_2;
  id_15(
      .id_0(id_5),
      .id_1(1),
      .id_2(1),
      .id_3(id_8),
      .id_4(id_4),
      .id_5(id_2),
      .id_6(id_9),
      .id_7(id_10 ? id_9 : id_6),
      .id_8(1),
      .id_9(1 & 1'b0),
      .id_10(1)
  ); id_16(
      .id_0(1), .id_1(|id_8), .id_2(id_9 & id_8 & 1), .id_3(id_0 - 1), .id_4(1), .id_5(id_9)
  );
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input wire id_2,
    output uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    input wand id_6,
    output supply1 id_7,
    input wire id_8,
    input wor id_9
    , id_24,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    inout tri0 id_14,
    input wor id_15,
    input wire id_16,
    input uwire id_17,
    input tri0 id_18,
    input wire id_19,
    input tri id_20,
    output tri0 id_21,
    output tri id_22
);
  wor id_25 = id_12;
  module_0(
      id_3, id_9, id_18, id_21, id_10, id_18, id_2, id_17, id_16, id_9, id_6, id_5, id_17
  );
  wire id_26;
endmodule
