$date
	Sat Oct 22 21:29:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#638654
b1 &
b1 %
1$
b1 !
1"
#638655
0"
#638658
1#
#638662
b0 &
0#
b0 %
0$
#1671322
b101 &
b101 %
1$
b101 !
1"
#1671323
0"
#1671326
b10000 &
b10000 %
#1671330
b1000 &
b1000 %
#1671334
b100 &
b100 %
#1671338
b10 &
b10 %
#1671342
b1 &
1#
b1 %
#1671346
b0 &
b0 %
0#
0$
#2657090
b10110 &
b10110 %
1$
b10110 !
1"
#2657091
0"
#2657094
b1011 &
b1011 %
#2657098
b100010 &
b100010 %
#2657102
b10001 &
b10001 %
#2657106
b110100 &
b110100 %
#2657110
b11010 &
b11010 %
#2657114
b1101 &
b1101 %
#2657118
b101000 &
b101000 %
#2657122
b10100 &
b10100 %
#2657126
b1010 &
b1010 %
#2657130
b101 &
b101 %
#2657134
b10000 &
b10000 %
#2657138
b1000 &
b1000 %
#2657142
b100 &
b100 %
#2657146
b10 &
b10 %
#2657150
b1 &
1#
b1 %
#2657154
b0 &
b0 %
0#
0$
#4500012
