# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Semaforos_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/DLP/tarefa4 {C:/Users/ferre/Desktop/DLP/tarefa4/semaforo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:59 on Jan 21,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ferre/Desktop/DLP/tarefa4" C:/Users/ferre/Desktop/DLP/tarefa4/semaforo.v 
# -- Compiling module semaforo
# ** Error: C:/Users/ferre/Desktop/DLP/tarefa4/semaforo.v(58): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 22:48:59 on Jan 21,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Semaforos_run_msim_rtl_verilog.do line 8
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/ferre/Desktop/DLP/tarefa4 {C:/Users/ferre/Desktop/DLP/tarefa4/semaforo.v}"
