import VerifiedGarbage.TCB.X86_64.Print

/-!
# Semantics tests for the x86-64 AVX-512 instructions

Each expected value was computed on an x86-64 CPU with AVX-512F, by the same
instruction through its intrinsic (`_mm512_add_epi32`, `_mm512_rol_epi32`,
`_mm512_shuffle_i32x4`, …) or in inline assembly (what VEX-encoded and
legacy SSE instructions and `vzeroupper` leave in bits 511:256, and the
unmasked EVEX.512 forms of VPADDQ, VPMULUDQ, VPANDQ, VPORQ, VPANDNQ, VPSLLQ,
VPSRLQ, VPBROADCASTQ and VMOVDQA64, on an Intel Xeon (Cascade Lake), and
of VPRORQ and VPERMQ (immediate forms), on an Intel Xeon (Emerald Rapids); and the
embedded-broadcast forms, run as the printed strings in Rust naked
functions), and is compared with the model's result on the same inputs.
-/

namespace VG.Test.Avx512

open X86_64

def A : BitVec 512 := 0x0badf00dfeedfacedeadbeef00c0ffee8899aabbccddeeff00112233445566770f1e2d3c4b5a6978c3d2e1f08796a5b489abcdef01234567fedcba9876543210#512
def B : BitVec 512 := 0x0f0f0f0ff0f0f0f05555aaaa3333ccccf0e1d2c3b4a5968713579bdf2468ace00123456789abcdefdeadbeefcafebabeffffffff800000007fffffff12345678#512

/-- A state with `A` and `B` in `zmm0` and `zmm1`, all ones in `zmm5`, and 64
bytes `A` at address `0x100`, readable. -/
def s : State where
  gpr r := if r = .rdi then 0x100 else 0
  cf := none
  zf := none
  sf := none
  of := none
  xmm r := if r = .xmm0 then A.extractLsb' 0 128 else if r = .xmm1 then B.extractLsb' 0 128
    else if r = .xmm5 then -1 else 0
  ymmHi r := if r = .xmm0 then A.extractLsb' 128 128 else if r = .xmm1 then B.extractLsb' 128 128
    else if r = .xmm5 then -1 else 0
  zmmHi r := if r = .xmm0 then A.extractLsb' 256 256 else if r = .xmm1 then B.extractLsb' 256 256
    else if r = .xmm5 then -1 else 0
  mem addr := if 0x100 ≤ addr.toNat ∧ addr.toNat < 0x140 then
    A.extractLsb' (8 * (addr.toNat - 0x100)) 8 else 0
  rd := [⟨0x100, 64⟩]
  wr := [⟨0x200, 64⟩]

#guard s.zmm .xmm0 == A && s.zmm .xmm1 == B && s.mem.readW 0x100 512 == A
#guard (List.range 4).all fun i => s.zlane .xmm0 i == A.extractLsb' (128 * i) 128

/-- `zmm5` after `op`. -/
def run (op : ZOp) : BitVec 512 := (op.exec s).zmm .xmm5

/-- `zmm5` after `op zmm5, zmm0, zmm1`. -/
def bin (op : ZBinOp) : BitVec 512 := run (.zbin op .xmm5 .xmm0 .xmm1)

#guard bin .vpaddd == 0x1abcff1cefdeebbe3403699933f4ccba797b7d7e818385861368be1268be1357104172a3d5063767a280a0df5295607289abcdee812345677edcba9788888888#512
#guard bin .vpxord == 0x04a2ff020e1d0a3e8bf8144533f3332278787878787878781346b9ec603dca970e3d685bc2f1a4971d7f5f1f4d681f0a76543210812345678123456764606468#512
#guard bin .vpunpckldq == 0x5555aaaadeadbeef3333cccc00c0ffee13579bdf001122332468ace044556677deadbeefc3d2e1f0cafebabe8796a5b47ffffffffedcba981234567876543210#512
#guard bin .vpunpckhdq == 0x0f0f0f0f0badf00df0f0f0f0feedfacef0e1d2c38899aabbb4a59687ccddeeff012345670f1e2d3c89abcdef4b5a6978ffffffff89abcdef8000000001234567#512
#guard bin .vpunpcklqdq == 0x5555aaaa3333ccccdeadbeef00c0ffee13579bdf2468ace00011223344556677deadbeefcafebabec3d2e1f08796a5b47fffffff12345678fedcba9876543210#512
#guard bin .vpunpckhqdq == 0x0f0f0f0ff0f0f0f00badf00dfeedfacef0e1d2c3b4a596878899aabbccddeeff0123456789abcdef0f1e2d3c4b5a6978ffffffff8000000089abcdef01234567#512

#guard bin .vpaddq == 0x1abcff1defdeebbe3403699933f4ccba797b7d7f818385861368be1268be1357104172a3d5063767a280a0e05295607289abcdee812345677edcba9788888888#512
#guard bin .vpmuludq == 0xefef0a2a5b5c412000269a09cc2799a890908f8c696d727909b7f33f87e99c202885f4736b058f086b83c92086cbc3980091a2b380000000086a1c970b88d780#512
#guard bin .vpandq == 0x0b0d000df0e0f0c05405aaaa0000cccc8081828384858687001102130440246001020524090a4968c280a0e08296a0b489abcdef000000007edcba9812141210#512

/-! `vpternlogd zmm0, zmm1, zmm2, imm8` (`_mm512_ternarylogic_epi32`, on an
Intel Xeon with AVX-512F), `zmm2` being `A + B` (quadwords): a selection
(`0xca`), a parity (`0x96`), a majority (`0xe8`), single minterms (`0x01`,
`0x80`), `0xd2`, and with the destination also a source. -/

/-- The state with `A + B` in `zmm2`. -/
def s3 : State := (ZOp.zbin .vpaddq .xmm2 .xmm0 .xmm1).exec s

/-- `zmm0` after `vpternlogd zmm0, zmm1, zmm2, imm8`. -/
def tern (imm : BitVec 8) : BitVec 512 := ((ZOp.vpternlogd .xmm0 .xmm1 .xmm2 imm).exec s3).zmm .xmm0

#guard s3.zmm .xmm2 == 0x1abcff1defdeebbe3403699933f4ccba797b7d7f818385861368be1268be1357104172a3d5063767a280a0e05295607289abcdee812345677edcba9788888888#512
#guard tern 0xca == 0x1b1d0f1df1f2f1f07407ebba3334ccdcf1e3d7c78587878713799e132cea3560114357a79d0e5f6fe280a0e0d297e0f689abcdef800000007edcba9f9a9c9a98#512
#guard tern 0x96 == 0x1e1e001fe1c3e180bffb7ddc0007ff9801030507f9fbfdfe002e07fe0883d9c01e7c1af817f793f0bfffffff1ffd7f78fffffffe00000000fffffff0ece8ece0#512
#guard tern 0xe8 == 0x0badff0dfefcfafe5405aaab33f0cceef8f9fafb848586871351ba13647c267701036527c90a6d6fc280a0e0c296a0b689abcdef812345677edcba9f12141218#512
#guard tern 0x01 == 0xe04000e00000040100000000cc0800010604000002000000ec80400093000008e0808000200000000000000020000001000000007edcba980000000001030107#512
#guard tern 0x80 == 0x0a0c000de0c0e080140128880000cc880001000380818486000002120000004000000020010201608280a0e00294203089abcdee000000007edcba9000000000#512
#guard tern 0xd2 == 0x1b1d001df1e3f1c0feaffffe0004ffdc81838787cddfefff003906330cc375601f5e1fbc1f5e5b78e3d2e1f09797e5f489abcdef00000000fedcba98fedcba90#512
#guard ((ZOp.vpternlogd .xmm0 .xmm0 .xmm1 0x96).exec s).zmm .xmm0 == B
#guard bin .vporq == 0x0fafff0ffefdfafedffdbeef33f3ffeef8f9fafbfcfdfeff1357bbff647deef70f3f6d7fcbfbedffdfffffffcffebfbeffffffff81234567ffffffff76747678#512
#guard bin .vpandnq == 0x04020f020010003001500000333300007060504030201000134699cc202888800021404380a184871c2d1e0f48681a0a76543210800000000123456700204468#512

/-- `zmm5` after `op zmm5, zmm0, n` (`vpsllq`, `vpsrlq`). -/
def shift (op : ZShiftOp) (n : BitVec 8) : BitVec 512 := run (.vshift op .xmm5 .xmm0 n)

#guard shift .vpsllq 0 == 0x0badf00dfeedfacedeadbeef00c0ffee8899aabbccddeeff00112233445566770f1e2d3c4b5a6978c3d2e1f08796a5b489abcdef01234567fedcba9876543210#512
#guard shift .vpsllq 7 == 0xd6f806ff76fd670056df7780607ff7004cd55de66ef77f80089119a22ab33b808f169e25ad34bc00e970f843cb52da00d5e6f78091a2b3806e5d4c3b2a190800#512
#guard shift .vpsllq 38 == 0xbb7eb38000000000303ffb8000000000377bbfc00000000015599dc000000000d69a5e0000000000e5a96d000000000048d159c000000000950c840000000000#512
#guard shift .vpsllq 63 == 0x00000000000000000000000000000000800000000000000080000000000000000000000000000000000000000000000080000000000000000000000000000000#512
#guard shift .vpsllq 64 == 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000#512
#guard shift .vpsllq 200 == 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000#512
#guard shift .vpsrlq 0 == 0x0badf00dfeedfacedeadbeef00c0ffee8899aabbccddeeff00112233445566770f1e2d3c4b5a6978c3d2e1f08796a5b489abcdef01234567fedcba9876543210#512
#guard shift .vpsrlq 26 == 0x00000002eb7c037f00000037ab6fbbc000000022266aaef30000000004488cd100000003c78b4f1200000030f4b87c21000000226af37bc00000003fb72ea61d#512
#guard shift .vpsrlq 52 == 0x00000000000000ba0000000000000dea0000000000000889000000000000000100000000000000f10000000000000c3d000000000000089a0000000000000fed#512
#guard shift .vpsrlq 63 == 0x00000000000000000000000000000001000000000000000100000000000000000000000000000000000000000000000100000000000000010000000000000001#512
#guard shift .vpsrlq 64 == 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000#512
#guard shift .vpsrlq 255 == 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000#512

-- `vmovdqa64 zmm5, zmm0`.
#guard run (.vmovdqa64 .xmm5 .xmm0) == A

-- `vpbroadcastq zmm5, xmm0` and `vpbroadcastq zmm5, xmm1`.
#guard run (.vpbroadcastq .xmm5 .xmm0) == 0xfedcba9876543210fedcba9876543210fedcba9876543210fedcba9876543210fedcba9876543210fedcba9876543210fedcba9876543210fedcba9876543210#512
#guard run (.vpbroadcastq .xmm5 .xmm1) == 0x7fffffff123456787fffffff123456787fffffff123456787fffffff123456787fffffff123456787fffffff123456787fffffff123456787fffffff12345678#512

/-- `zmm5` after `vprold zmm5, zmm0, n`. -/
def rol (n : BitVec 8) : BitVec 512 := run (.vprold .xmm5 .xmm0 n)

#guard rol 7 == 0xd6f8068576fd677f56df77ef607ff7004cd55dc46ef77fe6089119802ab33ba28f169e07ad34bc25e970f861cb52da43d5e6f7c491a2b3806e5d4c7f2a19083b#512
#guard rol 16 == 0xf00d0badfacefeedbeefdeadffee00c0aabb8899eeffccdd22330011667744552d3c0f1e69784b5ae1f0c3d2a5b48796cdef89ab45670123ba98fedc32107654#512
#guard rol 0 == A
#guard rol 32 == A
#guard rol 45 == 0xbe01a175bf59dfddb7ddfbd51ffdc01835577113bddff99b24466002accee88ac5a781e34d2f096b5c3e187ad4b690f279bdf13568ace02497531fdb86420eca#512
#guard rol 255 == 0x85d6f8067f76fd67ef56df7700607ff7c44cd55de66ef77f80089119a22ab33b078f169e25ad34bc61e970f843cb52dac4d5e6f78091a2b37f6e5d4c3b2a1908#512

#guard run (.vpshufd .xmm5 .xmm0 0x93) == 0xfeedfacedeadbeef00c0ffee0badf00dccddeeff00112233445566778899aabb4b5a6978c3d2e1f08796a5b40f1e2d3c01234567fedcba987654321089abcdef#512

/-- `zmm5` after `vshufi32x4 zmm5, zmm0, zmm1, n`. -/
def shuf (n : BitVec 8) : BitVec 512 := run (.vshufi32x4 .xmm5 .xmm0 .xmm1 n)

#guard shuf 0x44 == 0x0123456789abcdefdeadbeefcafebabeffffffff800000007fffffff123456780f1e2d3c4b5a6978c3d2e1f08796a5b489abcdef01234567fedcba9876543210#512
#guard shuf 0xee == 0x0f0f0f0ff0f0f0f05555aaaa3333ccccf0e1d2c3b4a5968713579bdf2468ace00badf00dfeedfacedeadbeef00c0ffee8899aabbccddeeff0011223344556677#512
#guard shuf 0x88 == 0xf0e1d2c3b4a5968713579bdf2468ace0ffffffff800000007fffffff123456788899aabbccddeeff001122334455667789abcdef01234567fedcba9876543210#512
#guard shuf 0xdd == 0x0f0f0f0ff0f0f0f05555aaaa3333cccc0123456789abcdefdeadbeefcafebabe0badf00dfeedfacedeadbeef00c0ffee0f1e2d3c4b5a6978c3d2e1f08796a5b4#512
#guard shuf 0x1b == 0xffffffff800000007fffffff123456780123456789abcdefdeadbeefcafebabe8899aabbccddeeff00112233445566770badf00dfeedfacedeadbeef00c0ffee#512

/-! `vprorq zmm5, zmm0, n` and `vpermq zmm5, zmm0, n`, run as the printed
strings in inline assembly on an Intel Xeon (Emerald Rapids, AVX-512F). -/

/-- `zmm5` after `vprorq zmm5, zmm0, n`. -/
def ror (n : BitVec 8) : BitVec 512 := run (.vprorq .xmm5 .xmm0 n)

#guard ror 0 == A
#guard ror 1 == 0x05d6f806ff76fd676f56df7780607ff7c44cd55de66ef77f80089119a22ab33b078f169e25ad34bc61e970f843cb52dac4d5e6f78091a2b37f6e5d4c3b2a1908#512
#guard ror 16 == 0xface0badf00dfeedffeedeadbeef00c0eeff8899aabbccdd667700112233445569780f1e2d3c4b5aa5b4c3d2e1f08796456789abcdef01233210fedcba987654#512
#guard ror 24 == 0xedface0badf00dfec0ffeedeadbeef00ddeeff8899aabbcc55667700112233445a69780f1e2d3c4b96a5b4c3d2e1f08723456789abcdef01543210fedcba9876#512
#guard ror 32 == 0xfeedface0badf00d00c0ffeedeadbeefccddeeff8899aabb44556677001122334b5a69780f1e2d3c8796a5b4c3d2e1f00123456789abcdef76543210fedcba98#512
#guard ror 63 == 0x175be01bfddbf59cbd5b7dde0181ffdd1133557799bbddff0022446688aaccee1e3c5a7896b4d2f087a5c3e10f2d4b6913579bde02468acffdb97530eca86421#512
#guard ror 64 == A
#guard ror 100 == 0xdfeedface0badf00f00c0ffeedeadbeebccddeeff8899aab3445566770011223c4b5a69780f1e2d308796a5b4c3d2e1ff0123456789abcde876543210fedcba9#512
#guard ror 255 == ror 63

/-- `zmm5` after `vpermq zmm5, zmm0, n`. -/
def permq (n : BitVec 8) : BitVec 512 := run (.vpermq .xmm5 .xmm0 n)

#guard permq 0x39 == 0x00112233445566770badf00dfeedfacedeadbeef00c0ffee8899aabbccddeefffedcba98765432100f1e2d3c4b5a6978c3d2e1f08796a5b489abcdef01234567#512
#guard permq 0x4e == 0x8899aabbccddeeff00112233445566770badf00dfeedfacedeadbeef00c0ffee89abcdef01234567fedcba98765432100f1e2d3c4b5a6978c3d2e1f08796a5b4#512
#guard permq 0x93 == 0xdeadbeef00c0ffee8899aabbccddeeff00112233445566770badf00dfeedfacec3d2e1f08796a5b489abcdef01234567fedcba98765432100f1e2d3c4b5a6978#512
#guard permq 0xe4 == A
#guard permq 0x1b == 0x00112233445566778899aabbccddeeffdeadbeef00c0ffee0badf00dfeedfacefedcba987654321089abcdef01234567c3d2e1f08796a5b40f1e2d3c4b5a6978#512
#guard permq 0x00 == 0x0011223344556677001122334455667700112233445566770011223344556677fedcba9876543210fedcba9876543210fedcba9876543210fedcba9876543210#512
#guard permq 0xd8 == 0x0badf00dfeedface8899aabbccddeeffdeadbeef00c0ffee00112233445566770f1e2d3c4b5a697889abcdef01234567c3d2e1f08796a5b4fedcba9876543210#512
-- In place, and only the destination changes.
#guard ((ZOp.vprorq .xmm0 .xmm0 24).exec s).zmm .xmm0 == ror 24
#guard ((ZOp.vpermq .xmm0 .xmm0 0x39).exec s).zmm .xmm0 == permq 0x39
#guard ((ZOp.vprorq .xmm5 .xmm0 24).exec s).zmm .xmm0 == A
#guard ((ZOp.vpermq .xmm5 .xmm0 0x39).exec s).zmm .xmm1 == B

-- The destination may be a source, and only the destination changes.
#guard ((ZOp.zbin .vpaddd .xmm0 .xmm0 .xmm1).exec s).zmm .xmm0 == bin .vpaddd
#guard ((ZOp.zbin .vpaddd .xmm5 .xmm0 .xmm1).exec s).zmm .xmm0 == A

/-! ## Bits 511:256 under the other vector instructions -/

/-- A state with `A` in `zmm5`. -/
def s5 : State := (ZOp.vpshufd .xmm5 .xmm0 0xe4).exec s

#guard s5.zmm .xmm5 == A

-- VEX-encoded instructions zero them (`vpaddd ymm5, ymm5, ymm5`).
#guard ((VOp.vbin .vpaddd .l256 .xmm5 .xmm5 .xmm5).exec s5).zmm .xmm5 == 0x1e3c5a7896b4d2f087a5c3e00f2d4b6813579bde02468acefdb97530eca86420#512
-- Legacy SSE instructions keep them (`paddd xmm5, xmm5`).
#guard ((XOp.bin .paddd .xmm5 .xmm5).exec s5).zmm .xmm5 == 0x0badf00dfeedfacedeadbeef00c0ffee8899aabbccddeeff00112233445566770f1e2d3c4b5a6978c3d2e1f08796a5b413579bde02468acefdb97530eca86420#512
-- `vzeroupper` zeroes bits 511:128.
#guard ((VOp.vzeroupper).exec s5).zmm .xmm5 == 0x89abcdef01234567fedcba9876543210#512

/-! ## Memory -/

#guard ((exec (.vmovdqu32Load .xmm5 { base := .rdi }) s).map (·.zmm .xmm5)) == some A
#guard (exec (.vmovdqu32Load .xmm5 { base := .rdi, disp := 1 }) s).isNone
#guard ((exec (.vbroadcasti32x4 .xmm5 { base := .rdi, disp := 16 }) s).map (·.zmm .xmm5)) ==
  some 0x0f1e2d3c4b5a6978c3d2e1f08796a5b40f1e2d3c4b5a6978c3d2e1f08796a5b40f1e2d3c4b5a6978c3d2e1f08796a5b40f1e2d3c4b5a6978c3d2e1f08796a5b4#512
#guard (exec (.vbroadcasti32x4 .xmm5 { base := .rdi, disp := 49 }) s).isNone
#guard ((exec (.vmovdqu32Store { base := .rdi, disp := 0x100 } .xmm1) s).map
  (·.mem.readW 0x200 512)) == some B
#guard (exec (.vmovdqu32Store { base := .rdi, disp := 0x101 } .xmm1) s).isNone

/-- `zmm5` after `op zmm5, zmm1, QWORD PTR [rdi+disp]{1to8}`, where memory
holds `A`. -/
def bcst (op : ZBcstOp) (disp : Int) : Option (BitVec 512) :=
  (exec (.zbcst op .xmm5 .xmm1 { base := .rdi, disp := disp }) s).map (·.zmm .xmm5)

#guard bcst .vpmuludq 13 == some 0xa9eafc0b92514030241bf514a373435c7f6593afbe64b71b19ad2e01172c0f606116d62142098d638f2845da3c6674265a44d5e6800000000cd697062fe36618#512
#guard bcst .vpmuludq 56 == some 0xefef0a2a5b5c412032fcfe50ca8a0428b3e439a15f39f6a22441b419d06ddc4089187141579e1c52ca2571fb813dd0e47f76fd67000000001220da14dfa6c490#512
#guard bcst .vpandq 13 == some 0x00070605b080a0c0500582a0300188ccf0819281b4818285100792852408a8c000030425808989cdd08596a58088aa8cf08796a580000000708796a510000248#512
#guard bcst .vpandq 56 == some 0x0b0d000df0e0f0c00105a0083221c8cc00a1d001b4a592860305900d2468a8c00121400588a9c8ce0aadb00dcaecba8e0badf00d800000000badf00d12245248#512
#guard bcst .vporq 13 == some 0xff8f9faff4f9fbfdf5d7beafb7bbefcdf0e7d6e7b4adbfcff3d79fffb4e9afedf1a7d7e7bdabefeffeafbeeffeffbbffffffffffb489abcdffffffffb6bdfffd#512
#guard bcst .vporq 56 == some 0x0fafff0ffefdfafe5ffdfaaffffffecefbedf2cffeedfecf1bfffbdffeedfeee0baff56fffefffefdfadfeeffefffafefffffffffeedface7ffffffffefdfefe#512
#guard bcst .vporq 0 == some 0xffdfbf9ff6f4f2f0ffddbaba7777fedcfefdfadbf6f5b697ffdfbbdf767cbef0fffffffffffffffffefdbefffefebabefffffffff6543210ffffffff76747678#512
-- The quadword must lie within the regions.
#guard (bcst .vpmuludq 57).isNone
#guard (bcst .vpandq (-1)).isNone
-- The destination may be the source, and only the destination changes.
#guard ((exec (.zbcst .vporq .xmm1 .xmm1 { base := .rdi }) s).map (·.zmm .xmm1)) == bcst .vporq 0
#guard ((exec (.zbcst .vporq .xmm5 .xmm1 { base := .rdi }) s).map (·.zmm .xmm1)) == some B

/-! ## Printing -/

#guard printer.instr (.zop (.zbin .vpaddd .xmm1 .xmm2 .xmm15)) == ["vpaddd zmm1, zmm2, zmm15"]
#guard printer.instr (.zop (.zbin .vpxord .xmm1 .xmm2 .xmm3)) == ["vpxord zmm1, zmm2, zmm3"]
#guard printer.instr (.zop (.zbin .vpunpckhqdq .xmm4 .xmm5 .xmm6)) == ["vpunpckhqdq zmm4, zmm5, zmm6"]
#guard printer.instr (.zop (.vprold .xmm7 .xmm8 12)) == ["vprold zmm7, zmm8, 12"]
#guard printer.instr (.zop (.vpshufd .xmm9 .xmm10 147)) == ["vpshufd zmm9, zmm10, 147"]
#guard printer.instr (.zop (.vshufi32x4 .xmm11 .xmm12 .xmm13 0x88)) ==
  ["vshufi32x4 zmm11, zmm12, zmm13, 136"]
#guard printer.instr (.zop (.zbin .vpaddq .xmm1 .xmm2 .xmm3)) == ["vpaddq zmm1, zmm2, zmm3"]
#guard printer.instr (.zop (.zbin .vpmuludq .xmm4 .xmm5 .xmm15)) == ["vpmuludq zmm4, zmm5, zmm15"]
#guard printer.instr (.zop (.zbin .vpandq .xmm0 .xmm1 .xmm2)) == ["vpandq zmm0, zmm1, zmm2"]
#guard printer.instr (.zop (.zbin .vporq .xmm0 .xmm1 .xmm2)) == ["vporq zmm0, zmm1, zmm2"]
#guard printer.instr (.zop (.zbin .vpandnq .xmm0 .xmm1 .xmm2)) == ["vpandnq zmm0, zmm1, zmm2"]
#guard printer.instr (.zop (.vshift .vpsllq .xmm3 .xmm4 38)) == ["vpsllq zmm3, zmm4, 38"]
#guard printer.instr (.zop (.vshift .vpsrlq .xmm10 .xmm11 26)) == ["vpsrlq zmm10, zmm11, 26"]
#guard printer.instr (.zop (.vpbroadcastq .xmm12 .xmm13)) == ["vpbroadcastq zmm12, xmm13"]
#guard printer.instr (.zop (.vmovdqa64 .xmm14 .xmm15)) == ["vmovdqa64 zmm14, zmm15"]
#guard printer.instr (.zop (.vprorq .xmm1 .xmm14 63)) == ["vprorq zmm1, zmm14, 63"]
#guard printer.instr (.zop (.vpermq .xmm15 .xmm2 0x93)) == ["vpermq zmm15, zmm2, 147"]
#guard printer.instr (.vmovdqu32Load .xmm0 { base := .rsi, disp := 64 }) ==
  ["vmovdqu32 zmm0, ZMMWORD PTR [rsi+64]"]
#guard printer.instr (.vmovdqu32Store { base := .rcx } .xmm14) == ["vmovdqu32 ZMMWORD PTR [rcx], zmm14"]
#guard printer.instr (.vbroadcasti32x4 .xmm1 { base := .rdi, disp := 48 }) ==
  ["vbroadcasti32x4 zmm1, XMMWORD PTR [rdi+48]"]
#guard printer.instr (.zbcst .vpmuludq .xmm5 .xmm1 { base := .rdi, disp := 13 }) ==
  ["vpmuludq zmm5, zmm1, QWORD PTR [rdi+13]{1to8}"]
#guard printer.instr (.zbcst .vpandq .xmm0 .xmm9 { base := .rsp }) ==
  ["vpandq zmm0, zmm9, QWORD PTR [rsp]{1to8}"]
#guard printer.instr
    (.zbcst .vporq .xmm15 .xmm14 { base := .rdi, index := some .rax, scale := 8, disp := -8 }) ==
  ["vporq zmm15, zmm14, QWORD PTR [rdi+rax*8-8]{1to8}"]

/-! ## Required features -/

#guard isa.requires (.zop (.zbin .vpaddd .xmm0 .xmm1 .xmm2)) == ["avx512f"]
#guard isa.requires (.zop (.vprold .xmm0 .xmm1 7)) == ["avx512f"]
#guard isa.requires (.zop (.vpshufd .xmm0 .xmm1 0)) == ["avx512f"]
#guard isa.requires (.zop (.vshufi32x4 .xmm0 .xmm1 .xmm2 0)) == ["avx512f"]
#guard isa.requires (.zop (.zbin .vpmuludq .xmm0 .xmm1 .xmm2)) == ["avx512f"]
#guard isa.requires (.zop (.vshift .vpsrlq .xmm0 .xmm1 26)) == ["avx512f"]
#guard isa.requires (.zop (.vpbroadcastq .xmm0 .xmm1)) == ["avx512f"]
#guard isa.requires (.zop (.vmovdqa64 .xmm0 .xmm1)) == ["avx512f"]
#guard isa.requires (.vmovdqu32Load .xmm0 { base := .rdi }) == ["avx512f"]
#guard isa.requires (.vmovdqu32Store { base := .rdi } .xmm0) == ["avx512f"]
#guard isa.requires (.vbroadcasti32x4 .xmm0 { base := .rdi }) == ["avx512f"]
#guard isa.requires (.zbcst .vpmuludq .xmm0 .xmm1 { base := .rdi }) == ["avx512f"]
#guard isa.requires (.zbcst .vpandq .xmm0 .xmm1 { base := .rdi }) == ["avx512f"]
#guard isa.requires (.zbcst .vporq .xmm0 .xmm1 { base := .rdi }) == ["avx512f"]

end VG.Test.Avx512
