/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  reg [6:0] _03_;
  reg [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  reg [6:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [19:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[55] ? in_data[75] : in_data[78];
  assign celloutsig_0_11z = celloutsig_0_1z ? celloutsig_0_7z : celloutsig_0_0z;
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[89] : celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_1z ? celloutsig_0_5z : celloutsig_0_4z[2];
  assign celloutsig_1_13z = !(celloutsig_1_12z[3] ? celloutsig_1_0z : celloutsig_1_7z);
  assign celloutsig_1_7z = ~((celloutsig_1_2z | celloutsig_1_4z) & (_00_ | celloutsig_1_3z));
  assign celloutsig_1_18z = ~((celloutsig_1_11z | in_data[98]) & (celloutsig_1_17z | celloutsig_1_5z));
  assign celloutsig_0_12z = ~((celloutsig_0_7z | celloutsig_0_0z) & (celloutsig_0_7z | celloutsig_0_2z));
  assign celloutsig_1_2z = celloutsig_1_0z | _01_;
  assign celloutsig_1_4z = in_data[190] | _00_;
  assign celloutsig_1_10z = celloutsig_1_3z | celloutsig_1_4z;
  assign celloutsig_1_15z = celloutsig_1_10z | celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_7z | celloutsig_1_11z;
  assign celloutsig_0_28z = celloutsig_0_19z | celloutsig_0_24z[5];
  reg [6:0] _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 7'h00;
    else _19_ <= { in_data[162:158], celloutsig_1_0z, celloutsig_1_0z };
  assign { _02_[6:5], _01_, _02_[3:2], _00_, _02_[0] } = _19_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= in_data[82:76];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 4'h0;
    else _04_ <= _03_[4:1];
  assign celloutsig_1_12z = { in_data[110:105], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z } / { 1'h1, _02_[5], _01_, _02_[3:2], _00_, _02_[0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_21z = in_data[68:65] === { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_11z = { in_data[152:147], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z } >= in_data[180:164];
  assign celloutsig_0_13z = { celloutsig_0_9z[13:1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, _03_ } > { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[136:135], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z } <= { celloutsig_1_6z[6:3], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_4z[12], celloutsig_0_0z, celloutsig_0_0z } <= in_data[72:70];
  assign celloutsig_0_16z = { celloutsig_0_4z[9], celloutsig_0_3z, celloutsig_0_11z, _03_, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, _04_ } && { celloutsig_0_9z[14:1], celloutsig_0_11z, celloutsig_0_0z, _04_, _04_, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_7z, _04_ };
  assign celloutsig_0_2z = { in_data[21:9], celloutsig_0_0z } && { in_data[78:66], celloutsig_0_1z };
  assign celloutsig_0_36z = ! { celloutsig_0_24z[5:3], celloutsig_0_12z };
  assign celloutsig_1_5z = ! { _00_, _02_[0], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_5z = ! { celloutsig_0_4z[15:14], celloutsig_0_1z };
  assign celloutsig_0_25z = ! { celloutsig_0_18z[8:6], celloutsig_0_14z[4], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_3z = in_data[55:50] < { in_data[54], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[105:100] < in_data[165:160];
  assign celloutsig_1_3z = { in_data[189:169], celloutsig_1_0z } < in_data[119:98];
  assign celloutsig_1_17z = { celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_7z } < { celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_15z };
  assign celloutsig_1_16z = _01_ & ~(celloutsig_1_4z);
  assign celloutsig_0_17z = celloutsig_0_9z[13:2] % { 1'h1, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_14z = celloutsig_0_11z ? { celloutsig_0_9z[11:8], celloutsig_0_6z } : { in_data[69:66], celloutsig_0_13z };
  assign celloutsig_0_18z[12:6] = celloutsig_0_1z ? in_data[47:41] : { celloutsig_0_4z[7:4], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_31z = - { celloutsig_0_20z[10], celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_25z };
  assign celloutsig_0_39z = - { celloutsig_0_37z[1:0], celloutsig_0_36z };
  assign celloutsig_0_4z = { in_data[48:32], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } | { in_data[42:28], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_6z = | { celloutsig_0_5z, celloutsig_0_4z[18:7], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_18z[10:6], celloutsig_0_14z, celloutsig_0_13z } << { celloutsig_0_14z[1], celloutsig_0_1z, celloutsig_0_11z, _03_, celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_17z[9:5], celloutsig_0_12z } >> { celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_11z };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, _03_, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z } >> { in_data[70:59], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_24z = { _03_[5:2], celloutsig_0_5z, celloutsig_0_11z } >> { _04_, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_1_6z = { _02_[6:5], _01_, _02_[3:2], _00_, celloutsig_1_5z } <<< { in_data[171:166], celloutsig_1_4z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_38z = 7'h00;
    else if (clkin_data[128]) celloutsig_0_38z = { _04_[1], celloutsig_0_24z };
  assign { _02_[4], _02_[1] } = { _01_, _00_ };
  assign celloutsig_0_18z[5:0] = { celloutsig_0_14z, celloutsig_0_13z };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
