Classic Timing Analyzer report for irofwb
Mon Jan 01 13:49:07 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                     ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.874 ns    ; bus3[5]        ; outir[5]$latch ; --         ; ldir     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.539 ns    ; outir[1]$latch ; outir[1]       ; ldir       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.690 ns   ; bus3[7]        ; outir[7]$latch ; --         ; ldir     ; 0            ;
; Total number of failed paths ;       ;               ;             ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; ldir            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+---------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To             ; To Clock ;
+-------+--------------+------------+---------+----------------+----------+
; N/A   ; None         ; 5.874 ns   ; bus3[5] ; outir[5]$latch ; ldir     ;
; N/A   ; None         ; 5.867 ns   ; bus3[6] ; outir[6]$latch ; ldir     ;
; N/A   ; None         ; 5.784 ns   ; bus3[0] ; outir[0]$latch ; ldir     ;
; N/A   ; None         ; 5.710 ns   ; bus3[1] ; outir[1]$latch ; ldir     ;
; N/A   ; None         ; 5.706 ns   ; bus3[2] ; outir[2]$latch ; ldir     ;
; N/A   ; None         ; 5.426 ns   ; bus3[3] ; outir[3]$latch ; ldir     ;
; N/A   ; None         ; 5.323 ns   ; bus3[4] ; outir[4]$latch ; ldir     ;
; N/A   ; None         ; 1.887 ns   ; bus3[7] ; outir[7]$latch ; ldir     ;
+-------+--------------+------------+---------+----------------+----------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+----------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To       ; From Clock ;
+-------+--------------+------------+----------------+----------+------------+
; N/A   ; None         ; 8.539 ns   ; outir[1]$latch ; outir[1] ; ldir       ;
; N/A   ; None         ; 8.240 ns   ; outir[0]$latch ; outir[0] ; ldir       ;
; N/A   ; None         ; 8.189 ns   ; outir[4]$latch ; outir[4] ; ldir       ;
; N/A   ; None         ; 8.103 ns   ; outir[6]$latch ; outir[6] ; ldir       ;
; N/A   ; None         ; 7.322 ns   ; outir[5]$latch ; outir[5] ; ldir       ;
; N/A   ; None         ; 7.104 ns   ; outir[7]$latch ; outir[7] ; ldir       ;
; N/A   ; None         ; 6.872 ns   ; outir[2]$latch ; outir[2] ; ldir       ;
; N/A   ; None         ; 6.703 ns   ; outir[3]$latch ; outir[3] ; ldir       ;
+-------+--------------+------------+----------------+----------+------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+---------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To             ; To Clock ;
+---------------+-------------+-----------+---------+----------------+----------+
; N/A           ; None        ; -0.690 ns ; bus3[7] ; outir[7]$latch ; ldir     ;
; N/A           ; None        ; -4.126 ns ; bus3[4] ; outir[4]$latch ; ldir     ;
; N/A           ; None        ; -4.229 ns ; bus3[3] ; outir[3]$latch ; ldir     ;
; N/A           ; None        ; -4.509 ns ; bus3[2] ; outir[2]$latch ; ldir     ;
; N/A           ; None        ; -4.677 ns ; bus3[5] ; outir[5]$latch ; ldir     ;
; N/A           ; None        ; -4.776 ns ; bus3[1] ; outir[1]$latch ; ldir     ;
; N/A           ; None        ; -4.850 ns ; bus3[0] ; outir[0]$latch ; ldir     ;
; N/A           ; None        ; -4.933 ns ; bus3[6] ; outir[6]$latch ; ldir     ;
+---------------+-------------+-----------+---------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 01 13:49:07 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off irofwb -c irofwb --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "outir[0]$latch" is a latch
    Warning: Node "outir[1]$latch" is a latch
    Warning: Node "outir[2]$latch" is a latch
    Warning: Node "outir[3]$latch" is a latch
    Warning: Node "outir[4]$latch" is a latch
    Warning: Node "outir[5]$latch" is a latch
    Warning: Node "outir[6]$latch" is a latch
    Warning: Node "outir[7]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "ldir" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: tsu for register "outir[5]$latch" (data pin = "bus3[5]", clock pin = "ldir") is 5.874 ns
    Info: + Longest pin to register delay is 7.428 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'bus3[5]'
        Info: 2: + IC(6.117 ns) + CELL(0.366 ns) = 7.428 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 1; REG Node = 'outir[5]$latch'
        Info: Total cell delay = 1.311 ns ( 17.65 % )
        Info: Total interconnect delay = 6.117 ns ( 82.35 % )
    Info: + Micro setup delay of destination is 1.197 ns
    Info: - Shortest clock path from clock "ldir" to destination register is 2.751 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'ldir'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'ldir~clkctrl'
        Info: 3: + IC(1.302 ns) + CELL(0.206 ns) = 2.751 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 1; REG Node = 'outir[5]$latch'
        Info: Total cell delay = 1.306 ns ( 47.47 % )
        Info: Total interconnect delay = 1.445 ns ( 52.53 % )
Info: tco from clock "ldir" to destination pin "outir[1]" through register "outir[1]$latch" is 8.539 ns
    Info: + Longest clock path from clock "ldir" to source register is 2.951 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'ldir'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'ldir~clkctrl'
        Info: 3: + IC(1.338 ns) + CELL(0.370 ns) = 2.951 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 1; REG Node = 'outir[1]$latch'
        Info: Total cell delay = 1.470 ns ( 49.81 % )
        Info: Total interconnect delay = 1.481 ns ( 50.19 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.588 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 1; REG Node = 'outir[1]$latch'
        Info: 2: + IC(2.532 ns) + CELL(3.056 ns) = 5.588 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'outir[1]'
        Info: Total cell delay = 3.056 ns ( 54.69 % )
        Info: Total interconnect delay = 2.532 ns ( 45.31 % )
Info: th for register "outir[7]$latch" (data pin = "bus3[7]", clock pin = "ldir") is -0.690 ns
    Info: + Longest clock path from clock "ldir" to destination register is 2.757 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'ldir'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'ldir~clkctrl'
        Info: 3: + IC(1.308 ns) + CELL(0.206 ns) = 2.757 ns; Loc. = LCCOMB_X5_Y5_N0; Fanout = 1; REG Node = 'outir[7]$latch'
        Info: Total cell delay = 1.306 ns ( 47.37 % )
        Info: Total interconnect delay = 1.451 ns ( 52.63 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.447 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'bus3[7]'
        Info: 2: + IC(1.971 ns) + CELL(0.366 ns) = 3.447 ns; Loc. = LCCOMB_X5_Y5_N0; Fanout = 1; REG Node = 'outir[7]$latch'
        Info: Total cell delay = 1.476 ns ( 42.82 % )
        Info: Total interconnect delay = 1.971 ns ( 57.18 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Mon Jan 01 13:49:07 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


