// Seed: 1445458255
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1
);
  module_0();
  wand id_3 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1[1] = id_6;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = {1, id_1, {id_1{id_1}}};
  module_0();
  initial begin
    id_1 = "" + 1;
    id_1 <= id_1;
    #1 id_2 <= 1;
  end
  integer id_4;
  assign id_4 = id_4;
endmodule
