# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.03
# platform  : Linux 6.8.0-51-generic
# version   : 2022.03p002 64 bits
# build date: 2022.05.26 13:21:20 UTC
# ----------------------------------------
# started   : 2025-09-23 16:32:26 CST
# hostname  : vcsdl4.(none)
# pid       : 256623
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:36031' '-style' 'windows' '-data' 'AAAAQnicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpOGA8QGUYcMIEwIAZBYHzA==' '-proj' '/home/joane3131/FV_1141/Project1_Group32/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/joane3131/FV_1141/Project1_Group32/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/joane3131/FV_1141/Project1_Group32/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/joane3131/.config/cadence/jasper.conf".
% include /home/joane3131/FV_1141/Project1_Group32/script/jasper_sb_3.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% check_cov -init -type all
INFO (ICD011): Message "VERI-9104" has been changed from "error" to "warning" level.
true
%% 
%% #for `JS3_*
%% jasper_scoreboard_3 -init
%% 
%% analyze -sv [glob ./src/FIFO.sv]
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve'
[-- (VERI-1482)] Analyzing Verilog file './src/FIFO.sv'
%% analyze -sv [glob ./property/jasper_sb_3.sv]
[-- (VERI-1482)] Analyzing Verilog file './property/jasper_sb_3.sv'
%% elaborate -top FIFO
INFO (ISW003): Top module name is "FIFO".
[INFO (VERI-1508)] The default Verilog library search path is now "/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3"
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_core' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_core.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_sync' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_sync.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tag' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tag.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_symbol' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_symbol.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_datacnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_datacnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_txcnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_txcnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tracker' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tracker.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_latency_counter' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_latency_counter.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3.sdb'
[ERROR (VERI-1010)] ./property/jasper_sb_3.sv(23): cannot find port 'outcoming_vld' on this module
[ERROR (VERI-1010)] ./property/jasper_sb_3.sv(24): cannot find port 'outcoming_data' on this module
[ERROR (VDB-9017)] Module FIFO could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1010)] ./property/jasper_sb_3.sv(23): cannot find port 'outcoming_vld' on this module
	[ERROR (VERI-1010)] ./property/jasper_sb_3.sv(24): cannot find port 'outcoming_data' on this module
	[ERROR (VDB-9017)] Module FIFO could not be elaborated
ERROR at line 9 in file /home/joane3131/FV_1141/Project1_Group32/script/jasper_sb_3.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/joane3131/FV_1141/Project1_Group32/script/jasper_sb_3.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% check_cov -init -type all
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
true
%% 
%% #for `JS3_*
%% jasper_scoreboard_3 -init
%% 
%% analyze -sv [glob ./src/FIFO.sv]
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve'
[-- (VERI-1482)] Analyzing Verilog file './src/FIFO.sv'
%% analyze -sv [glob ./property/jasper_sb_3.sv]
[-- (VERI-1482)] Analyzing Verilog file './property/jasper_sb_3.sv'
%% elaborate -top FIFO
INFO (ISW003): Top module name is "FIFO".
[INFO (VERI-1508)] The default Verilog library search path is now "/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3"
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_core' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_core.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_sync' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_sync.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tag' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tag.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_symbol' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_symbol.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_datacnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_datacnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_txcnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_txcnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tracker' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tracker.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_latency_counter' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_latency_counter.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3.sdb'
[INFO (HIER-8002)] /cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve(65): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./property/jasper_sb_3.sv(25): port 'incoming_clk' is not connected on this instance
[WARN (VERI-1927)] ./property/jasper_sb_3.sv(25): port 'incoming_selected' remains unconnected for this instance
[INFO (VERI-1018)] jasper_scoreboard_3.v(1089): compiling module 'jasper_scoreboard_3_txcnt:(IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,ORDERING=IN_ORDER)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(1116): net 'tracking_start[0]' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(259): compiling module 'jasper_scoreboard_3_core:(ORDERING=IN_ORDER,IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,INTEGRITY_CHECK=1'b1,OVERFLOW_CHECK=1'b1,COVER_COUNT=32'b010,LATENCY_CHECK=1'b0,LATENCY_HALT_MODE=2'b0,XPROP_CTRL_CHECK=1'b0,XPROP_DATA_CHECK=1'b0,LITE_CHECKS=1'b0,FIRST_CHECKS=1'b0,FIRST_CHECKS_COUNT=32'b01000,MODEL=TXCNT)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(309): net 'txcnt_latency_check_error' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(310): net 'txcnt_latency_cnt_stimulated' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(12): compiling module 'jasper_scoreboard_3:(CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(66): net 'global_clock' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(67): net 'global_reset' does not have a driver
[INFO (VERI-1018)] ./property/jasper_sb_3.sv(1): compiling module 'my_scoreboard'
[WARN (VERI-8028)] ./property/jasper_sb_3.sv(18): missing/open ports on instance u_scoreboard of module jasper_scoreboard_3
[WARN (VDB-1013)] ./property/jasper_sb_3.sv(25): input port 'incoming_clk' is not connected on this instance
[INFO (VERI-1018)] ./src/FIFO.sv(5): compiling module 'FIFO'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          7 (2 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      4 (7 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Statement
    include_x_cover_items = False
    include_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
FIFO
%% 
%% clock clk
%% reset ~rstN
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
%% 
%% prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
AMcustom2: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 22 of 22 design flops, 0 of 0 design latches, 36 of 44 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom3: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom4: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom5: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
0: Using multistage preprocessing
Ncustom6: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Starting reduce
Tricustom7: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_in" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_out" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 3
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 256740@vcsdl4(local) jg_256623_vcsdl4_1
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 64 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 64 was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: A trace with 9 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 9 cycles was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_in" was covered in 2 cycles in 0.00 s by the incidental trace "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow".
0.0.N: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_out"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4 was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_out" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Requesting engine job to stop
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_out" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_out"	[0.00 s].
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.Hp: Proofgrid shell started at 256741@vcsdl4(local) jg_256623_vcsdl4_1
0.0.Hp: Requesting engine job to terminate
0.0.Hp: Preventing job from starting because proof is shutting down.
0.0.Hp: Requesting engine job to terminate
0.0.Hp: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 256755@vcsdl4(local) jg_256623_vcsdl4_1
0.0.B: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.13 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 256754@vcsdl4(local) jg_256623_vcsdl4_1
0.0.Ht: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.18 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.18 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.72 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.00        0.00        2.78 %
     Hp        0.17        0.00        0.00        0.00 %
     Ht        0.18        0.00        0.00        0.00 %
      B        0.13        0.00        0.00        0.00 %
    all        0.16        0.00        0.00        0.72 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.64        0.00        0.00

    Data read    : 3.42 kiB
    Data written : 965.00 B

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 2
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % visualize -violation -property <embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity".
cex
[<embedded>] % visualize -property {<embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_in} -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_in".
covered
[<embedded>] % visualize -violation -property <embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow".
cex
[<embedded>] % visualize -property {<embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_in} -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_in".
covered
[<embedded>] % visualize -violation -property <embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity".
cex
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[<embedded>] % include /home/joane3131/FV_1141/Project1_Group32/script/jasper_sb_3.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% check_cov -init -type all
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
true
%% 
%% #for `JS3_*
%% jasper_scoreboard_3 -init
%% 
%% analyze -sv [glob ./src/FIFO.sv]
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve'
[-- (VERI-1482)] Analyzing Verilog file './src/FIFO.sv'
%% analyze -sv [glob ./property/jasper_sb_3.sv]
[-- (VERI-1482)] Analyzing Verilog file './property/jasper_sb_3.sv'
%% elaborate -top FIFO
INFO (ISW003): Top module name is "FIFO".
[INFO (VERI-1508)] The default Verilog library search path is now "/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3"
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_core' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_core.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_sync' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_sync.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tag' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tag.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_symbol' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_symbol.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_datacnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_datacnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_txcnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_txcnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tracker' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tracker.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_latency_counter' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_latency_counter.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3.sdb'
[INFO (HIER-8002)] /cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve(65): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./property/jasper_sb_3.sv(25): port 'incoming_clk' is not connected on this instance
[WARN (VERI-1927)] ./property/jasper_sb_3.sv(25): port 'incoming_selected' remains unconnected for this instance
[INFO (VERI-1018)] jasper_scoreboard_3.v(1089): compiling module 'jasper_scoreboard_3_txcnt:(IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,ORDERING=IN_ORDER)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(1116): net 'tracking_start[0]' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(259): compiling module 'jasper_scoreboard_3_core:(ORDERING=IN_ORDER,IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,INTEGRITY_CHECK=1'b1,OVERFLOW_CHECK=1'b1,COVER_COUNT=32'b010,LATENCY_CHECK=1'b0,LATENCY_HALT_MODE=2'b0,XPROP_CTRL_CHECK=1'b0,XPROP_DATA_CHECK=1'b0,LITE_CHECKS=1'b0,FIRST_CHECKS=1'b0,FIRST_CHECKS_COUNT=32'b01000,MODEL=TXCNT)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(309): net 'txcnt_latency_check_error' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(310): net 'txcnt_latency_cnt_stimulated' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(12): compiling module 'jasper_scoreboard_3:(CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(66): net 'global_clock' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(67): net 'global_reset' does not have a driver
[INFO (VERI-1018)] ./property/jasper_sb_3.sv(1): compiling module 'my_scoreboard'
[WARN (VERI-8028)] ./property/jasper_sb_3.sv(18): missing/open ports on instance u_scoreboard of module jasper_scoreboard_3
[WARN (VDB-1013)] ./property/jasper_sb_3.sv(25): input port 'incoming_clk' is not connected on this instance
[INFO (VERI-1018)] ./src/FIFO.sv(5): compiling module 'FIFO'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          7 (2 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      4 (7 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Statement
    include_x_cover_items = False
    include_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
FIFO
%% 
%% clock clk
%% reset ~rstN
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 22 of 22 design flops, 0 of 0 design latches, 36 of 44 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_in" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 5
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 256885@vcsdl4(local) jg_256623_vcsdl4_2
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Proofgrid shell started at 256886@vcsdl4(local) jg_256623_vcsdl4_2
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_out" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_in" was covered in 2 cycles in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_out" was covered in 3 cycles in 0.00 s.
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.Ht: Proofgrid shell started at 256893@vcsdl4(local) jg_256623_vcsdl4_2
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.B: Proofgrid shell started at 256894@vcsdl4(local) jg_256623_vcsdl4_2
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.01
0.0.N: Trace Attempt 14	[0.41 s]
0.0.N: A proof was found: No trace exists. [0.44 s]
INFO (IPF057): 0.0.N: The property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity" was proven in 0.44 s.
0.0.N: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.44 s].
0.0.B: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.27 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.B: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.B: A max_length bound of 4096 was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" in 0.00 s.
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.B: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.44 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" was proven in 0.00 s.
0.0.N: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.B: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.B: Trace Attempt 11	[0.00 s]
0.0.B: All properties determined. [0.00 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 13	[0.32 s]
0.0.Hp: All properties determined. [0.39 s]
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.44 s)
0: ProofGrid usable level: 0
0.0.B: Exited with Success (@ 0.44 s)
0.0.N: Exited with Success (@ 0.46 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 13	[0.26 s]
0.0.Ht: All properties determined. [0.29 s]
0.0.Ht: Exited with Success (@ 0.46 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 67.58 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.44        0.00       76.71 %
     Hp        0.19        0.39        0.00       67.26 %
     Ht        0.17        0.27        0.00       62.09 %
      B        0.17        0.27        0.00       61.60 %
    all        0.16        0.34        0.00       67.58 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.66        1.37        0.00

    Data read    : 17.23 kiB
    Data written : 45.53 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 2
                  - proven                    : 2 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % include /home/joane3131/FV_1141/Project1_Group32/script/jasper_sb_3.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% check_cov -init -type all
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
true
%% 
%% #for `JS3_*
%% jasper_scoreboard_3 -init
%% 
%% analyze -sv [glob ./src/FIFO.sv]
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve'
[-- (VERI-1482)] Analyzing Verilog file './src/FIFO.sv'
%% analyze -sv [glob ./property/jasper_sb_3.sv]
[-- (VERI-1482)] Analyzing Verilog file './property/jasper_sb_3.sv'
%% elaborate -top FIFO
INFO (ISW003): Top module name is "FIFO".
[INFO (VERI-1508)] The default Verilog library search path is now "/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3"
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_core' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_core.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_sync' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_sync.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tag' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tag.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_symbol' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_symbol.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_datacnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_datacnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_txcnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_txcnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tracker' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tracker.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_latency_counter' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_latency_counter.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3.sdb'
[INFO (HIER-8002)] /cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve(65): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./property/jasper_sb_3.sv(25): port 'incoming_clk' is not connected on this instance
[WARN (VERI-1927)] ./property/jasper_sb_3.sv(25): port 'incoming_selected' remains unconnected for this instance
[INFO (VERI-1018)] jasper_scoreboard_3.v(1089): compiling module 'jasper_scoreboard_3_txcnt:(IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,ORDERING=IN_ORDER)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(1116): net 'tracking_start[0]' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(259): compiling module 'jasper_scoreboard_3_core:(ORDERING=IN_ORDER,IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,INTEGRITY_CHECK=1'b1,OVERFLOW_CHECK=1'b1,COVER_COUNT=32'b010,LATENCY_CHECK=1'b0,LATENCY_HALT_MODE=2'b0,XPROP_CTRL_CHECK=1'b0,XPROP_DATA_CHECK=1'b0,LITE_CHECKS=1'b0,FIRST_CHECKS=1'b0,FIRST_CHECKS_COUNT=32'b01000,MODEL=TXCNT)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(309): net 'txcnt_latency_check_error' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(310): net 'txcnt_latency_cnt_stimulated' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(12): compiling module 'jasper_scoreboard_3:(CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(66): net 'global_clock' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(67): net 'global_reset' does not have a driver
[INFO (VERI-1018)] ./property/jasper_sb_3.sv(1): compiling module 'my_scoreboard'
[WARN (VERI-8028)] ./property/jasper_sb_3.sv(18): missing/open ports on instance u_scoreboard of module jasper_scoreboard_3
[WARN (VDB-1013)] ./property/jasper_sb_3.sv(25): input port 'incoming_clk' is not connected on this instance
[INFO (VERI-1018)] ./src/FIFO.sv(5): compiling module 'FIFO'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          7 (2 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      4 (7 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Statement
    include_x_cover_items = False
    include_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
FIFO
%% 
%% clock clk
%% reset ~rstN
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 22 of 22 design flops, 0 of 0 design latches, 36 of 44 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_in" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_out" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 3
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 256952@vcsdl4(local) jg_256623_vcsdl4_3
0.0.Hp: Proofgrid shell started at 256953@vcsdl4(local) jg_256623_vcsdl4_3
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_in" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_out" was covered in 2 cycles in 0.00 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 64 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 64 was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: A trace with 9 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 9 cycles was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" in 0.00 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.N: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.15 s)
0: ProofGrid usable level: 0
0.0.B: Proofgrid shell started at 256967@vcsdl4(local) jg_256623_vcsdl4_3
0.0.B: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.15 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 256966@vcsdl4(local) jg_256623_vcsdl4_3
0.0.Ht: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.19 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.19 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.09 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.00        0.00        2.38 %
     Hp        0.13        0.00        0.00        2.63 %
     Ht        0.19        0.00        0.00        0.00 %
      B        0.15        0.00        0.00        0.00 %
    all        0.15        0.00        0.00        1.09 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.59        0.01        0.00

    Data read    : 4.00 kiB
    Data written : 1.79 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 2
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % visualize -violation -property <embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow".
cex
[<embedded>] % include /home/joane3131/FV_1141/Project1_Group32/script/jasper_sb_3.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% check_cov -init -type all
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
true
%% 
%% #for `JS3_*
%% jasper_scoreboard_3 -init
%% 
%% analyze -sv [glob ./src/FIFO.sv]
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve'
[-- (VERI-1482)] Analyzing Verilog file './src/FIFO.sv'
%% analyze -sv [glob ./property/jasper_sb_3.sv]
[-- (VERI-1482)] Analyzing Verilog file './property/jasper_sb_3.sv'
%% elaborate -top FIFO
INFO (ISW003): Top module name is "FIFO".
[INFO (VERI-1508)] The default Verilog library search path is now "/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3"
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_core' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_core.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_sync' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_sync.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tag' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tag.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_symbol' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_symbol.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_datacnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_datacnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_txcnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_txcnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tracker' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tracker.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_latency_counter' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_latency_counter.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3.sdb'
[INFO (HIER-8002)] /cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve(65): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./property/jasper_sb_3.sv(25): port 'incoming_clk' is not connected on this instance
[WARN (VERI-1927)] ./property/jasper_sb_3.sv(25): port 'incoming_selected' remains unconnected for this instance
[INFO (VERI-1018)] jasper_scoreboard_3.v(1089): compiling module 'jasper_scoreboard_3_txcnt:(IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,ORDERING=IN_ORDER)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(1116): net 'tracking_start[0]' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(259): compiling module 'jasper_scoreboard_3_core:(ORDERING=IN_ORDER,IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,INTEGRITY_CHECK=1'b1,OVERFLOW_CHECK=1'b1,COVER_COUNT=32'b010,LATENCY_CHECK=1'b0,LATENCY_HALT_MODE=2'b0,XPROP_CTRL_CHECK=1'b0,XPROP_DATA_CHECK=1'b0,LITE_CHECKS=1'b0,FIRST_CHECKS=1'b0,FIRST_CHECKS_COUNT=32'b01000,MODEL=TXCNT)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(309): net 'txcnt_latency_check_error' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(310): net 'txcnt_latency_cnt_stimulated' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(12): compiling module 'jasper_scoreboard_3:(CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(66): net 'global_clock' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(67): net 'global_reset' does not have a driver
[INFO (VERI-1018)] ./property/jasper_sb_3.sv(1): compiling module 'my_scoreboard'
[WARN (VERI-8028)] ./property/jasper_sb_3.sv(18): missing/open ports on instance u_scoreboard of module jasper_scoreboard_3
[WARN (VDB-1013)] ./property/jasper_sb_3.sv(25): input port 'incoming_clk' is not connected on this instance
[INFO (VERI-1018)] ./src/FIFO.sv(5): compiling module 'FIFO'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          7 (2 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      4 (7 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Statement
    include_x_cover_items = False
    include_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
FIFO
%% 
%% clock clk
%% reset ~rstN
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 22 of 22 design flops, 0 of 0 design latches, 36 of 44 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_in" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_out" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 3
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 257025@vcsdl4(local) jg_256623_vcsdl4_4
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_in" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_out" was covered in 2 cycles in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Proofgrid shell started at 257024@vcsdl4(local) jg_256623_vcsdl4_4
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.05 s]
0.0.Hp: Trace Attempt 14	[0.04 s]
0.0.Hp: A trace with 14 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 14 cycles was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" in 0.05 s.
0.0.Hp: All properties determined. [0.05 s]
0.0.N: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.03 s].
0.0.N: Trace Attempt 13	[0.01 s]
0.0.N: All properties determined. [0.03 s]
0.0.N: Exited with Success (@ 0.05 s)
0: ProofGrid usable level: 0
0.0.B: Proofgrid shell started at 257039@vcsdl4(local) jg_256623_vcsdl4_4
0.0.B: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.13 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.13 s)
0.0.Ht: Proofgrid shell started at 257037@vcsdl4(local) jg_256623_vcsdl4_4
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.18 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 10.52 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        0.03        0.00       12.64 %
     Hp        0.16        0.05        0.00       23.77 %
     Ht        0.18        0.00        0.00        0.00 %
      B        0.13        0.00        0.00        0.00 %
    all        0.17        0.02        0.00       10.52 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.67        0.08        0.00

    Data read    : 4.60 kiB
    Data written : 1.86 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 2
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % visualize -violation -property <embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow".
cex
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[<embedded>] % include /home/joane3131/FV_1141/Project1_Group32/script/jasper_sb_3.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% check_cov -init -type all
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
true
%% 
%% #for `JS3_*
%% jasper_scoreboard_3 -init
%% 
%% analyze -sv [glob ./src/FIFO.sv]
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve'
[-- (VERI-1482)] Analyzing Verilog file './src/FIFO.sv'
%% analyze -sv [glob ./property/jasper_sb_3.sv]
[-- (VERI-1482)] Analyzing Verilog file './property/jasper_sb_3.sv'
%% elaborate -top FIFO
INFO (ISW003): Top module name is "FIFO".
[INFO (VERI-1508)] The default Verilog library search path is now "/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3"
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_core' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_core.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_sync' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_sync.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tag' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tag.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_symbol' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_symbol.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_datacnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_datacnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_txcnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_txcnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tracker' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tracker.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_latency_counter' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_latency_counter.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3.sdb'
[INFO (HIER-8002)] /cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve(65): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./property/jasper_sb_3.sv(25): port 'incoming_clk' is not connected on this instance
[WARN (VERI-1927)] ./property/jasper_sb_3.sv(25): port 'incoming_selected' remains unconnected for this instance
[INFO (VERI-1018)] jasper_scoreboard_3.v(1089): compiling module 'jasper_scoreboard_3_txcnt:(IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,ORDERING=IN_ORDER)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(1116): net 'tracking_start[0]' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(259): compiling module 'jasper_scoreboard_3_core:(ORDERING=IN_ORDER,IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,INTEGRITY_CHECK=1'b1,OVERFLOW_CHECK=1'b1,COVER_COUNT=32'b010,LATENCY_CHECK=1'b0,LATENCY_HALT_MODE=2'b0,XPROP_CTRL_CHECK=1'b0,XPROP_DATA_CHECK=1'b0,LITE_CHECKS=1'b0,FIRST_CHECKS=1'b0,FIRST_CHECKS_COUNT=32'b01000,MODEL=TXCNT)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(309): net 'txcnt_latency_check_error' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(310): net 'txcnt_latency_cnt_stimulated' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(12): compiling module 'jasper_scoreboard_3:(CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(66): net 'global_clock' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(67): net 'global_reset' does not have a driver
[INFO (VERI-1018)] ./property/jasper_sb_3.sv(1): compiling module 'my_scoreboard'
[WARN (VERI-8028)] ./property/jasper_sb_3.sv(18): missing/open ports on instance u_scoreboard of module jasper_scoreboard_3
[WARN (VDB-1013)] ./property/jasper_sb_3.sv(25): input port 'incoming_clk' is not connected on this instance
[INFO (VERI-1018)] ./src/FIFO.sv(5): compiling module 'FIFO'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          7 (2 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      4 (7 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Statement
    include_x_cover_items = False
    include_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
FIFO
%% 
%% clock clk
%% reset ~rstN
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 22 of 22 design flops, 0 of 0 design latches, 36 of 44 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_in" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_out" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 3
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 258362@vcsdl4(local) jg_256623_vcsdl4_5
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Proofgrid shell started at 258363@vcsdl4(local) jg_256623_vcsdl4_5
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_in" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_out" was covered in 2 cycles in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.09 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.14 s]
0.0.N: Trace Attempt 16	[0.12 s]
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" was proven in 0.14 s.
0.0.N: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.14 s].
0.0.N: All properties determined. [0.14 s]
0.0.Hp: Interrupted (multi)
0.0.N: Exited with Success (@ 0.14 s)
0: ProofGrid usable level: 0
0.0.Hp: Trace Attempt 16	[0.12 s]
0.0.Hp: All properties determined. [0.13 s]
0.0.B: Proofgrid shell started at 258377@vcsdl4(local) jg_256623_vcsdl4_5
0.0.B: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.17 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 258376@vcsdl4(local) jg_256623_vcsdl4_5
0.0.Ht: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.18 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.18 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 28.00 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.14        0.00       45.04 %
     Hp        0.18        0.13        0.00       41.94 %
     Ht        0.18        0.00        0.00        0.00 %
      B        0.17        0.00        0.00        0.00 %
    all        0.18        0.07        0.00       28.00 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.70        0.27        0.00

    Data read    : 7.14 kiB
    Data written : 10.92 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 2
                  - proven                    : 1 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % visualize -violation -property <embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity".
cex
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[<embedded>] % include /home/joane3131/FV_1141/Project1_Group32/script/jasper_sb_3.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% check_cov -init -type all
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
true
%% 
%% #for `JS3_*
%% jasper_scoreboard_3 -init
%% 
%% analyze -sv [glob ./src/FIFO.sv]
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve'
[-- (VERI-1482)] Analyzing Verilog file './src/FIFO.sv'
%% analyze -sv [glob ./property/jasper_sb_3.sv]
[-- (VERI-1482)] Analyzing Verilog file './property/jasper_sb_3.sv'
%% elaborate -top FIFO
INFO (ISW003): Top module name is "FIFO".
[INFO (VERI-1508)] The default Verilog library search path is now "/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3"
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_core' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_core.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_sync' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_sync.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tag' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tag.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_symbol' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_symbol.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_datacnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_datacnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_txcnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_txcnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tracker' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tracker.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_latency_counter' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_latency_counter.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3.sdb'
[INFO (HIER-8002)] /cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve(65): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./property/jasper_sb_3.sv(25): port 'incoming_clk' is not connected on this instance
[WARN (VERI-1927)] ./property/jasper_sb_3.sv(25): port 'incoming_selected' remains unconnected for this instance
[INFO (VERI-1018)] jasper_scoreboard_3.v(1089): compiling module 'jasper_scoreboard_3_txcnt:(IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,ORDERING=IN_ORDER)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(1116): net 'tracking_start[0]' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(259): compiling module 'jasper_scoreboard_3_core:(ORDERING=IN_ORDER,IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,INTEGRITY_CHECK=1'b1,OVERFLOW_CHECK=1'b1,COVER_COUNT=32'b010,LATENCY_CHECK=1'b0,LATENCY_HALT_MODE=2'b0,XPROP_CTRL_CHECK=1'b0,XPROP_DATA_CHECK=1'b0,LITE_CHECKS=1'b0,FIRST_CHECKS=1'b0,FIRST_CHECKS_COUNT=32'b01000,MODEL=TXCNT)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(309): net 'txcnt_latency_check_error' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(310): net 'txcnt_latency_cnt_stimulated' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(12): compiling module 'jasper_scoreboard_3:(CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(66): net 'global_clock' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(67): net 'global_reset' does not have a driver
[INFO (VERI-1018)] ./property/jasper_sb_3.sv(1): compiling module 'my_scoreboard'
[WARN (VERI-8028)] ./property/jasper_sb_3.sv(18): missing/open ports on instance u_scoreboard of module jasper_scoreboard_3
[WARN (VDB-1013)] ./property/jasper_sb_3.sv(25): input port 'incoming_clk' is not connected on this instance
[INFO (VERI-1018)] ./src/FIFO.sv(5): compiling module 'FIFO'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          7 (2 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      4 (7 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Statement
    include_x_cover_items = False
    include_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
FIFO
%% 
%% clock clk
%% reset ~rstN
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 22 of 22 design flops, 0 of 0 design latches, 36 of 44 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_in" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_out" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.01 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 258436@vcsdl4(local) jg_256623_vcsdl4_6
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: Proofgrid shell started at 258437@vcsdl4(local) jg_256623_vcsdl4_6
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_in" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_out" was covered in 2 cycles in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.Ht: Proofgrid shell started at 258450@vcsdl4(local) jg_256623_vcsdl4_6
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.B: Proofgrid shell started at 258451@vcsdl4(local) jg_256623_vcsdl4_6
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.01
0.0.N: Trace Attempt 13	[0.53 s]
0.0.N: A proof was found: No trace exists. [0.55 s]
INFO (IPF057): 0.0.N: The property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity" was proven in 0.55 s.
0.0.N: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.55 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.B: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.40 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.56 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" was proven in 0.00 s.
0.0.N: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.B: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.B: Trace Attempt 10	[0.00 s]
0.0.B: All properties determined. [0.00 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 14	[0.39 s]
0.0.Ht: All properties determined. [0.42 s]
0.0.N: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.56 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.56 s)
0.0.N: Exited with Success (@ 0.57 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 14	[0.52 s]
0.0.Hp: All properties determined. [0.55 s]
0.0.Hp: Exited with Success (@ 0.57 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 74.61 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.55        0.00       76.74 %
     Hp        0.19        0.53        0.00       73.82 %
     Ht        0.14        0.42        0.00       75.42 %
      B        0.16        0.40        0.00       72.05 %
    all        0.16        0.48        0.00       74.61 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.65        1.91        0.00

    Data read    : 18.39 kiB
    Data written : 53.97 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 2
                  - proven                    : 2 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
[<embedded>] % include /home/joane3131/FV_1141/Project1_Group32/script/jasper_sb_3.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% check_cov -init -type all
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
true
%% 
%% #for `JS3_*
%% jasper_scoreboard_3 -init
%% 
%% analyze -sv [glob ./src/FIFO.sv]
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve'
[-- (VERI-1482)] Analyzing Verilog file './src/FIFO.sv'
%% analyze -sv [glob ./property/jasper_sb_3.sv]
[-- (VERI-1482)] Analyzing Verilog file './property/jasper_sb_3.sv'
%% elaborate -top FIFO
INFO (ISW003): Top module name is "FIFO".
[INFO (VERI-1508)] The default Verilog library search path is now "/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3"
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_core' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_core.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_sync' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_sync.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tag' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tag.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_symbol' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_symbol.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_datacnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_datacnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_txcnt' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_txcnt.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_tracker' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_tracker.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3_latency_counter' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3_latency_counter.sdb'
[-- (VERI-1503)] Restoring Verilog module 'work.jasper_scoreboard_3' from file '/cad/cadence/JASPER/jasper_2022.03p002/lib/Linux64/verilog/jasper_package/jasper_scoreboard_3/work/jasper_scoreboard_3.sdb'
[INFO (HIER-8002)] /cad/cadence/JASPER/jasper_2022.03p002/lib/verilog/jasper_package/jasper_scoreboard_3_pkg.ve(65): Disabling old hierarchical reference handler
[WARN (VERI-2435)] ./property/jasper_sb_3.sv(25): port 'incoming_clk' is not connected on this instance
[WARN (VERI-1927)] ./property/jasper_sb_3.sv(25): port 'incoming_selected' remains unconnected for this instance
[INFO (VERI-1018)] jasper_scoreboard_3.v(1089): compiling module 'jasper_scoreboard_3_txcnt:(IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,ORDERING=IN_ORDER)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(1116): net 'tracking_start[0]' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(259): compiling module 'jasper_scoreboard_3_core:(ORDERING=IN_ORDER,IN_CHUNKS=32'b01,OUT_CHUNKS=32'b01,CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000,INTEGRITY_CHECK=1'b1,OVERFLOW_CHECK=1'b1,COVER_COUNT=32'b010,LATENCY_CHECK=1'b0,LATENCY_HALT_MODE=2'b0,XPROP_CTRL_CHECK=1'b0,XPROP_DATA_CHECK=1'b0,LITE_CHECKS=1'b0,FIRST_CHECKS=1'b0,FIRST_CHECKS_COUNT=32'b01000,MODEL=TXCNT)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(309): net 'txcnt_latency_check_error' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(310): net 'txcnt_latency_cnt_stimulated' does not have a driver
[INFO (VERI-1018)] jasper_scoreboard_3.v(12): compiling module 'jasper_scoreboard_3:(CHUNK_WIDTH=32'b0100,MAX_PENDING=32'b01000)'
[WARN (VDB-1002)] jasper_scoreboard_3.v(66): net 'global_clock' does not have a driver
[WARN (VDB-1002)] jasper_scoreboard_3.v(67): net 'global_reset' does not have a driver
[INFO (VERI-1018)] ./property/jasper_sb_3.sv(1): compiling module 'my_scoreboard'
[WARN (VERI-8028)] ./property/jasper_sb_3.sv(18): missing/open ports on instance u_scoreboard of module jasper_scoreboard_3
[WARN (VDB-1013)] ./property/jasper_sb_3.sv(25): input port 'incoming_clk' is not connected on this instance
[INFO (VERI-1018)] ./src/FIFO.sv(5): compiling module 'FIFO'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          7 (2 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      4 (7 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Statement
    include_x_cover_items = False
    include_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
FIFO
%% 
%% clock clk
%% reset ~rstN
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstN".
%% 
%% prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 22 of 22 design flops, 0 of 0 design latches, 36 of 44 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_in" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[0].data_out" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 267718@vcsdl4(local) jg_256623_vcsdl4_7
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_in" was covered in 2 cycles in 0.00 s.
0.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk7.COVER[1].data_out" was covered in 2 cycles in 0.00 s.
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.01 s]
0.0.Hp: Trace Attempt  5	[0.01 s]
0.0.N: Proofgrid shell started at 267717@vcsdl4(local) jg_256623_vcsdl4_7
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Ht: Proofgrid shell started at 267725@vcsdl4(local) jg_256623_vcsdl4_7
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.B: Proofgrid shell started at 267726@vcsdl4(local) jg_256623_vcsdl4_7
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.01
0.0.N: Trace Attempt 13	[0.52 s]
0.0.N: A proof was found: No trace exists. [0.54 s]
INFO (IPF057): 0.0.N: The property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity" was proven in 0.54 s.
0.0.N: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.54 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.B: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk1.data_integrity"	[0.41 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.58 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow" was proven in 0.00 s.
0.0.N: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.B: Stopped processing property "FIFO.u_sb.u_scoreboard.genblk6.core.genblk5.genblk2.no_overflow"	[0.00 s].
0.0.B: Trace Attempt 10	[0.00 s]
0.0.B: All properties determined. [0.00 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 13	[0.32 s]
0.0.Ht: All properties determined. [0.45 s]
0.0.N: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.58 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.59 s)
0.0.N: Exited with Success (@ 0.59 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Trace Attempt 14	[0.58 s]
0.0.Hp: All properties determined. [0.59 s]
0.0.Hp: Exited with Success (@ 0.59 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 77.38 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        0.55        0.00       77.23 %
     Hp        0.13        0.58        0.00       82.10 %
     Ht        0.13        0.45        0.00       77.57 %
      B        0.16        0.42        0.00       71.62 %
    all        0.15        0.50        0.00       77.38 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.58        1.99        0.00

    Data read    : 18.71 kiB
    Data written : 54.00 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 2
                  - proven                    : 2 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
determined
