Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 17 22:57:32 2020
| Host         : DESKTOP-QP819M2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.597        0.000                      0                  624        0.202        0.000                      0                  624        4.500        0.000                       0                   227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.597        0.000                      0                  624        0.202        0.000                      0                  624        4.500        0.000                       0                   227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_fast_counter_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 2.700ns (29.051%)  route 6.594ns (70.949%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.546     5.130    gameMachine/game_controlunit/CLK
    SLICE_X57Y70         FDRE                                         r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=53, routed)          1.391     6.977    gameMachine/game_controlunit/M_game_fsm_q[0]
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.152     7.129 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24/O
                         net (fo=1, routed)           0.619     7.748    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.332     8.080 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_21/O
                         net (fo=27, routed)          0.899     8.979    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I1_O)        0.150     9.129 f  gameMachine/game_controlunit/i__carry__0_i_14/O
                         net (fo=14, routed)          0.763     9.892    gameMachine/memory/i__carry_i_16
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.218 f  gameMachine/memory/i__carry__0_i_21/O
                         net (fo=1, routed)           0.464    10.683    gameMachine/game_controlunit/i__carry_i_3_1
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.807 r  gameMachine/game_controlunit/i__carry__0_i_12/O
                         net (fo=4, routed)           1.022    11.829    gameMachine/game_controlunit/i__carry__0_i_12_n_0
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.953 r  gameMachine/game_controlunit/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.953    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0_0[1]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.503    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.660 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.568    13.228    gameMachine/game_controlunit/CO[0]
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.329    13.557 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.867    14.424    gameMachine/memory/D[0]
    SLICE_X61Y70         FDRE                                         r  gameMachine/memory/M_fast_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.497    14.901    gameMachine/memory/CLK
    SLICE_X61Y70         FDRE                                         r  gameMachine/memory/M_fast_counter_q_reg[0]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)       -0.103    15.021    gameMachine/memory/M_fast_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_slow_counter_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 2.861ns (31.927%)  route 6.100ns (68.073%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.546     5.130    gameMachine/game_controlunit/CLK
    SLICE_X57Y70         FDRE                                         r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=53, routed)          1.391     6.977    gameMachine/game_controlunit/M_game_fsm_q[0]
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.152     7.129 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24/O
                         net (fo=1, routed)           0.619     7.748    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.332     8.080 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_21/O
                         net (fo=27, routed)          0.899     8.979    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I1_O)        0.150     9.129 f  gameMachine/game_controlunit/i__carry__0_i_14/O
                         net (fo=14, routed)          0.763     9.892    gameMachine/memory/i__carry_i_16
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.218 f  gameMachine/memory/i__carry__0_i_21/O
                         net (fo=1, routed)           0.464    10.683    gameMachine/game_controlunit/i__carry_i_3_1
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.807 r  gameMachine/game_controlunit/i__carry__0_i_12/O
                         net (fo=4, routed)           0.440    11.247    gameMachine/game_controlunit/i__carry__0_i_12_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  gameMachine/game_controlunit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.371    gameMachine/game_alu/arithmeticUnit/M_player_position_q_reg[7]_0[0]
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.903 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.237 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.805    13.042    gameMachine/game_controlunit/p_0_in[9]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.331    13.373 r  gameMachine/game_controlunit/M_player_position_q[9]_i_1/O
                         net (fo=8, routed)           0.718    14.091    gameMachine/memory/D[9]
    SLICE_X61Y74         FDRE                                         r  gameMachine/memory/M_slow_counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.491    14.895    gameMachine/memory/CLK
    SLICE_X61Y74         FDRE                                         r  gameMachine/memory/M_slow_counter_q_reg[9]/C
                         clock pessimism              0.258    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y74         FDRE (Setup_fdre_C_D)       -0.249    14.869    gameMachine/memory/M_slow_counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_player_position_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 2.861ns (32.010%)  route 6.077ns (67.990%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.546     5.130    gameMachine/game_controlunit/CLK
    SLICE_X57Y70         FDRE                                         r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=53, routed)          1.391     6.977    gameMachine/game_controlunit/M_game_fsm_q[0]
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.152     7.129 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24/O
                         net (fo=1, routed)           0.619     7.748    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.332     8.080 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_21/O
                         net (fo=27, routed)          0.899     8.979    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I1_O)        0.150     9.129 f  gameMachine/game_controlunit/i__carry__0_i_14/O
                         net (fo=14, routed)          0.763     9.892    gameMachine/memory/i__carry_i_16
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.218 f  gameMachine/memory/i__carry__0_i_21/O
                         net (fo=1, routed)           0.464    10.683    gameMachine/game_controlunit/i__carry_i_3_1
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.807 r  gameMachine/game_controlunit/i__carry__0_i_12/O
                         net (fo=4, routed)           0.440    11.247    gameMachine/game_controlunit/i__carry__0_i_12_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  gameMachine/game_controlunit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.371    gameMachine/game_alu/arithmeticUnit/M_player_position_q_reg[7]_0[0]
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.903 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.237 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.805    13.042    gameMachine/game_controlunit/p_0_in[9]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.331    13.373 r  gameMachine/game_controlunit/M_player_position_q[9]_i_1/O
                         net (fo=8, routed)           0.695    14.068    gameMachine/memory/D[9]
    SLICE_X64Y73         FDRE                                         r  gameMachine/memory/M_player_position_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.494    14.898    gameMachine/memory/CLK
    SLICE_X64Y73         FDRE                                         r  gameMachine/memory/M_player_position_q_reg[9]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)       -0.247    14.874    gameMachine/memory/M_player_position_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -14.068    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_player_won_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 2.861ns (31.927%)  route 6.100ns (68.073%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.546     5.130    gameMachine/game_controlunit/CLK
    SLICE_X57Y70         FDRE                                         r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=53, routed)          1.391     6.977    gameMachine/game_controlunit/M_game_fsm_q[0]
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.152     7.129 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24/O
                         net (fo=1, routed)           0.619     7.748    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.332     8.080 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_21/O
                         net (fo=27, routed)          0.899     8.979    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I1_O)        0.150     9.129 f  gameMachine/game_controlunit/i__carry__0_i_14/O
                         net (fo=14, routed)          0.763     9.892    gameMachine/memory/i__carry_i_16
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.218 f  gameMachine/memory/i__carry__0_i_21/O
                         net (fo=1, routed)           0.464    10.683    gameMachine/game_controlunit/i__carry_i_3_1
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.807 r  gameMachine/game_controlunit/i__carry__0_i_12/O
                         net (fo=4, routed)           0.440    11.247    gameMachine/game_controlunit/i__carry__0_i_12_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  gameMachine/game_controlunit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.371    gameMachine/game_alu/arithmeticUnit/M_player_position_q_reg[7]_0[0]
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.903 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.237 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.805    13.042    gameMachine/game_controlunit/p_0_in[9]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.331    13.373 r  gameMachine/game_controlunit/M_player_position_q[9]_i_1/O
                         net (fo=8, routed)           0.718    14.091    gameMachine/memory/D[9]
    SLICE_X60Y74         FDRE                                         r  gameMachine/memory/M_player_won_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.491    14.895    gameMachine/memory/CLK
    SLICE_X60Y74         FDRE                                         r  gameMachine/memory/M_player_won_q_reg[9]/C
                         clock pessimism              0.258    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X60Y74         FDRE (Setup_fdre_C_D)       -0.218    14.900    gameMachine/memory/M_player_won_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_difficulty_level_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 2.861ns (32.137%)  route 6.042ns (67.863%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.546     5.130    gameMachine/game_controlunit/CLK
    SLICE_X57Y70         FDRE                                         r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=53, routed)          1.391     6.977    gameMachine/game_controlunit/M_game_fsm_q[0]
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.152     7.129 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24/O
                         net (fo=1, routed)           0.619     7.748    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.332     8.080 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_21/O
                         net (fo=27, routed)          0.899     8.979    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I1_O)        0.150     9.129 f  gameMachine/game_controlunit/i__carry__0_i_14/O
                         net (fo=14, routed)          0.763     9.892    gameMachine/memory/i__carry_i_16
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.218 f  gameMachine/memory/i__carry__0_i_21/O
                         net (fo=1, routed)           0.464    10.683    gameMachine/game_controlunit/i__carry_i_3_1
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.807 r  gameMachine/game_controlunit/i__carry__0_i_12/O
                         net (fo=4, routed)           0.440    11.247    gameMachine/game_controlunit/i__carry__0_i_12_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  gameMachine/game_controlunit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.371    gameMachine/game_alu/arithmeticUnit/M_player_position_q_reg[7]_0[0]
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.903 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.237 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.805    13.042    gameMachine/game_controlunit/p_0_in[9]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.331    13.373 r  gameMachine/game_controlunit/M_player_position_q[9]_i_1/O
                         net (fo=8, routed)           0.660    14.033    gameMachine/memory/D[9]
    SLICE_X59Y74         FDRE                                         r  gameMachine/memory/M_difficulty_level_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.491    14.895    gameMachine/memory/CLK
    SLICE_X59Y74         FDRE                                         r  gameMachine/memory/M_difficulty_level_q_reg[9]/C
                         clock pessimism              0.258    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X59Y74         FDRE (Setup_fdre_C_D)       -0.260    14.858    gameMachine/memory/M_difficulty_level_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_lives_left_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 2.861ns (32.296%)  route 5.998ns (67.704%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.546     5.130    gameMachine/game_controlunit/CLK
    SLICE_X57Y70         FDRE                                         r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=53, routed)          1.391     6.977    gameMachine/game_controlunit/M_game_fsm_q[0]
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.152     7.129 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24/O
                         net (fo=1, routed)           0.619     7.748    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.332     8.080 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_21/O
                         net (fo=27, routed)          0.899     8.979    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I1_O)        0.150     9.129 f  gameMachine/game_controlunit/i__carry__0_i_14/O
                         net (fo=14, routed)          0.763     9.892    gameMachine/memory/i__carry_i_16
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.218 f  gameMachine/memory/i__carry__0_i_21/O
                         net (fo=1, routed)           0.464    10.683    gameMachine/game_controlunit/i__carry_i_3_1
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.807 r  gameMachine/game_controlunit/i__carry__0_i_12/O
                         net (fo=4, routed)           0.440    11.247    gameMachine/game_controlunit/i__carry__0_i_12_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  gameMachine/game_controlunit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.371    gameMachine/game_alu/arithmeticUnit/M_player_position_q_reg[7]_0[0]
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.903 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.237 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.805    13.042    gameMachine/game_controlunit/p_0_in[9]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.331    13.373 r  gameMachine/game_controlunit/M_player_position_q[9]_i_1/O
                         net (fo=8, routed)           0.616    13.989    gameMachine/memory/D[9]
    SLICE_X58Y74         FDRE                                         r  gameMachine/memory/M_lives_left_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.491    14.895    gameMachine/memory/CLK
    SLICE_X58Y74         FDRE                                         r  gameMachine/memory/M_lives_left_q_reg[9]/C
                         clock pessimism              0.258    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y74         FDRE (Setup_fdre_C_D)       -0.283    14.835    gameMachine/memory/M_lives_left_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_lives_left_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.700ns (29.621%)  route 6.415ns (70.379%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.546     5.130    gameMachine/game_controlunit/CLK
    SLICE_X57Y70         FDRE                                         r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=53, routed)          1.391     6.977    gameMachine/game_controlunit/M_game_fsm_q[0]
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.152     7.129 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24/O
                         net (fo=1, routed)           0.619     7.748    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.332     8.080 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_21/O
                         net (fo=27, routed)          0.899     8.979    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I1_O)        0.150     9.129 f  gameMachine/game_controlunit/i__carry__0_i_14/O
                         net (fo=14, routed)          0.763     9.892    gameMachine/memory/i__carry_i_16
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.218 f  gameMachine/memory/i__carry__0_i_21/O
                         net (fo=1, routed)           0.464    10.683    gameMachine/game_controlunit/i__carry_i_3_1
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.807 r  gameMachine/game_controlunit/i__carry__0_i_12/O
                         net (fo=4, routed)           1.022    11.829    gameMachine/game_controlunit/i__carry__0_i_12_n_0
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.953 r  gameMachine/game_controlunit/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.953    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0_0[1]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.503    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.660 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.568    13.228    gameMachine/game_controlunit/CO[0]
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.329    13.557 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.688    14.245    gameMachine/memory/D[0]
    SLICE_X60Y69         FDSE                                         r  gameMachine/memory/M_lives_left_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.497    14.901    gameMachine/memory/CLK
    SLICE_X60Y69         FDSE                                         r  gameMachine/memory/M_lives_left_q_reg[0]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y69         FDSE (Setup_fdse_C_D)       -0.031    15.093    gameMachine/memory/M_lives_left_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_player_won_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 2.700ns (29.711%)  route 6.387ns (70.289%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.546     5.130    gameMachine/game_controlunit/CLK
    SLICE_X57Y70         FDRE                                         r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=53, routed)          1.391     6.977    gameMachine/game_controlunit/M_game_fsm_q[0]
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.152     7.129 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24/O
                         net (fo=1, routed)           0.619     7.748    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.332     8.080 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_21/O
                         net (fo=27, routed)          0.899     8.979    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I1_O)        0.150     9.129 f  gameMachine/game_controlunit/i__carry__0_i_14/O
                         net (fo=14, routed)          0.763     9.892    gameMachine/memory/i__carry_i_16
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.218 f  gameMachine/memory/i__carry__0_i_21/O
                         net (fo=1, routed)           0.464    10.683    gameMachine/game_controlunit/i__carry_i_3_1
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.807 r  gameMachine/game_controlunit/i__carry__0_i_12/O
                         net (fo=4, routed)           1.022    11.829    gameMachine/game_controlunit/i__carry__0_i_12_n_0
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.953 r  gameMachine/game_controlunit/i__carry_i_3/O
                         net (fo=1, routed)           0.000    11.953    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0_0[1]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.503 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.503    gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.660 r  gameMachine/game_alu/compareUnit/out0_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.568    13.228    gameMachine/game_controlunit/CO[0]
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.329    13.557 r  gameMachine/game_controlunit/M_player_position_q[0]_i_1/O
                         net (fo=8, routed)           0.661    14.217    gameMachine/memory/D[0]
    SLICE_X60Y71         FDRE                                         r  gameMachine/memory/M_player_won_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.496    14.900    gameMachine/memory/CLK
    SLICE_X60Y71         FDRE                                         r  gameMachine/memory/M_player_won_q_reg[0]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)       -0.031    15.092    gameMachine/memory/M_player_won_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.217    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_slow_counter_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 2.743ns (31.012%)  route 6.102ns (68.988%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.546     5.130    gameMachine/game_controlunit/CLK
    SLICE_X57Y70         FDRE                                         r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=53, routed)          1.391     6.977    gameMachine/game_controlunit/M_game_fsm_q[0]
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.152     7.129 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24/O
                         net (fo=1, routed)           0.619     7.748    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.332     8.080 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_21/O
                         net (fo=27, routed)          0.899     8.979    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I1_O)        0.150     9.129 f  gameMachine/game_controlunit/i__carry__0_i_14/O
                         net (fo=14, routed)          0.763     9.892    gameMachine/memory/i__carry_i_16
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.218 f  gameMachine/memory/i__carry__0_i_21/O
                         net (fo=1, routed)           0.464    10.683    gameMachine/game_controlunit/i__carry_i_3_1
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.807 r  gameMachine/game_controlunit/i__carry__0_i_12/O
                         net (fo=4, routed)           0.440    11.247    gameMachine/game_controlunit/i__carry__0_i_12_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  gameMachine/game_controlunit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.371    gameMachine/game_alu/arithmeticUnit/M_player_position_q_reg[7]_0[0]
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.903 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.125 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.788    12.912    gameMachine/game_controlunit/p_0_in[8]
    SLICE_X63Y72         LUT3 (Prop_lut3_I1_O)        0.325    13.237 r  gameMachine/game_controlunit/M_player_position_q[8]_i_1/O
                         net (fo=8, routed)           0.738    13.975    gameMachine/memory/D[8]
    SLICE_X65Y75         FDRE                                         r  gameMachine/memory/M_slow_counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492    14.896    gameMachine/memory/CLK
    SLICE_X65Y75         FDRE                                         r  gameMachine/memory/M_slow_counter_q_reg[8]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X65Y75         FDRE (Setup_fdre_C_D)       -0.269    14.850    gameMachine/memory/M_slow_counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/memory/M_temp_reg9_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 2.743ns (31.007%)  route 6.104ns (68.993%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.546     5.130    gameMachine/game_controlunit/CLK
    SLICE_X57Y70         FDRE                                         r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=53, routed)          1.391     6.977    gameMachine/game_controlunit/M_game_fsm_q[0]
    SLICE_X58Y71         LUT5 (Prop_lut5_I3_O)        0.152     7.129 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24/O
                         net (fo=1, routed)           0.619     7.748    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_24_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.332     8.080 f  gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_21/O
                         net (fo=27, routed)          0.899     8.979    gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I1_O)        0.150     9.129 f  gameMachine/game_controlunit/i__carry__0_i_14/O
                         net (fo=14, routed)          0.763     9.892    gameMachine/memory/i__carry_i_16
    SLICE_X60Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.218 f  gameMachine/memory/i__carry__0_i_21/O
                         net (fo=1, routed)           0.464    10.683    gameMachine/game_controlunit/i__carry_i_3_1
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124    10.807 r  gameMachine/game_controlunit/i__carry__0_i_12/O
                         net (fo=4, routed)           0.440    11.247    gameMachine/game_controlunit/i__carry__0_i_12_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.371 r  gameMachine/game_controlunit/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.371    gameMachine/game_alu/arithmeticUnit/M_player_position_q_reg[7]_0[0]
    SLICE_X62Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.903 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.903    gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__0_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.125 r  gameMachine/game_alu/arithmeticUnit/_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.788    12.912    gameMachine/game_controlunit/p_0_in[8]
    SLICE_X63Y72         LUT3 (Prop_lut3_I1_O)        0.325    13.237 r  gameMachine/game_controlunit/M_player_position_q[8]_i_1/O
                         net (fo=8, routed)           0.739    13.977    gameMachine/memory/D[8]
    SLICE_X63Y75         FDRE                                         r  gameMachine/memory/M_temp_reg9_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.492    14.896    gameMachine/memory/CLK
    SLICE_X63Y75         FDRE                                         r  gameMachine/memory/M_temp_reg9_q_reg[8]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y75         FDRE (Setup_fdre_C_D)       -0.260    14.859    gameMachine/memory/M_temp_reg9_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.586     1.530    reset_cond/CLK
    SLICE_X60Y67         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDSE (Prop_fdse_C_Q)         0.164     1.694 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.110     1.804    reset_cond/M_stage_d[3]
    SLICE_X60Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.853     2.042    reset_cond/CLK
    SLICE_X60Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.543    
    SLICE_X60Y68         FDSE (Hold_fdse_C_D)         0.059     1.602    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 btn_cond_mid/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_dt_btn_mid/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.560     1.504    btn_cond_mid/CLK
    SLICE_X54Y64         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  btn_cond_mid/M_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.105     1.773    btn_cond_mid/M_ctr_q_reg[8]
    SLICE_X55Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  btn_cond_mid/M_last_q_i_1__1/O
                         net (fo=1, routed)           0.000     1.818    edge_dt_btn_mid/M_edge_dt_btn_mid_in
    SLICE_X55Y64         FDRE                                         r  edge_dt_btn_mid/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.829     2.019    edge_dt_btn_mid/CLK
    SLICE_X55Y64         FDRE                                         r  edge_dt_btn_mid/M_last_q_reg/C
                         clock pessimism             -0.503     1.517    
    SLICE_X55Y64         FDRE (Hold_fdre_C_D)         0.091     1.608    edge_dt_btn_mid/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 btn_cond_down/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_dt_btn_down/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.588     1.532    btn_cond_down/CLK
    SLICE_X60Y63         FDRE                                         r  btn_cond_down/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  btn_cond_down/M_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.106     1.802    btn_cond_down/M_ctr_q_reg[8]
    SLICE_X61Y63         LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  btn_cond_down/M_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    edge_dt_btn_down/M_edge_dt_btn_down_in
    SLICE_X61Y63         FDRE                                         r  edge_dt_btn_down/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.856     2.046    edge_dt_btn_down/CLK
    SLICE_X61Y63         FDRE                                         r  edge_dt_btn_down/M_last_q_reg/C
                         clock pessimism             -0.502     1.545    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.091     1.636    edge_dt_btn_down/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btn_cond_mid/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_mid/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.585     1.529    btn_cond_mid/sync/CLK
    SLICE_X58Y68         FDRE                                         r  btn_cond_mid/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  btn_cond_mid/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.844    btn_cond_mid/sync/M_pipe_d__1[1]
    SLICE_X58Y68         FDRE                                         r  btn_cond_mid/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.853     2.042    btn_cond_mid/sync/CLK
    SLICE_X58Y68         FDRE                                         r  btn_cond_mid/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.066     1.595    btn_cond_mid/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 btn_cond_up/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_up/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.585     1.529    btn_cond_up/sync/CLK
    SLICE_X58Y68         FDRE                                         r  btn_cond_up/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  btn_cond_up/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.182     1.852    btn_cond_up/sync/M_pipe_d[1]
    SLICE_X58Y68         FDRE                                         r  btn_cond_up/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.853     2.042    btn_cond_up/sync/CLK
    SLICE_X58Y68         FDRE                                         r  btn_cond_up/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.072     1.601    btn_cond_up/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_cond_down/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_down/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.588     1.532    btn_cond_down/CLK
    SLICE_X60Y63         FDRE                                         r  btn_cond_down/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  btn_cond_down/M_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.127     1.822    btn_cond_down/M_ctr_q_reg[10]
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  btn_cond_down/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.932    btn_cond_down/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X60Y63         FDRE                                         r  btn_cond_down/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.856     2.046    btn_cond_down/CLK
    SLICE_X60Y63         FDRE                                         r  btn_cond_down/M_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X60Y63         FDRE (Hold_fdre_C_D)         0.134     1.666    btn_cond_down/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_cond_down/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_down/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.588     1.532    btn_cond_down/CLK
    SLICE_X60Y64         FDRE                                         r  btn_cond_down/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  btn_cond_down/M_ctr_q_reg[14]/Q
                         net (fo=4, routed)           0.127     1.822    btn_cond_down/M_ctr_q_reg[14]
    SLICE_X60Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  btn_cond_down/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.932    btn_cond_down/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X60Y64         FDRE                                         r  btn_cond_down/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.856     2.046    btn_cond_down/CLK
    SLICE_X60Y64         FDRE                                         r  btn_cond_down/M_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X60Y64         FDRE (Hold_fdre_C_D)         0.134     1.666    btn_cond_down/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_cond_down/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_down/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.588     1.532    btn_cond_down/CLK
    SLICE_X60Y65         FDRE                                         r  btn_cond_down/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  btn_cond_down/M_ctr_q_reg[18]/Q
                         net (fo=3, routed)           0.127     1.822    btn_cond_down/M_ctr_q_reg[18]
    SLICE_X60Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  btn_cond_down/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.932    btn_cond_down/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X60Y65         FDRE                                         r  btn_cond_down/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.855     2.045    btn_cond_down/CLK
    SLICE_X60Y65         FDRE                                         r  btn_cond_down/M_ctr_q_reg[18]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.134     1.666    btn_cond_down/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_cond_mid/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_mid/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.559     1.503    btn_cond_mid/CLK
    SLICE_X54Y66         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  btn_cond_mid/M_ctr_q_reg[18]/Q
                         net (fo=3, routed)           0.127     1.793    btn_cond_mid/M_ctr_q_reg[18]
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  btn_cond_mid/M_ctr_q_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.903    btn_cond_mid/M_ctr_q_reg[16]_i_1__1_n_5
    SLICE_X54Y66         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.827     2.017    btn_cond_mid/CLK
    SLICE_X54Y66         FDRE                                         r  btn_cond_mid/M_ctr_q_reg[18]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.134     1.637    btn_cond_mid/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.586     1.530    reset_cond/CLK
    SLICE_X60Y67         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDSE (Prop_fdse_C_Q)         0.164     1.694 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.864    reset_cond/M_stage_d[2]
    SLICE_X60Y67         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.854     2.043    reset_cond/CLK
    SLICE_X60Y67         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X60Y67         FDSE (Hold_fdse_C_D)         0.063     1.593    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y61   btn_cond_down/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y63   btn_cond_down/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y63   btn_cond_down/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y64   btn_cond_down/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   btn_cond_down/M_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   btn_cond_down/M_ctr_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   btn_cond_down/M_ctr_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   btn_cond_down/M_ctr_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y63   btn_cond_down/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y65   btn_cond_mid/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y65   btn_cond_mid/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y65   btn_cond_mid/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y65   btn_cond_mid/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   btn_cond_mid/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   btn_cond_mid/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   btn_cond_mid/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   btn_cond_mid/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   btn_cond_mid/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   gameMachine/memory/M_fast_counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   btn_cond_mid/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   btn_cond_mid/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y62   btn_cond_mid/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   btn_cond_mid/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   btn_cond_mid/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   btn_cond_mid/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   btn_cond_mid/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   gameMachine/memory/M_difficulty_level_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   gameMachine/memory/M_difficulty_level_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   gameMachine/memory/M_difficulty_level_q_reg[15]/C



