

================================================================
== Vitis HLS Report for 'Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc'
================================================================
* Date:           Wed Feb 23 11:16:24 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      1|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    162|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       3|    163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done                    |   9|          2|    1|          2|
    |cols_blk_n                 |   9|          2|    1|          2|
    |imgHelper1_cols_out_blk_n  |   9|          2|    1|          2|
    |imgHelper1_rows_out_blk_n  |   9|          2|    1|          2|
    |imgHelper2_cols_out_blk_n  |   9|          2|    1|          2|
    |imgHelper2_rows_out_blk_n  |   9|          2|    1|          2|
    |imgHelper3_cols_out_blk_n  |   9|          2|    1|          2|
    |imgHelper3_rows_out_blk_n  |   9|          2|    1|          2|
    |imgHelper4_cols_out_blk_n  |   9|          2|    1|          2|
    |imgHelper4_rows_out_blk_n  |   9|          2|    1|          2|
    |imgInput_cols_out_blk_n    |   9|          2|    1|          2|
    |imgInput_rows_out_blk_n    |   9|          2|    1|          2|
    |imgOutput_cols_out_blk_n   |   9|          2|    1|          2|
    |imgOutput_rows_out_blk_n   |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |rgb2hsv_cols_out_blk_n     |   9|          2|    1|          2|
    |rgb2hsv_rows_out_blk_n     |   9|          2|    1|          2|
    |rows_blk_n                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 162|         36|   18|         36|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc|  return value|
|rows_dout                   |   in|   32|     ap_fifo|                                                             rows|       pointer|
|rows_empty_n                |   in|    1|     ap_fifo|                                                             rows|       pointer|
|rows_read                   |  out|    1|     ap_fifo|                                                             rows|       pointer|
|cols_dout                   |   in|   32|     ap_fifo|                                                             cols|       pointer|
|cols_empty_n                |   in|    1|     ap_fifo|                                                             cols|       pointer|
|cols_read                   |  out|    1|     ap_fifo|                                                             cols|       pointer|
|imgInput_rows_out_din       |  out|   32|     ap_fifo|                                                imgInput_rows_out|       pointer|
|imgInput_rows_out_full_n    |   in|    1|     ap_fifo|                                                imgInput_rows_out|       pointer|
|imgInput_rows_out_write     |  out|    1|     ap_fifo|                                                imgInput_rows_out|       pointer|
|imgInput_cols_out_din       |  out|   32|     ap_fifo|                                                imgInput_cols_out|       pointer|
|imgInput_cols_out_full_n    |   in|    1|     ap_fifo|                                                imgInput_cols_out|       pointer|
|imgInput_cols_out_write     |  out|    1|     ap_fifo|                                                imgInput_cols_out|       pointer|
|rgb2hsv_rows_out_din        |  out|   32|     ap_fifo|                                                 rgb2hsv_rows_out|       pointer|
|rgb2hsv_rows_out_full_n     |   in|    1|     ap_fifo|                                                 rgb2hsv_rows_out|       pointer|
|rgb2hsv_rows_out_write      |  out|    1|     ap_fifo|                                                 rgb2hsv_rows_out|       pointer|
|rgb2hsv_cols_out_din        |  out|   32|     ap_fifo|                                                 rgb2hsv_cols_out|       pointer|
|rgb2hsv_cols_out_full_n     |   in|    1|     ap_fifo|                                                 rgb2hsv_cols_out|       pointer|
|rgb2hsv_cols_out_write      |  out|    1|     ap_fifo|                                                 rgb2hsv_cols_out|       pointer|
|imgHelper1_rows_out_din     |  out|   32|     ap_fifo|                                              imgHelper1_rows_out|       pointer|
|imgHelper1_rows_out_full_n  |   in|    1|     ap_fifo|                                              imgHelper1_rows_out|       pointer|
|imgHelper1_rows_out_write   |  out|    1|     ap_fifo|                                              imgHelper1_rows_out|       pointer|
|imgHelper1_cols_out_din     |  out|   32|     ap_fifo|                                              imgHelper1_cols_out|       pointer|
|imgHelper1_cols_out_full_n  |   in|    1|     ap_fifo|                                              imgHelper1_cols_out|       pointer|
|imgHelper1_cols_out_write   |  out|    1|     ap_fifo|                                              imgHelper1_cols_out|       pointer|
|imgHelper2_rows_out_din     |  out|   32|     ap_fifo|                                              imgHelper2_rows_out|       pointer|
|imgHelper2_rows_out_full_n  |   in|    1|     ap_fifo|                                              imgHelper2_rows_out|       pointer|
|imgHelper2_rows_out_write   |  out|    1|     ap_fifo|                                              imgHelper2_rows_out|       pointer|
|imgHelper2_cols_out_din     |  out|   32|     ap_fifo|                                              imgHelper2_cols_out|       pointer|
|imgHelper2_cols_out_full_n  |   in|    1|     ap_fifo|                                              imgHelper2_cols_out|       pointer|
|imgHelper2_cols_out_write   |  out|    1|     ap_fifo|                                              imgHelper2_cols_out|       pointer|
|imgHelper3_rows_out_din     |  out|   32|     ap_fifo|                                              imgHelper3_rows_out|       pointer|
|imgHelper3_rows_out_full_n  |   in|    1|     ap_fifo|                                              imgHelper3_rows_out|       pointer|
|imgHelper3_rows_out_write   |  out|    1|     ap_fifo|                                              imgHelper3_rows_out|       pointer|
|imgHelper3_cols_out_din     |  out|   32|     ap_fifo|                                              imgHelper3_cols_out|       pointer|
|imgHelper3_cols_out_full_n  |   in|    1|     ap_fifo|                                              imgHelper3_cols_out|       pointer|
|imgHelper3_cols_out_write   |  out|    1|     ap_fifo|                                              imgHelper3_cols_out|       pointer|
|imgHelper4_rows_out_din     |  out|   32|     ap_fifo|                                              imgHelper4_rows_out|       pointer|
|imgHelper4_rows_out_full_n  |   in|    1|     ap_fifo|                                              imgHelper4_rows_out|       pointer|
|imgHelper4_rows_out_write   |  out|    1|     ap_fifo|                                              imgHelper4_rows_out|       pointer|
|imgHelper4_cols_out_din     |  out|   32|     ap_fifo|                                              imgHelper4_cols_out|       pointer|
|imgHelper4_cols_out_full_n  |   in|    1|     ap_fifo|                                              imgHelper4_cols_out|       pointer|
|imgHelper4_cols_out_write   |  out|    1|     ap_fifo|                                              imgHelper4_cols_out|       pointer|
|imgOutput_rows_out_din      |  out|   32|     ap_fifo|                                               imgOutput_rows_out|       pointer|
|imgOutput_rows_out_full_n   |   in|    1|     ap_fifo|                                               imgOutput_rows_out|       pointer|
|imgOutput_rows_out_write    |  out|    1|     ap_fifo|                                               imgOutput_rows_out|       pointer|
|imgOutput_cols_out_din      |  out|   32|     ap_fifo|                                               imgOutput_cols_out|       pointer|
|imgOutput_cols_out_full_n   |   in|    1|     ap_fifo|                                               imgOutput_cols_out|       pointer|
|imgOutput_cols_out_write    |  out|    1|     ap_fifo|                                               imgOutput_cols_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgOutput_cols_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgOutput_rows_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper4_cols_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper4_rows_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper3_cols_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper3_rows_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper2_cols_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper2_rows_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper1_cols_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper1_rows_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rgb2hsv_cols_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rgb2hsv_rows_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput_cols_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput_rows_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.40ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:614]   --->   Operation 18 'read' 'rows_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (3.40ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:615]   --->   Operation 19 'read' 'cols_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (3.40ns)   --->   "%write_ln614 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgInput_rows_out, i32 %rows_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:614]   --->   Operation 20 'write' 'write_ln614' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.40ns)   --->   "%write_ln615 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgInput_cols_out, i32 %cols_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:615]   --->   Operation 21 'write' 'write_ln615' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (3.40ns)   --->   "%write_ln614 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rgb2hsv_rows_out, i32 %rows_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:614]   --->   Operation 22 'write' 'write_ln614' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 23 [1/1] (3.40ns)   --->   "%write_ln615 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rgb2hsv_cols_out, i32 %cols_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:615]   --->   Operation 23 'write' 'write_ln615' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 24 [1/1] (3.36ns)   --->   "%write_ln614 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgHelper1_rows_out, i32 %rows_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:614]   --->   Operation 24 'write' 'write_ln614' <Predicate = true> <Delay = 3.36> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 25 [1/1] (3.36ns)   --->   "%write_ln615 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgHelper1_cols_out, i32 %cols_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:615]   --->   Operation 25 'write' 'write_ln615' <Predicate = true> <Delay = 3.36> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 26 [1/1] (3.32ns)   --->   "%write_ln614 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgHelper2_rows_out, i32 %rows_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:614]   --->   Operation 26 'write' 'write_ln614' <Predicate = true> <Delay = 3.32> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 27 [1/1] (3.32ns)   --->   "%write_ln615 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgHelper2_cols_out, i32 %cols_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:615]   --->   Operation 27 'write' 'write_ln615' <Predicate = true> <Delay = 3.32> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 28 [1/1] (3.28ns)   --->   "%write_ln614 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgHelper3_rows_out, i32 %rows_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:614]   --->   Operation 28 'write' 'write_ln614' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 7> <FIFO>
ST_1 : Operation 29 [1/1] (3.28ns)   --->   "%write_ln615 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgHelper3_cols_out, i32 %cols_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:615]   --->   Operation 29 'write' 'write_ln615' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 7> <FIFO>
ST_1 : Operation 30 [1/1] (3.24ns)   --->   "%write_ln614 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgHelper4_rows_out, i32 %rows_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:614]   --->   Operation 30 'write' 'write_ln614' <Predicate = true> <Delay = 3.24> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 31 [1/1] (3.24ns)   --->   "%write_ln615 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgHelper4_cols_out, i32 %cols_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:615]   --->   Operation 31 'write' 'write_ln615' <Predicate = true> <Delay = 3.24> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 32 [1/1] (3.26ns)   --->   "%write_ln614 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgOutput_rows_out, i32 %rows_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:614]   --->   Operation 32 'write' 'write_ln614' <Predicate = true> <Delay = 3.26> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 33 [1/1] (3.26ns)   --->   "%write_ln615 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %imgOutput_cols_out, i32 %cols_read" [/home/willychiang/Desktop/PYNQ-HelloWorld/boards/ip/vitis_lib/vision/L1/include/common/xf_structs.hpp:615]   --->   Operation 33 'write' 'write_ln615' <Predicate = true> <Delay = 3.26> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln132 = ret" [src/xf_colordetect_accel_stream.cpp:132]   --->   Operation 34 'ret' 'ret_ln132' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInput_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInput_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rgb2hsv_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rgb2hsv_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgHelper1_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgHelper1_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgHelper2_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgHelper2_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgHelper3_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgHelper3_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgHelper4_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgHelper4_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOutput_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOutput_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
rows_read         (read         ) [ 00]
cols_read         (read         ) [ 00]
write_ln614       (write        ) [ 00]
write_ln615       (write        ) [ 00]
write_ln614       (write        ) [ 00]
write_ln615       (write        ) [ 00]
write_ln614       (write        ) [ 00]
write_ln615       (write        ) [ 00]
write_ln614       (write        ) [ 00]
write_ln615       (write        ) [ 00]
write_ln614       (write        ) [ 00]
write_ln615       (write        ) [ 00]
write_ln614       (write        ) [ 00]
write_ln615       (write        ) [ 00]
write_ln614       (write        ) [ 00]
write_ln615       (write        ) [ 00]
ret_ln132         (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgInput_rows_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_rows_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imgInput_cols_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_cols_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rgb2hsv_rows_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2hsv_rows_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rgb2hsv_cols_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2hsv_cols_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="imgHelper1_rows_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper1_rows_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="imgHelper1_cols_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper1_cols_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="imgHelper2_rows_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper2_rows_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="imgHelper2_cols_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper2_cols_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="imgHelper3_rows_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper3_rows_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="imgHelper3_cols_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper3_cols_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="imgHelper4_rows_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper4_rows_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="imgHelper4_cols_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper4_cols_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="imgOutput_rows_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_rows_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="imgOutput_cols_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_cols_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="rows_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="cols_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln614_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln614/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln615_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln615/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln614_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln614/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln615_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln615/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln614_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln614/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln615_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln615/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln614_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln614/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln615_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln615/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln614_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln614/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln615_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln615/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln614_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln614/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln615_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln615/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln614_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln614/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln615_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln615/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="46" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="46" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="48" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="50" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="56" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="50" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="56" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="50" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="56" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="50" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="56" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="50" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="56" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="50" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="56" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="50" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="56" pin="2"/><net_sink comp="166" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgInput_rows_out | {1 }
	Port: imgInput_cols_out | {1 }
	Port: rgb2hsv_rows_out | {1 }
	Port: rgb2hsv_cols_out | {1 }
	Port: imgHelper1_rows_out | {1 }
	Port: imgHelper1_cols_out | {1 }
	Port: imgHelper2_rows_out | {1 }
	Port: imgHelper2_cols_out | {1 }
	Port: imgHelper3_rows_out | {1 }
	Port: imgHelper3_cols_out | {1 }
	Port: imgHelper4_rows_out | {1 }
	Port: imgHelper4_cols_out | {1 }
	Port: imgOutput_rows_out | {1 }
	Port: imgOutput_cols_out | {1 }
 - Input state : 
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : rows | {1 }
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : cols | {1 }
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgInput_rows_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgInput_cols_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : rgb2hsv_rows_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : rgb2hsv_cols_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgHelper1_rows_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgHelper1_cols_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgHelper2_rows_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgHelper2_cols_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgHelper3_rows_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgHelper3_cols_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgHelper4_rows_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgHelper4_cols_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgOutput_rows_out | {}
	Port: Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit2_proc : imgOutput_cols_out | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|   read   |   rows_read_read_fu_50   |
|          |   cols_read_read_fu_56   |
|----------|--------------------------|
|          |  write_ln614_write_fu_62 |
|          |  write_ln615_write_fu_70 |
|          |  write_ln614_write_fu_78 |
|          |  write_ln615_write_fu_86 |
|          |  write_ln614_write_fu_94 |
|          | write_ln615_write_fu_102 |
|   write  | write_ln614_write_fu_110 |
|          | write_ln615_write_fu_118 |
|          | write_ln614_write_fu_126 |
|          | write_ln615_write_fu_134 |
|          | write_ln614_write_fu_142 |
|          | write_ln615_write_fu_150 |
|          | write_ln614_write_fu_158 |
|          | write_ln615_write_fu_166 |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
