
---------- Begin Simulation Statistics ----------
final_tick                                  456618500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202435                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868820                       # Number of bytes of host memory used
host_op_rate                                   238370                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.94                       # Real time elapsed on the host
host_tick_rate                               92431913                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1177555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000457                       # Number of seconds simulated
sim_ticks                                   456618500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.404746                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  110985                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               115124                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7190                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            205866                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1194                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1000                       # Number of indirect misses.
system.cpu.branchPred.lookups                  281828                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29570                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          305                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    383694                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   377265                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5778                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     236171                       # Number of branches committed
system.cpu.commit.bw_lim_events                 71221                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          115019                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000964                       # Number of instructions committed
system.cpu.commit.committedOps                1178517                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       762973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.544638                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.509708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       417111     54.67%     54.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       136477     17.89%     72.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        48976      6.42%     78.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        42288      5.54%     84.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13401      1.76%     86.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        13706      1.80%     88.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        13229      1.73%     89.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6564      0.86%     90.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        71221      9.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       762973                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                25599                       # Number of function calls committed.
system.cpu.commit.int_insts                   1058462                       # Number of committed integer instructions.
system.cpu.commit.loads                        219653                       # Number of loads committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           85      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           803955     68.22%     68.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                8      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              3      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             24      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             1      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             211      0.02%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             346      0.03%     68.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             340      0.03%     68.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     68.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            252      0.02%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          219653     18.64%     86.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         153553     13.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1178517                       # Class of committed instruction
system.cpu.commit.refs                         373206                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2565                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1177555                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.913236                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.913236                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                329951                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1440                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               108483                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1337900                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   217040                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    198343                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5924                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4772                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 29290                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      281828                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    182745                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        476933                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3787                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1186462                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   14672                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.308603                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             296188                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             141749                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.299182                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             780548                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.778212                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.804916                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   491421     62.96%     62.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    34669      4.44%     67.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    43590      5.58%     72.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    36270      4.65%     77.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20305      2.60%     80.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    35902      4.60%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16130      2.07%     86.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    18277      2.34%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    83984     10.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               780548                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          132690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6722                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   247491                       # Number of branches executed
system.cpu.iew.exec_nop                          1104                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.366028                       # Inst execution rate
system.cpu.iew.exec_refs                       395045                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     159950                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12859                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                241997                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                102                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1511                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               167016                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1294127                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                235095                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9971                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1247509                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2472                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5924                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2518                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           315                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5003                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2697                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        22335                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        13458                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            121                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4504                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2218                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1181770                       # num instructions consuming a value
system.cpu.iew.wb_count                       1236841                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561532                       # average fanout of values written-back
system.cpu.iew.wb_producers                    663602                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.354347                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1240794                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1396982                       # number of integer regfile reads
system.cpu.int_regfile_writes                  896073                       # number of integer regfile writes
system.cpu.ipc                               1.095007                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.095007                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                88      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                856963     68.15%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   43      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    12      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  27      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 42      0.00%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  228      0.02%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  365      0.03%     68.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  352      0.03%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 265      0.02%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               237312     18.87%     87.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              161773     12.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1257488                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       20824                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016560                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5331     25.60%     25.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     25.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     25.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     25.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     25.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     25.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     25.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     25.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     25.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     25.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     25.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     25.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     25.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      0.03%     25.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.03%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     25.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6834     32.82%     58.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8645     41.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1275383                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3311279                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1234183                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1405084                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1292921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1257488                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 102                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          115417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               623                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             27                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        82164                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        780548                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.611032                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.140060                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              382060     48.95%     48.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              110669     14.18%     63.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               69900      8.96%     72.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               69134      8.86%     80.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               58021      7.43%     88.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               29067      3.72%     92.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               27611      3.54%     95.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               16156      2.07%     97.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               17930      2.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          780548                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.376955                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2841                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5684                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2658                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3473                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3257                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4859                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               241997                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              167016                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  942641                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    272                       # number of misc regfile writes
system.cpu.numCycles                           913238                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   23909                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1212533                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  10138                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   229994                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    135                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    21                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1962334                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1318990                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1356151                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    214108                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  23973                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5924                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 55110                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   143531                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1480620                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         251503                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              14950                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    129162                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            103                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3828                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1984755                       # The number of ROB reads
system.cpu.rob.rob_writes                     2604786                       # The number of ROB writes
system.cpu.timesIdled                            3882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     3196                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1578                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2812                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        14397                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2039                       # Transaction distribution
system.membus.trans_dist::ReadExReq               763                       # Transaction distribution
system.membus.trans_dist::ReadExResp              763                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2039                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       179328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  179328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2812                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3488000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14835000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6911                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5858                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             154                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              849                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             849                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6114                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          797                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        18086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 22170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       766208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       144512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 910720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7773                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000129                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011342                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7772     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7773                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           13668500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2475999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9171499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4599                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  359                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4958                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4599                       # number of overall hits
system.l2.overall_hits::.cpu.data                 359                       # number of overall hits
system.l2.overall_hits::total                    4958                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1287                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2802                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1515                       # number of overall misses
system.l2.overall_misses::.cpu.data              1287                       # number of overall misses
system.l2.overall_misses::total                  2802                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    118730500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    101485000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        220215500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    118730500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    101485000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       220215500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1646                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7760                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1646                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7760                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.247792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.781896                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.361082                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.247792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.781896                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.361082                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78369.966997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78853.923854                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78592.255532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78369.966997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78853.923854                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78592.255532                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2802                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2802                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    103580500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     88615000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    192195500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    103580500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     88615000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    192195500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.247792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.781896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.361082                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.247792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.781896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.361082                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68369.966997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68853.923854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68592.255532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68369.966997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68853.923854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68592.255532                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          612                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              612                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5857                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5857                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5857                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5857                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    86                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             763                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 763                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     60634500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      60634500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.898704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.898704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79468.545216                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79468.545216                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     53004500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     53004500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.898704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.898704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69468.545216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69468.545216                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4599                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4599                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    118730500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118730500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6114                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6114                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.247792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.247792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78369.966997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78369.966997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103580500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103580500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.247792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.247792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68369.966997                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68369.966997                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40850500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40850500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.657465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.657465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77958.969466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77958.969466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35610500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35610500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.657465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.657465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67958.969466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67958.969466                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       188000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       188000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        18800                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18800                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1630.441016                       # Cycle average of tags in use
system.l2.tags.total_refs                       14386                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2814                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.112296                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.446041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1011.796016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       615.198960                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.018774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.049757                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2125                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.085785                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    117982                       # Number of tag accesses
system.l2.tags.data_accesses                   117982                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          96960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          82368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             179328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96960                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2802                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         212343565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         180386909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             392730474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    212343565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        212343565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        212343565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        180386909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            392730474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5643                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2802                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2802                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     24375250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   14010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                76912750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8699.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27449.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2221                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2802                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    309.075862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.711442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.907526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          185     31.90%     31.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          152     26.21%     58.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           79     13.62%     71.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           39      6.72%     78.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      4.31%     82.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      2.76%     85.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      2.24%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      3.10%     90.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           53      9.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          580                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 179328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  179328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       392.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    392.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     453605500                       # Total gap between requests
system.mem_ctrls.avgGap                     161886.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        96960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        82368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 212343564.704452395439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 180386909.422198176384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41244750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35668000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27224.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27714.06                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2213400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1172655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10652880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        140400690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         57109440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          247198185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.366995                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    147048500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     15080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    294490000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1934940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1028445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9353400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        142071360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         55702560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          245739825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.173169                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    143405500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     15080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    298133000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       175933                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           175933                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       175933                       # number of overall hits
system.cpu.icache.overall_hits::total          175933                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6812                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6812                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6812                       # number of overall misses
system.cpu.icache.overall_misses::total          6812                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    208012497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208012497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    208012497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208012497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       182745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       182745                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       182745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       182745                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037276                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30536.185702                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30536.185702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30536.185702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30536.185702                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1853                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.269231                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5858                       # number of writebacks
system.cpu.icache.writebacks::total              5858                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6114                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6114                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6114                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6114                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    176621497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    176621497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    176621497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    176621497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.033456                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033456                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.033456                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.033456                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28888.043343                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28888.043343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28888.043343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28888.043343                       # average overall mshr miss latency
system.cpu.icache.replacements                   5858                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       175933                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          175933                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6812                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6812                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    208012497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208012497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       182745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       182745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30536.185702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30536.185702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6114                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6114                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    176621497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    176621497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.033456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28888.043343                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28888.043343                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           250.032655                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              182047                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6114                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.775433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   250.032655                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.976690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.976690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            371604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           371604                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       374163                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           374163                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       374947                       # number of overall hits
system.cpu.dcache.overall_hits::total          374947                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6748                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6757                       # number of overall misses
system.cpu.dcache.overall_misses::total          6757                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    397052402                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    397052402                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    397052402                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    397052402                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       380911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       380911                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       381704                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       381704                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017715                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017715                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58840.012152                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58840.012152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58761.640077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58761.640077                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13264                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1001                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               331                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.072508                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    83.416667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          612                       # number of writebacks
system.cpu.dcache.writebacks::total               612                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5099                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5099                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1658                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    107750988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    107750988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    108079988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    108079988                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004329                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004329                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004344                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004344                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65343.231049                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65343.231049                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65186.965018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65186.965018                       # average overall mshr miss latency
system.cpu.dcache.replacements                    766                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       224618                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          224618                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    127415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    127415500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       227219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       227219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48987.120338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48987.120338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1814                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1814                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          787                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          787                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56580.050826                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56580.050826                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       149545                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         149545                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    269414405                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    269414405                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       153685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       153685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65075.943237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65075.943237                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     63006991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     63006991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73692.387135                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73692.387135                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          784                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           784                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          793                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          793                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011349                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011349                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       329000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       329000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 36555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 36555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           67                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       210500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       210500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           69                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           69                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.028986                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.028986                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       105250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       105250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.014493                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           545.575029                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              376731                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1659                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            227.083183                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   545.575029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.532788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.532788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          893                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          430                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.872070                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            765321                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           765321                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    456618500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    456618500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
