		module State_machine
		exports
			-- definition of the behaviour of state machines (default, optimised, visible, visible and optimised)
			external prioritise
			transparent wbisim
			transparent dbisim
			transparent sbisim
		
			Timed(OneStep) {	
				-- flow channels
				channel internal__ : TIDS
				channel enteredV, enterV, exitV, exitedV : SIDS
				channel enter, entered: SIDS.SIDS
				channel exit,exited: SIDS.SIDS
				channel terminate
				
				-- variable channels
				channel get_power, set_power: Power
				channel get_setPoint, set_setPoint: core_real
				channel get_res, set_res: core_boolean
				channel get_errorFlag, set_errorFlag: core_boolean
				channel get_lim, set_lim: core_boolean
				channel get_supplyLim, set_supplyLim: core_boolean
				channel get_ActualHV, set_ActualHV: core_real
				channel get_errorAck, set_errorAck: core_boolean
				channel get_overLimit, set_overLimit: core_real
				channel get_underLimit, set_underLimit: core_real
						
				-- shared variable channels
				
				-- local variable channels for defined operations that are required by the state machine
				
				-- declaring state machine events
				channel currentState__: TIDS.InOut.State
				channel currentState: InOut.State
				channel ext_setPoint__: TIDS.InOut.core_real
				channel ext_setPoint: InOut.core_real
				channel ext_pow24VStatus__: TIDS.InOut.Power
				channel ext_pow24VStatus: InOut.Power
				channel int_overLimit__: TIDS.InOut.core_real
				channel int_overLimit: InOut.core_real
				channel int_pwmSignal__: TIDS.InOut.Power
				channel int_pwmSignal: InOut.Power
				channel int_underLimit__: TIDS.InOut.core_real
				channel int_underLimit: InOut.core_real
				channel int_DisableHV__: TIDS.InOut
				channel int_DisableHV: InOut
				channel int_ActualHV__: TIDS.InOut.core_real
				channel int_ActualHV: InOut.core_real
				
				-- declaring call and ret events for undefined operations
				channel disableHVCall: core_boolean
				channel checkLimitsCall
				channel supplyVoltCheckCall
			
				-- Only the undefined operations are declared here.
				-- If the state machine is in isolation, all required operations will be undefined.
				-- If it is in the context of a controller, the required operations not provided by the
				-- controller will be declared here, and the defined operations will be defined in the
				-- context of the Controller module, and therefore within scope of the state machien module.
				CALL__disableHV(id__,
						    arg) =  EDeadline(disableHVCall.arg,0)		
				CALL__checkLimits(id__) =  EDeadline(checkLimitsCall,0)		
				CALL__supplyVoltCheck(id__) =  EDeadline(supplyVoltCheckCall,0)		
				
				
				-- definition of functions used to expose flow channels
				ShowEvents(P,E) = P[[ entered.x____.y____ <- enteredV.y____ | entered.x____.y____ <- E]]
								   [[ enter.x____.y____ <- enterV.y____ | enter.x____.y____ <- E]]
								   [[ exit.x____.y____ <- exitV.y____ | exit.x____.y____ <- E]]
								   [[ exited.x____.y____ <- exitedV.y____ | exited.x____.y____ <- E ]]
									 
				ShowEnteredV(P) = P[[ entered.x____.y____ <- enteredV.y____ | x____ <- SIDS, y____ <- SIDS ]]
				ShowEnterV(P) = P[[ enter.x____.y____ <- enterV.y____ | x____ <- SIDS, y____ <- SIDS ]]
				ShowExitV(P) = P[[ exit.x____.y____ <- exitV.y____ | x____ <- SIDS, y____ <- SIDS ]]
				ShowExitedV(P) = P[[ exited.x____.y____ <- exitedV.y____ | x____ <- SIDS, y____ <- SIDS ]]
				ShowV(P) = P[[ entered.x____.y____ <- enteredV.y____ | x____ <- SIDS, y____ <- SIDS]]
							[[ enter.x____.y____ <- enterV.y____ | x____ <- SIDS, y____ <- SIDS ]]
							[[ exit.x____.y____ <- exitV.y____ | x____ <- SIDS, y____ <- SIDS]]
							[[ exited.x____.y____ <- exitedV.y____ | x____ <- SIDS, y____ <- SIDS ]]
				
				-- declaring identifiers of state and final states
				datatype SIDS = SID_State_machine
				              | SID_State_machine_Ramping
				              | SID_State_machine_Init
				              | SID_State_machine_Init_si0
				              | SID_State_machine_Wait24Vpower
				              | SID_State_machine_Wait24Vpower_si0
				              | SID_State_machine_Wait24Vpower_s1
				              | SID_State_machine_ClosedLoop
				              | SID_State_machine_ClosedLoop_s1
				              | SID_State_machine_ClosedLoop_s2
				              | SID_State_machine_ClosedLoop_s2_s0
				              | SID_State_machine_ClosedLoop_s2_s1
				              | SID_State_machine_ClosedLoop_s3
				              | SID_State_machine_ClosedLoop_s4
				              | SID_State_machine_ErrorMode
				              | SID_State_machine_ErrorMode_f0
				              | SID_State_machine_ErrorMode_s1
				              | SID_State_machine_ErrorMode_s2
				
				-- declaring identifiers of transitions
				datatype TIDS = NULLTRANSITION__
				              | TID_State_machine_Init_t0
				              | TID_State_machine_Wait24Vpower_t0
				              | TID_State_machine_Wait24Vpower_t1
				              | TID_State_machine_ClosedLoop_s2_t0
				              | TID_State_machine_ClosedLoop_s2_t1
				              | TID_State_machine_ClosedLoop_s2_t5
				              | TID_State_machine_ClosedLoop_s2_t2
				              | TID_State_machine_ClosedLoop_t1
				              | TID_State_machine_ClosedLoop_t2
				              | TID_State_machine_ClosedLoop_t3
				              | TID_State_machine_ClosedLoop_t4
				              | TID_State_machine_ClosedLoop_t5
				              | TID_State_machine_ClosedLoop_t0
				              | TID_State_machine_ErrorMode_t0
				              | TID_State_machine_ErrorMode_t2
				              | TID_State_machine_ErrorMode_t4
				              | TID_State_machine_ErrorMode_t5
				              | TID_State_machine_ErrorMode_t1
				              | TID_State_machine_t0
				              | TID_State_machine_t1
				              | TID_State_machine_t2
				              | TID_State_machine_t3
				              | TID_State_machine_t4
				              | TID_State_machine_t5
				              | TID_State_machine_t6
				              | TID_State_machine_t8
				              | TID_State_machine_t11
				              | TID_State_machine_t7
				
				-- declaring identifiers of transitions that can interupt a state (excludes transitions from junctions)
				
				ITIDS = {
					TID_State_machine_Wait24Vpower_t1,	TID_State_machine_ClosedLoop_s2_t1,	TID_State_machine_ClosedLoop_s2_t2,	TID_State_machine_ClosedLoop_t1,	TID_State_machine_ClosedLoop_t2,	TID_State_machine_ClosedLoop_t3,	TID_State_machine_ClosedLoop_t4,	TID_State_machine_ClosedLoop_t5,	TID_State_machine_ErrorMode_t0,	TID_State_machine_ErrorMode_t4,	TID_State_machine_t0,	TID_State_machine_t1,	TID_State_machine_t2,	TID_State_machine_t3,	TID_State_machine_t4,	TID_State_machine_t6,	TID_State_machine_t8,	TID_State_machine_t11
				}
				
				int_int = {|
					currentState__.TID_State_machine_Wait24Vpower_t1,
					ext_setPoint__.TID_State_machine_Wait24Vpower_t1,
					ext_pow24VStatus__.TID_State_machine_Wait24Vpower_t1,
					int_overLimit__.TID_State_machine_Wait24Vpower_t1,
					int_pwmSignal__.TID_State_machine_Wait24Vpower_t1,
					int_underLimit__.TID_State_machine_Wait24Vpower_t1,
					int_DisableHV__.TID_State_machine_Wait24Vpower_t1,
					int_ActualHV__.TID_State_machine_Wait24Vpower_t1,
					internal__.TID_State_machine_Wait24Vpower_t1,
					currentState__.TID_State_machine_ClosedLoop_s2_t1,
					ext_setPoint__.TID_State_machine_ClosedLoop_s2_t1,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_s2_t1,
					int_overLimit__.TID_State_machine_ClosedLoop_s2_t1,
					int_pwmSignal__.TID_State_machine_ClosedLoop_s2_t1,
					int_underLimit__.TID_State_machine_ClosedLoop_s2_t1,
					int_DisableHV__.TID_State_machine_ClosedLoop_s2_t1,
					int_ActualHV__.TID_State_machine_ClosedLoop_s2_t1,
					internal__.TID_State_machine_ClosedLoop_s2_t1,
					currentState__.TID_State_machine_ClosedLoop_s2_t2,
					ext_setPoint__.TID_State_machine_ClosedLoop_s2_t2,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_s2_t2,
					int_overLimit__.TID_State_machine_ClosedLoop_s2_t2,
					int_pwmSignal__.TID_State_machine_ClosedLoop_s2_t2,
					int_underLimit__.TID_State_machine_ClosedLoop_s2_t2,
					int_DisableHV__.TID_State_machine_ClosedLoop_s2_t2,
					int_ActualHV__.TID_State_machine_ClosedLoop_s2_t2,
					internal__.TID_State_machine_ClosedLoop_s2_t2,
					currentState__.TID_State_machine_ClosedLoop_t1,
					ext_setPoint__.TID_State_machine_ClosedLoop_t1,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_t1,
					int_overLimit__.TID_State_machine_ClosedLoop_t1,
					int_pwmSignal__.TID_State_machine_ClosedLoop_t1,
					int_underLimit__.TID_State_machine_ClosedLoop_t1,
					int_DisableHV__.TID_State_machine_ClosedLoop_t1,
					int_ActualHV__.TID_State_machine_ClosedLoop_t1,
					internal__.TID_State_machine_ClosedLoop_t1,
					currentState__.TID_State_machine_ClosedLoop_t2,
					ext_setPoint__.TID_State_machine_ClosedLoop_t2,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_t2,
					int_overLimit__.TID_State_machine_ClosedLoop_t2,
					int_pwmSignal__.TID_State_machine_ClosedLoop_t2,
					int_underLimit__.TID_State_machine_ClosedLoop_t2,
					int_DisableHV__.TID_State_machine_ClosedLoop_t2,
					int_ActualHV__.TID_State_machine_ClosedLoop_t2,
					internal__.TID_State_machine_ClosedLoop_t2,
					currentState__.TID_State_machine_ClosedLoop_t3,
					ext_setPoint__.TID_State_machine_ClosedLoop_t3,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_t3,
					int_overLimit__.TID_State_machine_ClosedLoop_t3,
					int_pwmSignal__.TID_State_machine_ClosedLoop_t3,
					int_underLimit__.TID_State_machine_ClosedLoop_t3,
					int_DisableHV__.TID_State_machine_ClosedLoop_t3,
					int_ActualHV__.TID_State_machine_ClosedLoop_t3,
					internal__.TID_State_machine_ClosedLoop_t3,
					currentState__.TID_State_machine_ClosedLoop_t4,
					ext_setPoint__.TID_State_machine_ClosedLoop_t4,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_t4,
					int_overLimit__.TID_State_machine_ClosedLoop_t4,
					int_pwmSignal__.TID_State_machine_ClosedLoop_t4,
					int_underLimit__.TID_State_machine_ClosedLoop_t4,
					int_DisableHV__.TID_State_machine_ClosedLoop_t4,
					int_ActualHV__.TID_State_machine_ClosedLoop_t4,
					internal__.TID_State_machine_ClosedLoop_t4,
					currentState__.TID_State_machine_ClosedLoop_t5,
					ext_setPoint__.TID_State_machine_ClosedLoop_t5,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_t5,
					int_overLimit__.TID_State_machine_ClosedLoop_t5,
					int_pwmSignal__.TID_State_machine_ClosedLoop_t5,
					int_underLimit__.TID_State_machine_ClosedLoop_t5,
					int_DisableHV__.TID_State_machine_ClosedLoop_t5,
					int_ActualHV__.TID_State_machine_ClosedLoop_t5,
					internal__.TID_State_machine_ClosedLoop_t5,
					currentState__.TID_State_machine_ErrorMode_t0,
					ext_setPoint__.TID_State_machine_ErrorMode_t0,
					ext_pow24VStatus__.TID_State_machine_ErrorMode_t0,
					int_overLimit__.TID_State_machine_ErrorMode_t0,
					int_pwmSignal__.TID_State_machine_ErrorMode_t0,
					int_underLimit__.TID_State_machine_ErrorMode_t0,
					int_DisableHV__.TID_State_machine_ErrorMode_t0,
					int_ActualHV__.TID_State_machine_ErrorMode_t0,
					internal__.TID_State_machine_ErrorMode_t0,
					currentState__.TID_State_machine_ErrorMode_t4,
					ext_setPoint__.TID_State_machine_ErrorMode_t4,
					ext_pow24VStatus__.TID_State_machine_ErrorMode_t4,
					int_overLimit__.TID_State_machine_ErrorMode_t4,
					int_pwmSignal__.TID_State_machine_ErrorMode_t4,
					int_underLimit__.TID_State_machine_ErrorMode_t4,
					int_DisableHV__.TID_State_machine_ErrorMode_t4,
					int_ActualHV__.TID_State_machine_ErrorMode_t4,
					internal__.TID_State_machine_ErrorMode_t4,
					currentState__.TID_State_machine_t0,
					ext_setPoint__.TID_State_machine_t0,
					ext_pow24VStatus__.TID_State_machine_t0,
					int_overLimit__.TID_State_machine_t0,
					int_pwmSignal__.TID_State_machine_t0,
					int_underLimit__.TID_State_machine_t0,
					int_DisableHV__.TID_State_machine_t0,
					int_ActualHV__.TID_State_machine_t0,
					internal__.TID_State_machine_t0,
					currentState__.TID_State_machine_t1,
					ext_setPoint__.TID_State_machine_t1,
					ext_pow24VStatus__.TID_State_machine_t1,
					int_overLimit__.TID_State_machine_t1,
					int_pwmSignal__.TID_State_machine_t1,
					int_underLimit__.TID_State_machine_t1,
					int_DisableHV__.TID_State_machine_t1,
					int_ActualHV__.TID_State_machine_t1,
					internal__.TID_State_machine_t1,
					currentState__.TID_State_machine_t2,
					ext_setPoint__.TID_State_machine_t2,
					ext_pow24VStatus__.TID_State_machine_t2,
					int_overLimit__.TID_State_machine_t2,
					int_pwmSignal__.TID_State_machine_t2,
					int_underLimit__.TID_State_machine_t2,
					int_DisableHV__.TID_State_machine_t2,
					int_ActualHV__.TID_State_machine_t2,
					internal__.TID_State_machine_t2,
					currentState__.TID_State_machine_t3,
					ext_setPoint__.TID_State_machine_t3,
					ext_pow24VStatus__.TID_State_machine_t3,
					int_overLimit__.TID_State_machine_t3,
					int_pwmSignal__.TID_State_machine_t3,
					int_underLimit__.TID_State_machine_t3,
					int_DisableHV__.TID_State_machine_t3,
					int_ActualHV__.TID_State_machine_t3,
					internal__.TID_State_machine_t3,
					currentState__.TID_State_machine_t4,
					ext_setPoint__.TID_State_machine_t4,
					ext_pow24VStatus__.TID_State_machine_t4,
					int_overLimit__.TID_State_machine_t4,
					int_pwmSignal__.TID_State_machine_t4,
					int_underLimit__.TID_State_machine_t4,
					int_DisableHV__.TID_State_machine_t4,
					int_ActualHV__.TID_State_machine_t4,
					internal__.TID_State_machine_t4,
					currentState__.TID_State_machine_t6,
					ext_setPoint__.TID_State_machine_t6,
					ext_pow24VStatus__.TID_State_machine_t6,
					int_overLimit__.TID_State_machine_t6,
					int_pwmSignal__.TID_State_machine_t6,
					int_underLimit__.TID_State_machine_t6,
					int_DisableHV__.TID_State_machine_t6,
					int_ActualHV__.TID_State_machine_t6,
					internal__.TID_State_machine_t6,
					currentState__.TID_State_machine_t8,
					ext_setPoint__.TID_State_machine_t8,
					ext_pow24VStatus__.TID_State_machine_t8,
					int_overLimit__.TID_State_machine_t8,
					int_pwmSignal__.TID_State_machine_t8,
					int_underLimit__.TID_State_machine_t8,
					int_DisableHV__.TID_State_machine_t8,
					int_ActualHV__.TID_State_machine_t8,
					internal__.TID_State_machine_t8,
					currentState__.TID_State_machine_t11,
					ext_setPoint__.TID_State_machine_t11,
					ext_pow24VStatus__.TID_State_machine_t11,
					int_overLimit__.TID_State_machine_t11,
					int_pwmSignal__.TID_State_machine_t11,
					int_underLimit__.TID_State_machine_t11,
					int_DisableHV__.TID_State_machine_t11,
					int_ActualHV__.TID_State_machine_t11,
					internal__.TID_State_machine_t11
				|}
					
				
				internal_events = {|enter,entered,exit,exited|}
				shared_variable_events = {|
				|}
						
				
				-- declaring all states
				CS_State_machine_Ramping_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_Ramping,SID_State_machine_Init,SID_State_machine_Wait24Vpower,SID_State_machine_ClosedLoop,SID_State_machine_ErrorMode},
					y____ <- {SID_State_machine_Ramping}
				|}
				
				
				State_machine_Ramping_triggers = {|
					int_DisableHV__.TID_State_machine_t8,
					internal__.TID_State_machine_t3,
					internal__.TID_State_machine_t7,
					int_DisableHV__.TID_State_machine_t11,
					internal__.TID_State_machine_t2,
					internal__.TID_State_machine_t4,
					internal__.TID_State_machine_t6,
					internal__.TID_State_machine_t1,
					internal__.TID_State_machine_t0
				|}
				
				State_State_machine_Ramping(id__) = let
					T_State_machine_t0(id__) = internal__!TID_State_machine_t0 ->  exit.SID_State_machine_Ramping.SID_State_machine_Ramping -> SKIP;
										SKIP;exited.SID_State_machine_Ramping.SID_State_machine_Ramping -> SKIP;
										enter!SID_State_machine_Ramping!SID_State_machine_Init -> entered!SID_State_machine_Ramping!SID_State_machine_Init ->
										State_State_machine_Ramping(id__)
					State_State_machine_Ramping_execute(id__,o____) = true&(currentState.out!State_Ramp -> SKIP); 
						entered!o____!SID_State_machine_Ramping ->
						(SKIP; STOP /\ (
							T_State_machine_t0(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1,TID_State_machine_t0}) -> exit?y____:diff(SIDS,{SID_State_machine_Ramping})!SID_State_machine_Ramping -> (
									SKIP;
									exited!y____!SID_State_machine_Ramping -> SKIP);
									State_State_machine_Ramping(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1,TID_State_machine_t0})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Ramping})!SID_State_machine_Ramping -> (
									SKIP;
									exited!y____!SID_State_machine_Ramping -> SKIP);
									State_State_machine_Ramping(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1,TID_State_machine_t0})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Ramping})!SID_State_machine_Ramping -> (
									SKIP;
									exited!y____!SID_State_machine_Ramping -> SKIP);
									State_State_machine_Ramping(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1,TID_State_machine_t0})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Ramping})!SID_State_machine_Ramping -> (
									SKIP;
									exited!y____!SID_State_machine_Ramping -> SKIP);
									State_State_machine_Ramping(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1,TID_State_machine_t0})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Ramping})!SID_State_machine_Ramping -> (
									SKIP;
									exited!y____!SID_State_machine_Ramping -> SKIP);
									State_State_machine_Ramping(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1,TID_State_machine_t0})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Ramping})!SID_State_machine_Ramping -> (
									SKIP;
									exited!y____!SID_State_machine_Ramping -> SKIP);
									State_State_machine_Ramping(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1,TID_State_machine_t0})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Ramping})!SID_State_machine_Ramping -> (
									SKIP;
									exited!y____!SID_State_machine_Ramping -> SKIP);
									State_State_machine_Ramping(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1,TID_State_machine_t0})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_Ramping})!SID_State_machine_Ramping -> (
									SKIP;
									exited!y____!SID_State_machine_Ramping -> SKIP);
									State_State_machine_Ramping(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1,TID_State_machine_t0})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Ramping})!SID_State_machine_Ramping -> (
									SKIP;
									exited!y____!SID_State_machine_Ramping -> SKIP);
									State_State_machine_Ramping(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_Ramping})!SID_State_machine_Ramping -> (State_State_machine_Ramping_execute(id__,x____))
				
				CS_State_machine_Init_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_Ramping,SID_State_machine_Init,SID_State_machine_Wait24Vpower,SID_State_machine_ClosedLoop,SID_State_machine_ErrorMode},
					y____ <- {SID_State_machine_Init}
				|}
				
				State_machine_Init_int_int = {|
				|}
					
				
				State_machine_Init_int_triggers = {|
					internal__.TID_State_machine_Init_t0
				|}
				
				State_State_machine_Init_si0_R(id__) = 
					State_State_machine_Init_si0(id__)
				 		[|diff(State_machine_Init_int_int,State_machine_Init_si0_triggers)|]
				 	SKIP
				 		
				State_State_machine_Init(id__) = (
					State_State_machine_Init_aux(id__)
						[|
							union(
								diff(int_int, State_machine_Init_int_triggers),
								{|enter.x____.y____,
								  entered.x____.y____,
								  exit.x____.y____,
								  exited.x____.y____ |
								  x____ <- diff(SIDS,{SID_State_machine_Init_si0}),
								  y____ <- {SID_State_machine_Init_si0}
							    |}
							)
						|]
					State_State_machine_Init_si0_R(id__)
				)
				
				State_machine_Init_triggers = {|
					int_DisableHV__.TID_State_machine_t8,
					internal__.TID_State_machine_t3,
					internal__.TID_State_machine_t7,
					internal__.TID_State_machine_Init_t0,
					int_DisableHV__.TID_State_machine_t11,
					internal__.TID_State_machine_t2,
					internal__.TID_State_machine_t4,
					internal__.TID_State_machine_t6,
					internal__.TID_State_machine_t1
				|}
				
				State_State_machine_Init_aux(id__) = let
					T_State_machine_t1(id__) = internal__!TID_State_machine_t1 ->  exit.SID_State_machine_Init.SID_State_machine_Init -> SKIP;
										exit!SID_State_machine_Init?z____:{SID_State_machine_Init_si0} -> exited!SID_State_machine_Init!z____ -> 
												SKIP;
										SKIP;exited.SID_State_machine_Init.SID_State_machine_Init -> SKIP;
										enter!SID_State_machine_Init!SID_State_machine_Wait24Vpower -> entered!SID_State_machine_Init!SID_State_machine_Wait24Vpower ->
										State_State_machine_Init_aux(id__)
					State_State_machine_Init_aux_execute(id__,o____) = true&(currentState.out!State_Init -> SKIP);true&CALL__disableHV(
								id__,
								false
							); 
					I_State_machine_Init_i0(id__);
						entered!o____!SID_State_machine_Init ->
						(SKIP; STOP /\ (
							T_State_machine_t1(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Init_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1}) -> exit?y____:diff(SIDS,{SID_State_machine_Init})!SID_State_machine_Init -> (
									exit!SID_State_machine_Init?z____:{SID_State_machine_Init_si0} -> exited!SID_State_machine_Init!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Init -> SKIP);
									State_State_machine_Init_aux(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Init_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init})!SID_State_machine_Init -> (
									exit!SID_State_machine_Init?z____:{SID_State_machine_Init_si0} -> exited!SID_State_machine_Init!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Init -> SKIP);
									State_State_machine_Init_aux(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Init_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init})!SID_State_machine_Init -> (
									exit!SID_State_machine_Init?z____:{SID_State_machine_Init_si0} -> exited!SID_State_machine_Init!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Init -> SKIP);
									State_State_machine_Init_aux(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Init_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init})!SID_State_machine_Init -> (
									exit!SID_State_machine_Init?z____:{SID_State_machine_Init_si0} -> exited!SID_State_machine_Init!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Init -> SKIP);
									State_State_machine_Init_aux(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Init_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init})!SID_State_machine_Init -> (
									exit!SID_State_machine_Init?z____:{SID_State_machine_Init_si0} -> exited!SID_State_machine_Init!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Init -> SKIP);
									State_State_machine_Init_aux(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Init_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init})!SID_State_machine_Init -> (
									exit!SID_State_machine_Init?z____:{SID_State_machine_Init_si0} -> exited!SID_State_machine_Init!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Init -> SKIP);
									State_State_machine_Init_aux(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Init_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init})!SID_State_machine_Init -> (
									exit!SID_State_machine_Init?z____:{SID_State_machine_Init_si0} -> exited!SID_State_machine_Init!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Init -> SKIP);
									State_State_machine_Init_aux(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Init_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init})!SID_State_machine_Init -> (
									exit!SID_State_machine_Init?z____:{SID_State_machine_Init_si0} -> exited!SID_State_machine_Init!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Init -> SKIP);
									State_State_machine_Init_aux(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Init_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init})!SID_State_machine_Init -> (
									exit!SID_State_machine_Init?z____:{SID_State_machine_Init_si0} -> exited!SID_State_machine_Init!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Init -> SKIP);
									State_State_machine_Init_aux(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_Init})!SID_State_machine_Init -> (State_State_machine_Init_aux_execute(id__,x____))
				
				CS_State_machine_Init_si0_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_Init_si0},
					y____ <- {SID_State_machine_Init_si0}
				|}
				
				
				State_machine_Init_si0_triggers = {|
				|}
				
				State_State_machine_Init_si0(id__) = let
					State_State_machine_Init_si0_execute(id__,o____) = get_setPoint?setPoint -> true & (set_overLimit!overLimitF(Plus(setPoint, 2, core_real)) -> SKIP);get_setPoint?setPoint -> true & (set_underLimit!underLimitF(Minus(setPoint, 2, core_real)) -> SKIP);get_underLimit?underLimit -> true&(int_underLimit.out!underLimit -> SKIP);get_overLimit?overLimit -> true&(int_overLimit.out!overLimit -> SKIP); 
						entered!o____!SID_State_machine_Init_si0 ->
						(SKIP; STOP /\ (
							internal__?x____:diff(ITIDS,{NULLTRANSITION__}) -> exit?y____:diff(SIDS,{SID_State_machine_Init_si0})!SID_State_machine_Init_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Init_si0 -> SKIP);
									State_State_machine_Init_si0(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init_si0})!SID_State_machine_Init_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Init_si0 -> SKIP);
									State_State_machine_Init_si0(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init_si0})!SID_State_machine_Init_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Init_si0 -> SKIP);
									State_State_machine_Init_si0(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init_si0})!SID_State_machine_Init_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Init_si0 -> SKIP);
									State_State_machine_Init_si0(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init_si0})!SID_State_machine_Init_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Init_si0 -> SKIP);
									State_State_machine_Init_si0(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init_si0})!SID_State_machine_Init_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Init_si0 -> SKIP);
									State_State_machine_Init_si0(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init_si0})!SID_State_machine_Init_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Init_si0 -> SKIP);
									State_State_machine_Init_si0(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init_si0})!SID_State_machine_Init_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Init_si0 -> SKIP);
									State_State_machine_Init_si0(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Init_si0})!SID_State_machine_Init_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Init_si0 -> SKIP);
									State_State_machine_Init_si0(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_Init_si0})!SID_State_machine_Init_si0 -> (State_State_machine_Init_si0_execute(id__,x____))
				
				CS_State_machine_Wait24Vpower_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_Ramping,SID_State_machine_Init,SID_State_machine_Wait24Vpower,SID_State_machine_ClosedLoop,SID_State_machine_ErrorMode},
					y____ <- {SID_State_machine_Wait24Vpower}
				|}
				
				State_machine_Wait24Vpower_int_int = {|
					currentState__.TID_State_machine_Wait24Vpower_t1,
					ext_setPoint__.TID_State_machine_Wait24Vpower_t1,
					ext_pow24VStatus__.TID_State_machine_Wait24Vpower_t1,
					int_overLimit__.TID_State_machine_Wait24Vpower_t1,
					int_pwmSignal__.TID_State_machine_Wait24Vpower_t1,
					int_underLimit__.TID_State_machine_Wait24Vpower_t1,
					int_DisableHV__.TID_State_machine_Wait24Vpower_t1,
					int_ActualHV__.TID_State_machine_Wait24Vpower_t1,
					internal__.TID_State_machine_Wait24Vpower_t1
				|}
					
				
				State_machine_Wait24Vpower_int_triggers = {|
					internal__.TID_State_machine_Wait24Vpower_t0,
					internal__.TID_State_machine_Wait24Vpower_t1
				|}
				
				State_State_machine_Wait24Vpower_si0_R(id__) = 
					State_State_machine_Wait24Vpower_si0(id__)
				 		[|diff(State_machine_Wait24Vpower_int_int,State_machine_Wait24Vpower_si0_triggers)|]
				 	SKIP
				 		
				State_State_machine_Wait24Vpower_s1_R(id__) = 
					State_State_machine_Wait24Vpower_s1(id__)
				 		[|diff(State_machine_Wait24Vpower_int_int,State_machine_Wait24Vpower_s1_triggers)|]
				 	SKIP
				 		
				State_State_machine_Wait24Vpower(id__) = (
					State_State_machine_Wait24Vpower_aux(id__)
						[|
							union(
								diff(int_int, State_machine_Wait24Vpower_int_triggers),
								{|enter.x____.y____,
								  entered.x____.y____,
								  exit.x____.y____,
								  exited.x____.y____ |
								  x____ <- diff(SIDS,{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1}),
								  y____ <- {SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1}
							    |}
							)
						|]
					(
						State_State_machine_Wait24Vpower_si0_R(id__)
							[|inter(CS_State_machine_Wait24Vpower_si0_sync,CS_State_machine_Wait24Vpower_s1_sync)|]
						State_State_machine_Wait24Vpower_s1_R(id__)
					)
				)
				
				State_machine_Wait24Vpower_triggers = {|
					int_DisableHV__.TID_State_machine_t8,
					internal__.TID_State_machine_t3,
					internal__.TID_State_machine_t7,
					internal__.TID_State_machine_Wait24Vpower_t1,
					internal__.TID_State_machine_Wait24Vpower_t0,
					int_DisableHV__.TID_State_machine_t11,
					internal__.TID_State_machine_t2,
					internal__.TID_State_machine_t4,
					internal__.TID_State_machine_t6
				|}
				
				State_State_machine_Wait24Vpower_aux(id__) = let
					T_State_machine_t2(id__) = internal__!TID_State_machine_t2 ->  exit.SID_State_machine_Wait24Vpower.SID_State_machine_Wait24Vpower -> SKIP;
										exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
												SKIP;
										SKIP;exited.SID_State_machine_Wait24Vpower.SID_State_machine_Wait24Vpower -> SKIP;
										true & (set_res!false -> SKIP);enter!SID_State_machine_Wait24Vpower!SID_State_machine_ErrorMode -> entered!SID_State_machine_Wait24Vpower!SID_State_machine_ErrorMode ->
										State_State_machine_Wait24Vpower_aux(id__)
					T_State_machine_t3(id__) = internal__!TID_State_machine_t3 ->  exit.SID_State_machine_Wait24Vpower.SID_State_machine_Wait24Vpower -> SKIP;
										exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
												SKIP;
										SKIP;exited.SID_State_machine_Wait24Vpower.SID_State_machine_Wait24Vpower -> SKIP;
										enter!SID_State_machine_Wait24Vpower!SID_State_machine_ClosedLoop -> entered!SID_State_machine_Wait24Vpower!SID_State_machine_ClosedLoop ->
										State_State_machine_Wait24Vpower_aux(id__)
					T_State_machine_t8(id__) = int_DisableHV__!TID_State_machine_t8.in ->  (exit.SID_State_machine_Wait24Vpower.SID_State_machine_Wait24Vpower -> SKIP;
										exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
												SKIP;
										SKIP;exited.SID_State_machine_Wait24Vpower.SID_State_machine_Wait24Vpower -> SKIP;
										J_State_machine_j0(id__))
					J_State_machine_j0(id__) = (
								(internal__!TID_State_machine_t7 -> true&CALL__disableHV(
											id__,
											true
										);true & (set_res!false -> SKIP);enter!SID_State_machine_Wait24Vpower!SID_State_machine_ErrorMode -> entered!SID_State_machine_Wait24Vpower!SID_State_machine_ErrorMode ->
								State_State_machine_Wait24Vpower_aux(id__)
								)
								)
					State_State_machine_Wait24Vpower_aux_execute(id__,o____) = true&(currentState.out!State_Wait24Vpower -> SKIP);true&CALL__disableHV(
								id__,
								false
							); 
					I_State_machine_Wait24Vpower_i0(id__);
						entered!o____!SID_State_machine_Wait24Vpower ->
						(SKIP; STOP /\ (
							T_State_machine_t2(id__)[]
							T_State_machine_t3(id__)[]
							T_State_machine_t8(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Wait24Vpower_t1,TID_State_machine_Wait24Vpower_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6}) -> exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower})!SID_State_machine_Wait24Vpower -> (
									exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower -> SKIP);
									State_State_machine_Wait24Vpower_aux(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Wait24Vpower_t1,TID_State_machine_Wait24Vpower_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower})!SID_State_machine_Wait24Vpower -> (
									exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower -> SKIP);
									State_State_machine_Wait24Vpower_aux(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Wait24Vpower_t1,TID_State_machine_Wait24Vpower_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower})!SID_State_machine_Wait24Vpower -> (
									exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower -> SKIP);
									State_State_machine_Wait24Vpower_aux(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Wait24Vpower_t1,TID_State_machine_Wait24Vpower_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower})!SID_State_machine_Wait24Vpower -> (
									exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower -> SKIP);
									State_State_machine_Wait24Vpower_aux(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Wait24Vpower_t1,TID_State_machine_Wait24Vpower_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower})!SID_State_machine_Wait24Vpower -> (
									exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower -> SKIP);
									State_State_machine_Wait24Vpower_aux(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Wait24Vpower_t1,TID_State_machine_Wait24Vpower_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower})!SID_State_machine_Wait24Vpower -> (
									exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower -> SKIP);
									State_State_machine_Wait24Vpower_aux(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Wait24Vpower_t1,TID_State_machine_Wait24Vpower_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower})!SID_State_machine_Wait24Vpower -> (
									exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower -> SKIP);
									State_State_machine_Wait24Vpower_aux(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Wait24Vpower_t1,TID_State_machine_Wait24Vpower_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower})!SID_State_machine_Wait24Vpower -> (
									exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower -> SKIP);
									State_State_machine_Wait24Vpower_aux(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_Wait24Vpower_t1,TID_State_machine_Wait24Vpower_t0,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower})!SID_State_machine_Wait24Vpower -> (
									exit!SID_State_machine_Wait24Vpower?z____:{SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1} -> exited!SID_State_machine_Wait24Vpower!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower -> SKIP);
									State_State_machine_Wait24Vpower_aux(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_Wait24Vpower})!SID_State_machine_Wait24Vpower -> (State_State_machine_Wait24Vpower_aux_execute(id__,x____))
				
				CS_State_machine_Wait24Vpower_si0_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1},
					y____ <- {SID_State_machine_Wait24Vpower_si0}
				|}
				
				
				State_machine_Wait24Vpower_si0_triggers = {|
					internal__.TID_State_machine_Wait24Vpower_t1
				|}
				
				State_State_machine_Wait24Vpower_si0(id__) = let
					T_State_machine_Wait24Vpower_t1(id__) = internal__!TID_State_machine_Wait24Vpower_t1 ->  exit.SID_State_machine_Wait24Vpower_si0.SID_State_machine_Wait24Vpower_si0 -> SKIP;
										SKIP;exited.SID_State_machine_Wait24Vpower_si0.SID_State_machine_Wait24Vpower_si0 -> SKIP;
										enter!SID_State_machine_Wait24Vpower_si0!SID_State_machine_Wait24Vpower_s1 -> entered!SID_State_machine_Wait24Vpower_si0!SID_State_machine_Wait24Vpower_s1 ->
										State_State_machine_Wait24Vpower_si0(id__)
					State_State_machine_Wait24Vpower_si0_execute(id__,o____) = true&CALL__supplyVoltCheck(
								id__
							); 
						entered!o____!SID_State_machine_Wait24Vpower_si0 ->
						(SKIP; STOP /\ (
							T_State_machine_Wait24Vpower_t1(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_Wait24Vpower_t1}) -> exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_si0})!SID_State_machine_Wait24Vpower_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_si0 -> SKIP);
									State_State_machine_Wait24Vpower_si0(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_Wait24Vpower_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_si0})!SID_State_machine_Wait24Vpower_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_si0 -> SKIP);
									State_State_machine_Wait24Vpower_si0(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_Wait24Vpower_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_si0})!SID_State_machine_Wait24Vpower_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_si0 -> SKIP);
									State_State_machine_Wait24Vpower_si0(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_Wait24Vpower_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_si0})!SID_State_machine_Wait24Vpower_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_si0 -> SKIP);
									State_State_machine_Wait24Vpower_si0(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_Wait24Vpower_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_si0})!SID_State_machine_Wait24Vpower_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_si0 -> SKIP);
									State_State_machine_Wait24Vpower_si0(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_Wait24Vpower_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_si0})!SID_State_machine_Wait24Vpower_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_si0 -> SKIP);
									State_State_machine_Wait24Vpower_si0(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_Wait24Vpower_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_si0})!SID_State_machine_Wait24Vpower_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_si0 -> SKIP);
									State_State_machine_Wait24Vpower_si0(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_Wait24Vpower_t1})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_si0})!SID_State_machine_Wait24Vpower_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_si0 -> SKIP);
									State_State_machine_Wait24Vpower_si0(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_Wait24Vpower_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_si0})!SID_State_machine_Wait24Vpower_si0 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_si0 -> SKIP);
									State_State_machine_Wait24Vpower_si0(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_Wait24Vpower_si0})!SID_State_machine_Wait24Vpower_si0 -> (State_State_machine_Wait24Vpower_si0_execute(id__,x____))
				
				CS_State_machine_Wait24Vpower_s1_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_Wait24Vpower_si0,SID_State_machine_Wait24Vpower_s1},
					y____ <- {SID_State_machine_Wait24Vpower_s1}
				|}
				
				
				State_machine_Wait24Vpower_s1_triggers = {|
				|}
				
				State_State_machine_Wait24Vpower_s1(id__) = let
					State_State_machine_Wait24Vpower_s1_execute(id__,o____) = true&CALL__disableHV(
								id__,
								true
							); 
						entered!o____!SID_State_machine_Wait24Vpower_s1 ->
						(SKIP; STOP /\ (
							internal__?x____:diff(ITIDS,{NULLTRANSITION__}) -> exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_s1})!SID_State_machine_Wait24Vpower_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_s1 -> SKIP);
									State_State_machine_Wait24Vpower_s1(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_s1})!SID_State_machine_Wait24Vpower_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_s1 -> SKIP);
									State_State_machine_Wait24Vpower_s1(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_s1})!SID_State_machine_Wait24Vpower_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_s1 -> SKIP);
									State_State_machine_Wait24Vpower_s1(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_s1})!SID_State_machine_Wait24Vpower_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_s1 -> SKIP);
									State_State_machine_Wait24Vpower_s1(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_s1})!SID_State_machine_Wait24Vpower_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_s1 -> SKIP);
									State_State_machine_Wait24Vpower_s1(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_s1})!SID_State_machine_Wait24Vpower_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_s1 -> SKIP);
									State_State_machine_Wait24Vpower_s1(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_s1})!SID_State_machine_Wait24Vpower_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_s1 -> SKIP);
									State_State_machine_Wait24Vpower_s1(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_s1})!SID_State_machine_Wait24Vpower_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_s1 -> SKIP);
									State_State_machine_Wait24Vpower_s1(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_Wait24Vpower_s1})!SID_State_machine_Wait24Vpower_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_Wait24Vpower_s1 -> SKIP);
									State_State_machine_Wait24Vpower_s1(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_Wait24Vpower_s1})!SID_State_machine_Wait24Vpower_s1 -> (State_State_machine_Wait24Vpower_s1_execute(id__,x____))
				
				CS_State_machine_ClosedLoop_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_Ramping,SID_State_machine_Init,SID_State_machine_Wait24Vpower,SID_State_machine_ClosedLoop,SID_State_machine_ErrorMode},
					y____ <- {SID_State_machine_ClosedLoop}
				|}
				
				State_machine_ClosedLoop_int_int = {|
					currentState__.TID_State_machine_ClosedLoop_s2_t1,
					ext_setPoint__.TID_State_machine_ClosedLoop_s2_t1,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_s2_t1,
					int_overLimit__.TID_State_machine_ClosedLoop_s2_t1,
					int_pwmSignal__.TID_State_machine_ClosedLoop_s2_t1,
					int_underLimit__.TID_State_machine_ClosedLoop_s2_t1,
					int_DisableHV__.TID_State_machine_ClosedLoop_s2_t1,
					int_ActualHV__.TID_State_machine_ClosedLoop_s2_t1,
					internal__.TID_State_machine_ClosedLoop_s2_t1,
					currentState__.TID_State_machine_ClosedLoop_s2_t2,
					ext_setPoint__.TID_State_machine_ClosedLoop_s2_t2,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_s2_t2,
					int_overLimit__.TID_State_machine_ClosedLoop_s2_t2,
					int_pwmSignal__.TID_State_machine_ClosedLoop_s2_t2,
					int_underLimit__.TID_State_machine_ClosedLoop_s2_t2,
					int_DisableHV__.TID_State_machine_ClosedLoop_s2_t2,
					int_ActualHV__.TID_State_machine_ClosedLoop_s2_t2,
					internal__.TID_State_machine_ClosedLoop_s2_t2,
					currentState__.TID_State_machine_ClosedLoop_t1,
					ext_setPoint__.TID_State_machine_ClosedLoop_t1,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_t1,
					int_overLimit__.TID_State_machine_ClosedLoop_t1,
					int_pwmSignal__.TID_State_machine_ClosedLoop_t1,
					int_underLimit__.TID_State_machine_ClosedLoop_t1,
					int_DisableHV__.TID_State_machine_ClosedLoop_t1,
					int_ActualHV__.TID_State_machine_ClosedLoop_t1,
					internal__.TID_State_machine_ClosedLoop_t1,
					currentState__.TID_State_machine_ClosedLoop_t2,
					ext_setPoint__.TID_State_machine_ClosedLoop_t2,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_t2,
					int_overLimit__.TID_State_machine_ClosedLoop_t2,
					int_pwmSignal__.TID_State_machine_ClosedLoop_t2,
					int_underLimit__.TID_State_machine_ClosedLoop_t2,
					int_DisableHV__.TID_State_machine_ClosedLoop_t2,
					int_ActualHV__.TID_State_machine_ClosedLoop_t2,
					internal__.TID_State_machine_ClosedLoop_t2,
					currentState__.TID_State_machine_ClosedLoop_t3,
					ext_setPoint__.TID_State_machine_ClosedLoop_t3,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_t3,
					int_overLimit__.TID_State_machine_ClosedLoop_t3,
					int_pwmSignal__.TID_State_machine_ClosedLoop_t3,
					int_underLimit__.TID_State_machine_ClosedLoop_t3,
					int_DisableHV__.TID_State_machine_ClosedLoop_t3,
					int_ActualHV__.TID_State_machine_ClosedLoop_t3,
					internal__.TID_State_machine_ClosedLoop_t3,
					currentState__.TID_State_machine_ClosedLoop_t4,
					ext_setPoint__.TID_State_machine_ClosedLoop_t4,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_t4,
					int_overLimit__.TID_State_machine_ClosedLoop_t4,
					int_pwmSignal__.TID_State_machine_ClosedLoop_t4,
					int_underLimit__.TID_State_machine_ClosedLoop_t4,
					int_DisableHV__.TID_State_machine_ClosedLoop_t4,
					int_ActualHV__.TID_State_machine_ClosedLoop_t4,
					internal__.TID_State_machine_ClosedLoop_t4,
					currentState__.TID_State_machine_ClosedLoop_t5,
					ext_setPoint__.TID_State_machine_ClosedLoop_t5,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_t5,
					int_overLimit__.TID_State_machine_ClosedLoop_t5,
					int_pwmSignal__.TID_State_machine_ClosedLoop_t5,
					int_underLimit__.TID_State_machine_ClosedLoop_t5,
					int_DisableHV__.TID_State_machine_ClosedLoop_t5,
					int_ActualHV__.TID_State_machine_ClosedLoop_t5,
					internal__.TID_State_machine_ClosedLoop_t5
				|}
					
				
				State_machine_ClosedLoop_int_triggers = {|
					internal__.TID_State_machine_ClosedLoop_s2_t0,
					internal__.TID_State_machine_ClosedLoop_s2_t1,
					internal__.TID_State_machine_ClosedLoop_s2_t5,
					internal__.TID_State_machine_ClosedLoop_s2_t2,
					internal__.TID_State_machine_ClosedLoop_t1,
					internal__.TID_State_machine_ClosedLoop_t2,
					internal__.TID_State_machine_ClosedLoop_t3,
					internal__.TID_State_machine_ClosedLoop_t4,
					internal__.TID_State_machine_ClosedLoop_t5,
					internal__.TID_State_machine_ClosedLoop_t0
				|}
				
				State_State_machine_ClosedLoop_s1_R(id__) = 
					State_State_machine_ClosedLoop_s1(id__)
				 		[|diff(State_machine_ClosedLoop_int_int,State_machine_ClosedLoop_s1_triggers)|]
				 	SKIP
				 		
				State_State_machine_ClosedLoop_s2_R(id__) = 
					State_State_machine_ClosedLoop_s2(id__)
				 		[|diff(State_machine_ClosedLoop_int_int,State_machine_ClosedLoop_s2_triggers)|]
				 	SKIP
				 		
				State_State_machine_ClosedLoop_s3_R(id__) = 
					State_State_machine_ClosedLoop_s3(id__)
				 		[|diff(State_machine_ClosedLoop_int_int,State_machine_ClosedLoop_s3_triggers)|]
				 	SKIP
				 		
				State_State_machine_ClosedLoop_s4_R(id__) = 
					State_State_machine_ClosedLoop_s4(id__)
				 		[|diff(State_machine_ClosedLoop_int_int,State_machine_ClosedLoop_s4_triggers)|]
				 	SKIP
				 		
				State_State_machine_ClosedLoop(id__) = (
					State_State_machine_ClosedLoop_aux(id__)
						[|
							union(
								diff(int_int, State_machine_ClosedLoop_int_triggers),
								{|enter.x____.y____,
								  entered.x____.y____,
								  exit.x____.y____,
								  exited.x____.y____ |
								  x____ <- diff(SIDS,{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4}),
								  y____ <- {SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4}
							    |}
							)
						|]
					(
						State_State_machine_ClosedLoop_s1_R(id__)
							[|inter(CS_State_machine_ClosedLoop_s1_sync,union(union(CS_State_machine_ClosedLoop_s2_sync,CS_State_machine_ClosedLoop_s3_sync),CS_State_machine_ClosedLoop_s4_sync))|]
						(
							State_State_machine_ClosedLoop_s2_R(id__)
								[|inter(CS_State_machine_ClosedLoop_s2_sync,union(CS_State_machine_ClosedLoop_s3_sync,CS_State_machine_ClosedLoop_s4_sync))|]
							(
								State_State_machine_ClosedLoop_s3_R(id__)
									[|inter(CS_State_machine_ClosedLoop_s3_sync,CS_State_machine_ClosedLoop_s4_sync)|]
								State_State_machine_ClosedLoop_s4_R(id__)
							)
						)
					)
				)
				
				State_machine_ClosedLoop_triggers = {|
					internal__.TID_State_machine_ClosedLoop_s2_t0,
					internal__.TID_State_machine_ClosedLoop_t2,
					internal__.TID_State_machine_ClosedLoop_s2_t5,
					internal__.TID_State_machine_t7,
					int_DisableHV__.TID_State_machine_t11,
					internal__.TID_State_machine_ClosedLoop_t4,
					internal__.TID_State_machine_ClosedLoop_s2_t1,
					int_DisableHV__.TID_State_machine_t8,
					internal__.TID_State_machine_ClosedLoop_t3,
					internal__.TID_State_machine_t3,
					internal__.TID_State_machine_ClosedLoop_t1,
					internal__.TID_State_machine_t4,
					internal__.TID_State_machine_t2,
					internal__.TID_State_machine_ClosedLoop_t0,
					internal__.TID_State_machine_ClosedLoop_s2_t2,
					internal__.TID_State_machine_t6,
					internal__.TID_State_machine_ClosedLoop_t5
				|}
				
				State_State_machine_ClosedLoop_aux(id__) = let
					T_State_machine_t4(id__) = internal__!TID_State_machine_t4 ->  exit.SID_State_machine_ClosedLoop.SID_State_machine_ClosedLoop -> SKIP;
										exit!SID_State_machine_ClosedLoop?z____:{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4} -> exited!SID_State_machine_ClosedLoop!z____ -> 
												SKIP;
										SKIP;exited.SID_State_machine_ClosedLoop.SID_State_machine_ClosedLoop -> SKIP;
										true & (set_res!false -> SKIP);enter!SID_State_machine_ClosedLoop!SID_State_machine_ErrorMode -> entered!SID_State_machine_ClosedLoop!SID_State_machine_ErrorMode ->
										State_State_machine_ClosedLoop_aux(id__)
					T_State_machine_t11(id__) = int_DisableHV__!TID_State_machine_t11.in ->  (exit.SID_State_machine_ClosedLoop.SID_State_machine_ClosedLoop -> SKIP;
										exit!SID_State_machine_ClosedLoop?z____:{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4} -> exited!SID_State_machine_ClosedLoop!z____ -> 
												SKIP;
										SKIP;exited.SID_State_machine_ClosedLoop.SID_State_machine_ClosedLoop -> SKIP;
										J_State_machine_j0(id__))
					J_State_machine_j0(id__) = (
								(internal__!TID_State_machine_t7 -> true&CALL__disableHV(
											id__,
											true
										);true & (set_res!false -> SKIP);enter!SID_State_machine_ClosedLoop!SID_State_machine_ErrorMode -> entered!SID_State_machine_ClosedLoop!SID_State_machine_ErrorMode ->
								State_State_machine_ClosedLoop_aux(id__)
								)
								)
					State_State_machine_ClosedLoop_aux_execute(id__,o____) = true&(currentState.out!State_ClosedLoop -> SKIP); 
					I_State_machine_ClosedLoop_i0(id__);
						entered!o____!SID_State_machine_ClosedLoop ->
						(SKIP; STOP /\ (
							T_State_machine_t4(id__)[]
							T_State_machine_t11(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_t8,TID_State_machine_ClosedLoop_t3,TID_State_machine_t3,TID_State_machine_ClosedLoop_t1,TID_State_machine_t4,TID_State_machine_t2,TID_State_machine_ClosedLoop_t0,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_t6,TID_State_machine_ClosedLoop_t5}) -> exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop})!SID_State_machine_ClosedLoop -> (
									exit!SID_State_machine_ClosedLoop?z____:{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4} -> exited!SID_State_machine_ClosedLoop!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop -> SKIP);
									State_State_machine_ClosedLoop_aux(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_t8,TID_State_machine_ClosedLoop_t3,TID_State_machine_t3,TID_State_machine_ClosedLoop_t1,TID_State_machine_t4,TID_State_machine_t2,TID_State_machine_ClosedLoop_t0,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_t6,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop})!SID_State_machine_ClosedLoop -> (
									exit!SID_State_machine_ClosedLoop?z____:{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4} -> exited!SID_State_machine_ClosedLoop!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop -> SKIP);
									State_State_machine_ClosedLoop_aux(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_t8,TID_State_machine_ClosedLoop_t3,TID_State_machine_t3,TID_State_machine_ClosedLoop_t1,TID_State_machine_t4,TID_State_machine_t2,TID_State_machine_ClosedLoop_t0,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_t6,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop})!SID_State_machine_ClosedLoop -> (
									exit!SID_State_machine_ClosedLoop?z____:{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4} -> exited!SID_State_machine_ClosedLoop!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop -> SKIP);
									State_State_machine_ClosedLoop_aux(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_t8,TID_State_machine_ClosedLoop_t3,TID_State_machine_t3,TID_State_machine_ClosedLoop_t1,TID_State_machine_t4,TID_State_machine_t2,TID_State_machine_ClosedLoop_t0,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_t6,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop})!SID_State_machine_ClosedLoop -> (
									exit!SID_State_machine_ClosedLoop?z____:{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4} -> exited!SID_State_machine_ClosedLoop!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop -> SKIP);
									State_State_machine_ClosedLoop_aux(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_t8,TID_State_machine_ClosedLoop_t3,TID_State_machine_t3,TID_State_machine_ClosedLoop_t1,TID_State_machine_t4,TID_State_machine_t2,TID_State_machine_ClosedLoop_t0,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_t6,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop})!SID_State_machine_ClosedLoop -> (
									exit!SID_State_machine_ClosedLoop?z____:{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4} -> exited!SID_State_machine_ClosedLoop!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop -> SKIP);
									State_State_machine_ClosedLoop_aux(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_t8,TID_State_machine_ClosedLoop_t3,TID_State_machine_t3,TID_State_machine_ClosedLoop_t1,TID_State_machine_t4,TID_State_machine_t2,TID_State_machine_ClosedLoop_t0,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_t6,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop})!SID_State_machine_ClosedLoop -> (
									exit!SID_State_machine_ClosedLoop?z____:{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4} -> exited!SID_State_machine_ClosedLoop!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop -> SKIP);
									State_State_machine_ClosedLoop_aux(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_t8,TID_State_machine_ClosedLoop_t3,TID_State_machine_t3,TID_State_machine_ClosedLoop_t1,TID_State_machine_t4,TID_State_machine_t2,TID_State_machine_ClosedLoop_t0,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_t6,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop})!SID_State_machine_ClosedLoop -> (
									exit!SID_State_machine_ClosedLoop?z____:{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4} -> exited!SID_State_machine_ClosedLoop!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop -> SKIP);
									State_State_machine_ClosedLoop_aux(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_t8,TID_State_machine_ClosedLoop_t3,TID_State_machine_t3,TID_State_machine_ClosedLoop_t1,TID_State_machine_t4,TID_State_machine_t2,TID_State_machine_ClosedLoop_t0,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_t6,TID_State_machine_ClosedLoop_t5})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop})!SID_State_machine_ClosedLoop -> (
									exit!SID_State_machine_ClosedLoop?z____:{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4} -> exited!SID_State_machine_ClosedLoop!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop -> SKIP);
									State_State_machine_ClosedLoop_aux(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_t8,TID_State_machine_ClosedLoop_t3,TID_State_machine_t3,TID_State_machine_ClosedLoop_t1,TID_State_machine_t4,TID_State_machine_t2,TID_State_machine_ClosedLoop_t0,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_t6,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop})!SID_State_machine_ClosedLoop -> (
									exit!SID_State_machine_ClosedLoop?z____:{SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4} -> exited!SID_State_machine_ClosedLoop!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop -> SKIP);
									State_State_machine_ClosedLoop_aux(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_ClosedLoop})!SID_State_machine_ClosedLoop -> (State_State_machine_ClosedLoop_aux_execute(id__,x____))
				
				CS_State_machine_ClosedLoop_s1_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4},
					y____ <- {SID_State_machine_ClosedLoop_s1}
				|}
				
				
				State_machine_ClosedLoop_s1_triggers = {|
				|}
				
				State_State_machine_ClosedLoop_s1(id__) = let
					State_State_machine_ClosedLoop_s1_execute(id__,o____) = true & (set_lim!false -> SKIP);true&CALL__disableHV(
								id__,
								true
							); 
						entered!o____!SID_State_machine_ClosedLoop_s1 ->
						(SKIP; STOP /\ (
							internal__?x____:diff(ITIDS,{NULLTRANSITION__}) -> exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s1})!SID_State_machine_ClosedLoop_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s1 -> SKIP);
									State_State_machine_ClosedLoop_s1(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s1})!SID_State_machine_ClosedLoop_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s1 -> SKIP);
									State_State_machine_ClosedLoop_s1(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s1})!SID_State_machine_ClosedLoop_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s1 -> SKIP);
									State_State_machine_ClosedLoop_s1(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s1})!SID_State_machine_ClosedLoop_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s1 -> SKIP);
									State_State_machine_ClosedLoop_s1(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s1})!SID_State_machine_ClosedLoop_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s1 -> SKIP);
									State_State_machine_ClosedLoop_s1(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s1})!SID_State_machine_ClosedLoop_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s1 -> SKIP);
									State_State_machine_ClosedLoop_s1(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s1})!SID_State_machine_ClosedLoop_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s1 -> SKIP);
									State_State_machine_ClosedLoop_s1(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s1})!SID_State_machine_ClosedLoop_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s1 -> SKIP);
									State_State_machine_ClosedLoop_s1(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s1})!SID_State_machine_ClosedLoop_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s1 -> SKIP);
									State_State_machine_ClosedLoop_s1(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_ClosedLoop_s1})!SID_State_machine_ClosedLoop_s1 -> (State_State_machine_ClosedLoop_s1_execute(id__,x____))
				
				CS_State_machine_ClosedLoop_s2_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4},
					y____ <- {SID_State_machine_ClosedLoop_s2}
				|}
				
				State_machine_ClosedLoop_s2_int_int = {|
					currentState__.TID_State_machine_ClosedLoop_s2_t1,
					ext_setPoint__.TID_State_machine_ClosedLoop_s2_t1,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_s2_t1,
					int_overLimit__.TID_State_machine_ClosedLoop_s2_t1,
					int_pwmSignal__.TID_State_machine_ClosedLoop_s2_t1,
					int_underLimit__.TID_State_machine_ClosedLoop_s2_t1,
					int_DisableHV__.TID_State_machine_ClosedLoop_s2_t1,
					int_ActualHV__.TID_State_machine_ClosedLoop_s2_t1,
					internal__.TID_State_machine_ClosedLoop_s2_t1,
					currentState__.TID_State_machine_ClosedLoop_s2_t2,
					ext_setPoint__.TID_State_machine_ClosedLoop_s2_t2,
					ext_pow24VStatus__.TID_State_machine_ClosedLoop_s2_t2,
					int_overLimit__.TID_State_machine_ClosedLoop_s2_t2,
					int_pwmSignal__.TID_State_machine_ClosedLoop_s2_t2,
					int_underLimit__.TID_State_machine_ClosedLoop_s2_t2,
					int_DisableHV__.TID_State_machine_ClosedLoop_s2_t2,
					int_ActualHV__.TID_State_machine_ClosedLoop_s2_t2,
					internal__.TID_State_machine_ClosedLoop_s2_t2
				|}
					
				
				State_machine_ClosedLoop_s2_int_triggers = {|
					internal__.TID_State_machine_ClosedLoop_s2_t0,
					internal__.TID_State_machine_ClosedLoop_s2_t1,
					internal__.TID_State_machine_ClosedLoop_s2_t5,
					internal__.TID_State_machine_ClosedLoop_s2_t2
				|}
				
				State_State_machine_ClosedLoop_s2_s0_R(id__) = 
					State_State_machine_ClosedLoop_s2_s0(id__)
				 		[|diff(State_machine_ClosedLoop_s2_int_int,State_machine_ClosedLoop_s2_s0_triggers)|]
				 	SKIP
				 		
				State_State_machine_ClosedLoop_s2_s1_R(id__) = 
					State_State_machine_ClosedLoop_s2_s1(id__)
				 		[|diff(State_machine_ClosedLoop_s2_int_int,State_machine_ClosedLoop_s2_s1_triggers)|]
				 	SKIP
				 		
				State_State_machine_ClosedLoop_s2(id__) = (
					State_State_machine_ClosedLoop_s2_aux(id__)
						[|
							union(
								diff(int_int, State_machine_ClosedLoop_s2_int_triggers),
								{|enter.x____.y____,
								  entered.x____.y____,
								  exit.x____.y____,
								  exited.x____.y____ |
								  x____ <- diff(SIDS,{SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1}),
								  y____ <- {SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1}
							    |}
							)
						|]
					(
						State_State_machine_ClosedLoop_s2_s0_R(id__)
							[|inter(CS_State_machine_ClosedLoop_s2_s0_sync,CS_State_machine_ClosedLoop_s2_s1_sync)|]
						State_State_machine_ClosedLoop_s2_s1_R(id__)
					)
				)
				
				State_machine_ClosedLoop_s2_triggers = {|
					internal__.TID_State_machine_ClosedLoop_s2_t0,
					internal__.TID_State_machine_ClosedLoop_t2,
					internal__.TID_State_machine_ClosedLoop_s2_t5,
					internal__.TID_State_machine_ClosedLoop_s2_t1,
					internal__.TID_State_machine_ClosedLoop_s2_t2
				|}
				
				State_State_machine_ClosedLoop_s2_aux(id__) = let
					T_State_machine_ClosedLoop_t2(id__) = internal__!TID_State_machine_ClosedLoop_t2 ->  exit.SID_State_machine_ClosedLoop_s2.SID_State_machine_ClosedLoop_s2 -> SKIP;
										exit!SID_State_machine_ClosedLoop_s2?z____:{SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1} -> exited!SID_State_machine_ClosedLoop_s2!z____ -> 
												SKIP;
										SKIP;exited.SID_State_machine_ClosedLoop_s2.SID_State_machine_ClosedLoop_s2 -> SKIP;
										enter!SID_State_machine_ClosedLoop_s2!SID_State_machine_ClosedLoop_s1 -> entered!SID_State_machine_ClosedLoop_s2!SID_State_machine_ClosedLoop_s1 ->
										State_State_machine_ClosedLoop_s2_aux(id__)
					State_State_machine_ClosedLoop_s2_aux_execute(id__,o____) = SKIP; 
					I_State_machine_ClosedLoop_s2_i0(id__);
						entered!o____!SID_State_machine_ClosedLoop_s2 ->
						(SKIP; STOP /\ (
							T_State_machine_ClosedLoop_t2(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2}) -> exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2})!SID_State_machine_ClosedLoop_s2 -> (
									exit!SID_State_machine_ClosedLoop_s2?z____:{SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1} -> exited!SID_State_machine_ClosedLoop_s2!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2 -> SKIP);
									State_State_machine_ClosedLoop_s2_aux(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2})!SID_State_machine_ClosedLoop_s2 -> (
									exit!SID_State_machine_ClosedLoop_s2?z____:{SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1} -> exited!SID_State_machine_ClosedLoop_s2!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2 -> SKIP);
									State_State_machine_ClosedLoop_s2_aux(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2})!SID_State_machine_ClosedLoop_s2 -> (
									exit!SID_State_machine_ClosedLoop_s2?z____:{SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1} -> exited!SID_State_machine_ClosedLoop_s2!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2 -> SKIP);
									State_State_machine_ClosedLoop_s2_aux(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2})!SID_State_machine_ClosedLoop_s2 -> (
									exit!SID_State_machine_ClosedLoop_s2?z____:{SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1} -> exited!SID_State_machine_ClosedLoop_s2!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2 -> SKIP);
									State_State_machine_ClosedLoop_s2_aux(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2})!SID_State_machine_ClosedLoop_s2 -> (
									exit!SID_State_machine_ClosedLoop_s2?z____:{SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1} -> exited!SID_State_machine_ClosedLoop_s2!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2 -> SKIP);
									State_State_machine_ClosedLoop_s2_aux(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2})!SID_State_machine_ClosedLoop_s2 -> (
									exit!SID_State_machine_ClosedLoop_s2?z____:{SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1} -> exited!SID_State_machine_ClosedLoop_s2!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2 -> SKIP);
									State_State_machine_ClosedLoop_s2_aux(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2})!SID_State_machine_ClosedLoop_s2 -> (
									exit!SID_State_machine_ClosedLoop_s2?z____:{SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1} -> exited!SID_State_machine_ClosedLoop_s2!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2 -> SKIP);
									State_State_machine_ClosedLoop_s2_aux(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2})!SID_State_machine_ClosedLoop_s2 -> (
									exit!SID_State_machine_ClosedLoop_s2?z____:{SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1} -> exited!SID_State_machine_ClosedLoop_s2!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2 -> SKIP);
									State_State_machine_ClosedLoop_s2_aux(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t0,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2})!SID_State_machine_ClosedLoop_s2 -> (
									exit!SID_State_machine_ClosedLoop_s2?z____:{SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1} -> exited!SID_State_machine_ClosedLoop_s2!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2 -> SKIP);
									State_State_machine_ClosedLoop_s2_aux(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_ClosedLoop_s2})!SID_State_machine_ClosedLoop_s2 -> (State_State_machine_ClosedLoop_s2_aux_execute(id__,x____))
				
				CS_State_machine_ClosedLoop_s2_s0_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1},
					y____ <- {SID_State_machine_ClosedLoop_s2_s0}
				|}
				
				
				State_machine_ClosedLoop_s2_s0_triggers = {|
					internal__.TID_State_machine_ClosedLoop_s2_t5,
					internal__.TID_State_machine_ClosedLoop_s2_t1,
					internal__.TID_State_machine_ClosedLoop_s2_t2
				|}
				
				State_State_machine_ClosedLoop_s2_s0(id__) = let
					T_State_machine_ClosedLoop_s2_t1(id__) = internal__!TID_State_machine_ClosedLoop_s2_t1 ->  exit.SID_State_machine_ClosedLoop_s2_s0.SID_State_machine_ClosedLoop_s2_s0 -> SKIP;
										SKIP;exited.SID_State_machine_ClosedLoop_s2_s0.SID_State_machine_ClosedLoop_s2_s0 -> SKIP;
										enter!SID_State_machine_ClosedLoop_s2_s0!SID_State_machine_ClosedLoop_s2_s1 -> entered!SID_State_machine_ClosedLoop_s2_s0!SID_State_machine_ClosedLoop_s2_s1 ->
										State_State_machine_ClosedLoop_s2_s0(id__)
					State_State_machine_ClosedLoop_s2_s0_execute(id__,o____) = true&CALL__checkLimits(
								id__
							); 
						entered!o____!SID_State_machine_ClosedLoop_s2_s0 ->
						(SKIP; STOP /\ (
							T_State_machine_ClosedLoop_s2_t1(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2}) -> exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s0})!SID_State_machine_ClosedLoop_s2_s0 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s0 -> SKIP);
									State_State_machine_ClosedLoop_s2_s0(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s0})!SID_State_machine_ClosedLoop_s2_s0 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s0 -> SKIP);
									State_State_machine_ClosedLoop_s2_s0(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s0})!SID_State_machine_ClosedLoop_s2_s0 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s0 -> SKIP);
									State_State_machine_ClosedLoop_s2_s0(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s0})!SID_State_machine_ClosedLoop_s2_s0 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s0 -> SKIP);
									State_State_machine_ClosedLoop_s2_s0(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s0})!SID_State_machine_ClosedLoop_s2_s0 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s0 -> SKIP);
									State_State_machine_ClosedLoop_s2_s0(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s0})!SID_State_machine_ClosedLoop_s2_s0 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s0 -> SKIP);
									State_State_machine_ClosedLoop_s2_s0(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s0})!SID_State_machine_ClosedLoop_s2_s0 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s0 -> SKIP);
									State_State_machine_ClosedLoop_s2_s0(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s0})!SID_State_machine_ClosedLoop_s2_s0 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s0 -> SKIP);
									State_State_machine_ClosedLoop_s2_s0(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t1,TID_State_machine_ClosedLoop_s2_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s0})!SID_State_machine_ClosedLoop_s2_s0 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s0 -> SKIP);
									State_State_machine_ClosedLoop_s2_s0(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s0})!SID_State_machine_ClosedLoop_s2_s0 -> (State_State_machine_ClosedLoop_s2_s0_execute(id__,x____))
				
				CS_State_machine_ClosedLoop_s2_s1_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_ClosedLoop_s2_s0,SID_State_machine_ClosedLoop_s2_s1},
					y____ <- {SID_State_machine_ClosedLoop_s2_s1}
				|}
				
				
				State_machine_ClosedLoop_s2_s1_triggers = {|
					internal__.TID_State_machine_ClosedLoop_s2_t5,
					internal__.TID_State_machine_ClosedLoop_s2_t2,
					internal__.TID_State_machine_ClosedLoop_s2_t1
				|}
				
				State_State_machine_ClosedLoop_s2_s1(id__) = let
					T_State_machine_ClosedLoop_s2_t2(id__) = internal__!TID_State_machine_ClosedLoop_s2_t2 ->  exit.SID_State_machine_ClosedLoop_s2_s1.SID_State_machine_ClosedLoop_s2_s1 -> SKIP;
										SKIP;exited.SID_State_machine_ClosedLoop_s2_s1.SID_State_machine_ClosedLoop_s2_s1 -> SKIP;
										get_setPoint?setPoint -> true & (set_ActualHV!setPoint -> SKIP);J_State_machine_ClosedLoop_s2_j0(id__)
					J_State_machine_ClosedLoop_s2_j0(id__) = (
								(internal__!TID_State_machine_ClosedLoop_s2_t5 -> get_ActualHV?ActualHV -> true&(int_ActualHV.out!ActualHV -> SKIP);enter!SID_State_machine_ClosedLoop_s2_s1!SID_State_machine_ClosedLoop_s2_s0 -> entered!SID_State_machine_ClosedLoop_s2_s1!SID_State_machine_ClosedLoop_s2_s0 ->
								State_State_machine_ClosedLoop_s2_s1(id__)
								)
								)
					State_State_machine_ClosedLoop_s2_s1_execute(id__,o____) = true&(ext_setPoint.in?setPoint -> set_setPoint!setPoint -> SKIP); 
						entered!o____!SID_State_machine_ClosedLoop_s2_s1 ->
						(SKIP; STOP /\ (
							T_State_machine_ClosedLoop_s2_t2(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_ClosedLoop_s2_t1}) -> exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s1})!SID_State_machine_ClosedLoop_s2_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s1 -> SKIP);
									State_State_machine_ClosedLoop_s2_s1(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_ClosedLoop_s2_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s1})!SID_State_machine_ClosedLoop_s2_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s1 -> SKIP);
									State_State_machine_ClosedLoop_s2_s1(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_ClosedLoop_s2_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s1})!SID_State_machine_ClosedLoop_s2_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s1 -> SKIP);
									State_State_machine_ClosedLoop_s2_s1(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_ClosedLoop_s2_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s1})!SID_State_machine_ClosedLoop_s2_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s1 -> SKIP);
									State_State_machine_ClosedLoop_s2_s1(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_ClosedLoop_s2_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s1})!SID_State_machine_ClosedLoop_s2_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s1 -> SKIP);
									State_State_machine_ClosedLoop_s2_s1(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_ClosedLoop_s2_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s1})!SID_State_machine_ClosedLoop_s2_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s1 -> SKIP);
									State_State_machine_ClosedLoop_s2_s1(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_ClosedLoop_s2_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s1})!SID_State_machine_ClosedLoop_s2_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s1 -> SKIP);
									State_State_machine_ClosedLoop_s2_s1(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_ClosedLoop_s2_t1})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s1})!SID_State_machine_ClosedLoop_s2_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s1 -> SKIP);
									State_State_machine_ClosedLoop_s2_s1(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_s2_t5,TID_State_machine_ClosedLoop_s2_t2,TID_State_machine_ClosedLoop_s2_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s1})!SID_State_machine_ClosedLoop_s2_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s2_s1 -> SKIP);
									State_State_machine_ClosedLoop_s2_s1(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_ClosedLoop_s2_s1})!SID_State_machine_ClosedLoop_s2_s1 -> (State_State_machine_ClosedLoop_s2_s1_execute(id__,x____))
				
				CS_State_machine_ClosedLoop_s3_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4},
					y____ <- {SID_State_machine_ClosedLoop_s3}
				|}
				
				
				State_machine_ClosedLoop_s3_triggers = {|
					internal__.TID_State_machine_ClosedLoop_t2,
					internal__.TID_State_machine_ClosedLoop_t4,
					internal__.TID_State_machine_ClosedLoop_t5
				|}
				
				State_State_machine_ClosedLoop_s3(id__) = let
					T_State_machine_ClosedLoop_t4(id__) = internal__!TID_State_machine_ClosedLoop_t4 ->  exit.SID_State_machine_ClosedLoop_s3.SID_State_machine_ClosedLoop_s3 -> SKIP;
										SKIP;exited.SID_State_machine_ClosedLoop_s3.SID_State_machine_ClosedLoop_s3 -> SKIP;
										enter!SID_State_machine_ClosedLoop_s3!SID_State_machine_ClosedLoop_s2 -> entered!SID_State_machine_ClosedLoop_s3!SID_State_machine_ClosedLoop_s2 ->
										State_State_machine_ClosedLoop_s3(id__)
					T_State_machine_ClosedLoop_t5(id__) = internal__!TID_State_machine_ClosedLoop_t5 ->  exit.SID_State_machine_ClosedLoop_s3.SID_State_machine_ClosedLoop_s3 -> SKIP;
										SKIP;exited.SID_State_machine_ClosedLoop_s3.SID_State_machine_ClosedLoop_s3 -> SKIP;
										enter!SID_State_machine_ClosedLoop_s3!SID_State_machine_ClosedLoop_s1 -> entered!SID_State_machine_ClosedLoop_s3!SID_State_machine_ClosedLoop_s1 ->
										State_State_machine_ClosedLoop_s3(id__)
					State_State_machine_ClosedLoop_s3_execute(id__,o____) = true&CALL__checkLimits(
								id__
							); 
						entered!o____!SID_State_machine_ClosedLoop_s3 ->
						(SKIP; STOP /\ (
							T_State_machine_ClosedLoop_t4(id__)[]
							T_State_machine_ClosedLoop_t5(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5}) -> exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s3})!SID_State_machine_ClosedLoop_s3 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s3 -> SKIP);
									State_State_machine_ClosedLoop_s3(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s3})!SID_State_machine_ClosedLoop_s3 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s3 -> SKIP);
									State_State_machine_ClosedLoop_s3(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s3})!SID_State_machine_ClosedLoop_s3 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s3 -> SKIP);
									State_State_machine_ClosedLoop_s3(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s3})!SID_State_machine_ClosedLoop_s3 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s3 -> SKIP);
									State_State_machine_ClosedLoop_s3(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s3})!SID_State_machine_ClosedLoop_s3 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s3 -> SKIP);
									State_State_machine_ClosedLoop_s3(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s3})!SID_State_machine_ClosedLoop_s3 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s3 -> SKIP);
									State_State_machine_ClosedLoop_s3(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s3})!SID_State_machine_ClosedLoop_s3 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s3 -> SKIP);
									State_State_machine_ClosedLoop_s3(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s3})!SID_State_machine_ClosedLoop_s3 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s3 -> SKIP);
									State_State_machine_ClosedLoop_s3(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s3})!SID_State_machine_ClosedLoop_s3 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s3 -> SKIP);
									State_State_machine_ClosedLoop_s3(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_ClosedLoop_s3})!SID_State_machine_ClosedLoop_s3 -> (State_State_machine_ClosedLoop_s3_execute(id__,x____))
				
				CS_State_machine_ClosedLoop_s4_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_ClosedLoop_s1,SID_State_machine_ClosedLoop_s2,SID_State_machine_ClosedLoop_s3,SID_State_machine_ClosedLoop_s4},
					y____ <- {SID_State_machine_ClosedLoop_s4}
				|}
				
				
				State_machine_ClosedLoop_s4_triggers = {|
					internal__.TID_State_machine_ClosedLoop_t3,
					internal__.TID_State_machine_ClosedLoop_t2,
					internal__.TID_State_machine_ClosedLoop_t1,
					internal__.TID_State_machine_ClosedLoop_t4,
					internal__.TID_State_machine_ClosedLoop_t5
				|}
				
				State_State_machine_ClosedLoop_s4(id__) = let
					T_State_machine_ClosedLoop_t1(id__) = internal__!TID_State_machine_ClosedLoop_t1 ->  exit.SID_State_machine_ClosedLoop_s4.SID_State_machine_ClosedLoop_s4 -> SKIP;
										SKIP;exited.SID_State_machine_ClosedLoop_s4.SID_State_machine_ClosedLoop_s4 -> SKIP;
										enter!SID_State_machine_ClosedLoop_s4!SID_State_machine_ClosedLoop_s1 -> entered!SID_State_machine_ClosedLoop_s4!SID_State_machine_ClosedLoop_s1 ->
										State_State_machine_ClosedLoop_s4(id__)
					T_State_machine_ClosedLoop_t3(id__) = internal__!TID_State_machine_ClosedLoop_t3 ->  exit.SID_State_machine_ClosedLoop_s4.SID_State_machine_ClosedLoop_s4 -> SKIP;
										SKIP;exited.SID_State_machine_ClosedLoop_s4.SID_State_machine_ClosedLoop_s4 -> SKIP;
										true&(int_pwmSignal.out!Power_On -> SKIP);enter!SID_State_machine_ClosedLoop_s4!SID_State_machine_ClosedLoop_s3 -> entered!SID_State_machine_ClosedLoop_s4!SID_State_machine_ClosedLoop_s3 ->
										State_State_machine_ClosedLoop_s4(id__)
					State_State_machine_ClosedLoop_s4_execute(id__,o____) = true&CALL__supplyVoltCheck(
								id__
							); 
						entered!o____!SID_State_machine_ClosedLoop_s4 ->
						(SKIP; STOP /\ (
							T_State_machine_ClosedLoop_t1(id__)[]
							T_State_machine_ClosedLoop_t3(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t3,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t1,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5}) -> exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s4})!SID_State_machine_ClosedLoop_s4 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s4 -> SKIP);
									State_State_machine_ClosedLoop_s4(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t3,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t1,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s4})!SID_State_machine_ClosedLoop_s4 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s4 -> SKIP);
									State_State_machine_ClosedLoop_s4(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t3,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t1,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s4})!SID_State_machine_ClosedLoop_s4 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s4 -> SKIP);
									State_State_machine_ClosedLoop_s4(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t3,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t1,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s4})!SID_State_machine_ClosedLoop_s4 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s4 -> SKIP);
									State_State_machine_ClosedLoop_s4(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t3,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t1,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s4})!SID_State_machine_ClosedLoop_s4 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s4 -> SKIP);
									State_State_machine_ClosedLoop_s4(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t3,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t1,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s4})!SID_State_machine_ClosedLoop_s4 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s4 -> SKIP);
									State_State_machine_ClosedLoop_s4(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t3,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t1,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s4})!SID_State_machine_ClosedLoop_s4 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s4 -> SKIP);
									State_State_machine_ClosedLoop_s4(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t3,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t1,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s4})!SID_State_machine_ClosedLoop_s4 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s4 -> SKIP);
									State_State_machine_ClosedLoop_s4(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ClosedLoop_t3,TID_State_machine_ClosedLoop_t2,TID_State_machine_ClosedLoop_t1,TID_State_machine_ClosedLoop_t4,TID_State_machine_ClosedLoop_t5})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ClosedLoop_s4})!SID_State_machine_ClosedLoop_s4 -> (
									SKIP;
									exited!y____!SID_State_machine_ClosedLoop_s4 -> SKIP);
									State_State_machine_ClosedLoop_s4(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_ClosedLoop_s4})!SID_State_machine_ClosedLoop_s4 -> (State_State_machine_ClosedLoop_s4_execute(id__,x____))
				
				CS_State_machine_ErrorMode_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_Ramping,SID_State_machine_Init,SID_State_machine_Wait24Vpower,SID_State_machine_ClosedLoop,SID_State_machine_ErrorMode},
					y____ <- {SID_State_machine_ErrorMode}
				|}
				
				State_machine_ErrorMode_int_int = {|
					currentState__.TID_State_machine_ErrorMode_t0,
					ext_setPoint__.TID_State_machine_ErrorMode_t0,
					ext_pow24VStatus__.TID_State_machine_ErrorMode_t0,
					int_overLimit__.TID_State_machine_ErrorMode_t0,
					int_pwmSignal__.TID_State_machine_ErrorMode_t0,
					int_underLimit__.TID_State_machine_ErrorMode_t0,
					int_DisableHV__.TID_State_machine_ErrorMode_t0,
					int_ActualHV__.TID_State_machine_ErrorMode_t0,
					internal__.TID_State_machine_ErrorMode_t0,
					currentState__.TID_State_machine_ErrorMode_t4,
					ext_setPoint__.TID_State_machine_ErrorMode_t4,
					ext_pow24VStatus__.TID_State_machine_ErrorMode_t4,
					int_overLimit__.TID_State_machine_ErrorMode_t4,
					int_pwmSignal__.TID_State_machine_ErrorMode_t4,
					int_underLimit__.TID_State_machine_ErrorMode_t4,
					int_DisableHV__.TID_State_machine_ErrorMode_t4,
					int_ActualHV__.TID_State_machine_ErrorMode_t4,
					internal__.TID_State_machine_ErrorMode_t4
				|}
					
				
				State_machine_ErrorMode_int_triggers = {|
					internal__.TID_State_machine_ErrorMode_t0,
					internal__.TID_State_machine_ErrorMode_t2,
					internal__.TID_State_machine_ErrorMode_t4,
					internal__.TID_State_machine_ErrorMode_t5,
					internal__.TID_State_machine_ErrorMode_t1
				|}
				
				State_State_machine_ErrorMode_f0_R(id__) = 
					State_State_machine_ErrorMode_f0(id__)
				 		[|diff(State_machine_ErrorMode_int_int,State_machine_ErrorMode_f0_triggers)|]
				 	SKIP
				 		
				State_State_machine_ErrorMode_s1_R(id__) = 
					State_State_machine_ErrorMode_s1(id__)
				 		[|diff(State_machine_ErrorMode_int_int,State_machine_ErrorMode_s1_triggers)|]
				 	SKIP
				 		
				State_State_machine_ErrorMode_s2_R(id__) = 
					State_State_machine_ErrorMode_s2(id__)
				 		[|diff(State_machine_ErrorMode_int_int,State_machine_ErrorMode_s2_triggers)|]
				 	SKIP
				 		
				State_State_machine_ErrorMode(id__) = (
					State_State_machine_ErrorMode_aux(id__)
						[|
							union(
								diff(int_int, State_machine_ErrorMode_int_triggers),
								{|enter.x____.y____,
								  entered.x____.y____,
								  exit.x____.y____,
								  exited.x____.y____ |
								  x____ <- diff(SIDS,{SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2}),
								  y____ <- {SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2}
							    |}
							)
						|]
					(
						State_State_machine_ErrorMode_f0_R(id__)
							[|inter(CS_State_machine_ErrorMode_f0_sync,union(CS_State_machine_ErrorMode_s1_sync,CS_State_machine_ErrorMode_s2_sync))|]
						(
							State_State_machine_ErrorMode_s1_R(id__)
								[|inter(CS_State_machine_ErrorMode_s1_sync,CS_State_machine_ErrorMode_s2_sync)|]
							State_State_machine_ErrorMode_s2_R(id__)
						)
					)
				)
				
				State_machine_ErrorMode_triggers = {|
					int_DisableHV__.TID_State_machine_t8,
					internal__.TID_State_machine_t3,
					internal__.TID_State_machine_t7,
					int_DisableHV__.TID_State_machine_t11,
					internal__.TID_State_machine_t2,
					internal__.TID_State_machine_t4,
					internal__.TID_State_machine_t6,
					internal__.TID_State_machine_ErrorMode_t0,
					internal__.TID_State_machine_ErrorMode_t4,
					internal__.TID_State_machine_ErrorMode_t5,
					internal__.TID_State_machine_ErrorMode_t1,
					internal__.TID_State_machine_ErrorMode_t2
				|}
				
				State_State_machine_ErrorMode_aux(id__) = let
					T_State_machine_t6(id__) = internal__!TID_State_machine_t6 ->  exit.SID_State_machine_ErrorMode.SID_State_machine_ErrorMode -> SKIP;
										exit!SID_State_machine_ErrorMode?z____:{SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2} -> exited!SID_State_machine_ErrorMode!z____ -> 
												SKIP;
										SKIP;exited.SID_State_machine_ErrorMode.SID_State_machine_ErrorMode -> SKIP;
										enter!SID_State_machine_ErrorMode!SID_State_machine_Wait24Vpower -> entered!SID_State_machine_ErrorMode!SID_State_machine_Wait24Vpower ->
										State_State_machine_ErrorMode_aux(id__)
					State_State_machine_ErrorMode_aux_execute(id__,o____) = true&(currentState.out!State_ErrorMode -> SKIP);true&CALL__disableHV(
								id__,
								false
							); 
					I_State_machine_ErrorMode_i0(id__);
						entered!o____!SID_State_machine_ErrorMode ->
						(SKIP; STOP /\ (
							T_State_machine_t6(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1,TID_State_machine_ErrorMode_t2}) -> exit?y____:diff(SIDS,{SID_State_machine_ErrorMode})!SID_State_machine_ErrorMode -> (
									exit!SID_State_machine_ErrorMode?z____:{SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2} -> exited!SID_State_machine_ErrorMode!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ErrorMode -> SKIP);
									State_State_machine_ErrorMode_aux(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1,TID_State_machine_ErrorMode_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode})!SID_State_machine_ErrorMode -> (
									exit!SID_State_machine_ErrorMode?z____:{SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2} -> exited!SID_State_machine_ErrorMode!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ErrorMode -> SKIP);
									State_State_machine_ErrorMode_aux(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1,TID_State_machine_ErrorMode_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode})!SID_State_machine_ErrorMode -> (
									exit!SID_State_machine_ErrorMode?z____:{SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2} -> exited!SID_State_machine_ErrorMode!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ErrorMode -> SKIP);
									State_State_machine_ErrorMode_aux(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1,TID_State_machine_ErrorMode_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode})!SID_State_machine_ErrorMode -> (
									exit!SID_State_machine_ErrorMode?z____:{SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2} -> exited!SID_State_machine_ErrorMode!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ErrorMode -> SKIP);
									State_State_machine_ErrorMode_aux(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1,TID_State_machine_ErrorMode_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode})!SID_State_machine_ErrorMode -> (
									exit!SID_State_machine_ErrorMode?z____:{SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2} -> exited!SID_State_machine_ErrorMode!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ErrorMode -> SKIP);
									State_State_machine_ErrorMode_aux(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1,TID_State_machine_ErrorMode_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode})!SID_State_machine_ErrorMode -> (
									exit!SID_State_machine_ErrorMode?z____:{SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2} -> exited!SID_State_machine_ErrorMode!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ErrorMode -> SKIP);
									State_State_machine_ErrorMode_aux(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1,TID_State_machine_ErrorMode_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode})!SID_State_machine_ErrorMode -> (
									exit!SID_State_machine_ErrorMode?z____:{SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2} -> exited!SID_State_machine_ErrorMode!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ErrorMode -> SKIP);
									State_State_machine_ErrorMode_aux(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1,TID_State_machine_ErrorMode_t2})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode})!SID_State_machine_ErrorMode -> (
									exit!SID_State_machine_ErrorMode?z____:{SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2} -> exited!SID_State_machine_ErrorMode!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ErrorMode -> SKIP);
									State_State_machine_ErrorMode_aux(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_t8,TID_State_machine_t3,TID_State_machine_t7,TID_State_machine_t11,TID_State_machine_t2,TID_State_machine_t4,TID_State_machine_t6,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1,TID_State_machine_ErrorMode_t2})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode})!SID_State_machine_ErrorMode -> (
									exit!SID_State_machine_ErrorMode?z____:{SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2} -> exited!SID_State_machine_ErrorMode!z____ -> 
											SKIP;
									SKIP;
									exited!y____!SID_State_machine_ErrorMode -> SKIP);
									State_State_machine_ErrorMode_aux(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_ErrorMode})!SID_State_machine_ErrorMode -> (State_State_machine_ErrorMode_aux_execute(id__,x____))
				
				CS_State_machine_ErrorMode_f0_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2},
					y____ <- {SID_State_machine_ErrorMode_f0}
				|}
				
				
				State_machine_ErrorMode_f0_triggers = {|
				|}
				
				State_State_machine_ErrorMode_f0(id__) = let
					State_State_machine_ErrorMode_f0_execute(id__,o____) = SKIP; 
						entered!o____!SID_State_machine_ErrorMode_f0 ->
						(SKIP; STOP /\ (
							internal__?x____:diff(ITIDS,{NULLTRANSITION__}) -> exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_f0})!SID_State_machine_ErrorMode_f0 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_f0 -> SKIP);
									State_State_machine_ErrorMode_f0(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_f0})!SID_State_machine_ErrorMode_f0 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_f0 -> SKIP);
									State_State_machine_ErrorMode_f0(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_f0})!SID_State_machine_ErrorMode_f0 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_f0 -> SKIP);
									State_State_machine_ErrorMode_f0(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_f0})!SID_State_machine_ErrorMode_f0 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_f0 -> SKIP);
									State_State_machine_ErrorMode_f0(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_f0})!SID_State_machine_ErrorMode_f0 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_f0 -> SKIP);
									State_State_machine_ErrorMode_f0(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_f0})!SID_State_machine_ErrorMode_f0 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_f0 -> SKIP);
									State_State_machine_ErrorMode_f0(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_f0})!SID_State_machine_ErrorMode_f0 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_f0 -> SKIP);
									State_State_machine_ErrorMode_f0(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_f0})!SID_State_machine_ErrorMode_f0 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_f0 -> SKIP);
									State_State_machine_ErrorMode_f0(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_f0})!SID_State_machine_ErrorMode_f0 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_f0 -> SKIP);
									State_State_machine_ErrorMode_f0(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_ErrorMode_f0})!SID_State_machine_ErrorMode_f0 -> (State_State_machine_ErrorMode_f0_execute(id__,x____))
				
				CS_State_machine_ErrorMode_s1_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2},
					y____ <- {SID_State_machine_ErrorMode_s1}
				|}
				
				
				State_machine_ErrorMode_s1_triggers = {|
					internal__.TID_State_machine_ErrorMode_t0,
					internal__.TID_State_machine_ErrorMode_t4,
					internal__.TID_State_machine_ErrorMode_t5,
					internal__.TID_State_machine_ErrorMode_t1
				|}
				
				State_State_machine_ErrorMode_s1(id__) = let
					T_State_machine_ErrorMode_t0(id__) = internal__!TID_State_machine_ErrorMode_t0 ->  exit.SID_State_machine_ErrorMode_s1.SID_State_machine_ErrorMode_s1 -> SKIP;
										SKIP;exited.SID_State_machine_ErrorMode_s1.SID_State_machine_ErrorMode_s1 -> SKIP;
										get_setPoint?setPoint -> true&(ext_setPoint.out!setPoint -> SKIP);enter!SID_State_machine_ErrorMode_s1!SID_State_machine_ErrorMode_s2 -> entered!SID_State_machine_ErrorMode_s1!SID_State_machine_ErrorMode_s2 ->
										State_State_machine_ErrorMode_s1(id__)
					State_State_machine_ErrorMode_s1_execute(id__,o____) = true & (set_setPoint!0 -> SKIP); 
						entered!o____!SID_State_machine_ErrorMode_s1 ->
						(SKIP; STOP /\ (
							T_State_machine_ErrorMode_t0(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1}) -> exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s1})!SID_State_machine_ErrorMode_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s1 -> SKIP);
									State_State_machine_ErrorMode_s1(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s1})!SID_State_machine_ErrorMode_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s1 -> SKIP);
									State_State_machine_ErrorMode_s1(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s1})!SID_State_machine_ErrorMode_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s1 -> SKIP);
									State_State_machine_ErrorMode_s1(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s1})!SID_State_machine_ErrorMode_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s1 -> SKIP);
									State_State_machine_ErrorMode_s1(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s1})!SID_State_machine_ErrorMode_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s1 -> SKIP);
									State_State_machine_ErrorMode_s1(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s1})!SID_State_machine_ErrorMode_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s1 -> SKIP);
									State_State_machine_ErrorMode_s1(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s1})!SID_State_machine_ErrorMode_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s1 -> SKIP);
									State_State_machine_ErrorMode_s1(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s1})!SID_State_machine_ErrorMode_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s1 -> SKIP);
									State_State_machine_ErrorMode_s1(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s1})!SID_State_machine_ErrorMode_s1 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s1 -> SKIP);
									State_State_machine_ErrorMode_s1(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_ErrorMode_s1})!SID_State_machine_ErrorMode_s1 -> (State_State_machine_ErrorMode_s1_execute(id__,x____))
				
				CS_State_machine_ErrorMode_s2_sync = {|
					enter.y____.x____, 
					entered.y____.x____, 
					exit.y____.x____, 
					exited.y____.x____,
					enter.x____.y____, 
					entered.x____.y____, 
					exit.x____.y____, 
					exited.x____.y____ |
					x____ <- {SID_State_machine_ErrorMode_f0,SID_State_machine_ErrorMode_s1,SID_State_machine_ErrorMode_s2},
					y____ <- {SID_State_machine_ErrorMode_s2}
				|}
				
				
				State_machine_ErrorMode_s2_triggers = {|
					internal__.TID_State_machine_ErrorMode_t4,
					internal__.TID_State_machine_ErrorMode_t5,
					internal__.TID_State_machine_ErrorMode_t0,
					internal__.TID_State_machine_ErrorMode_t1
				|}
				
				State_State_machine_ErrorMode_s2(id__) = let
					T_State_machine_ErrorMode_t4(id__) = internal__!TID_State_machine_ErrorMode_t4 ->  exit.SID_State_machine_ErrorMode_s2.SID_State_machine_ErrorMode_s2 -> SKIP;
										SKIP;exited.SID_State_machine_ErrorMode_s2.SID_State_machine_ErrorMode_s2 -> SKIP;
										get_ActualHV?ActualHV -> true&(int_ActualHV.out!ActualHV -> SKIP);J_State_machine_ErrorMode_j0(id__)
					J_State_machine_ErrorMode_j0(id__) = (
								(internal__!TID_State_machine_ErrorMode_t5 -> true & (set_errorAck!true -> SKIP);enter!SID_State_machine_ErrorMode_s2!SID_State_machine_ErrorMode_f0 -> entered!SID_State_machine_ErrorMode_s2!SID_State_machine_ErrorMode_f0 ->
								State_State_machine_ErrorMode_s2(id__)
								)[]
								(internal__!TID_State_machine_ErrorMode_t1 -> enter!SID_State_machine_ErrorMode_s2!SID_State_machine_ErrorMode_s1 -> entered!SID_State_machine_ErrorMode_s2!SID_State_machine_ErrorMode_s1 ->
								State_State_machine_ErrorMode_s2(id__)
								)
								)
					State_State_machine_ErrorMode_s2_execute(id__,o____) = true & (set_ActualHV!0 -> SKIP); 
						entered!o____!SID_State_machine_ErrorMode_s2 ->
						(SKIP; STOP /\ (
							T_State_machine_ErrorMode_t4(id__)
							[]
							internal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t1}) -> exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s2})!SID_State_machine_ErrorMode_s2 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s2 -> SKIP);
									State_State_machine_ErrorMode_s2(id__)
							[] currentState__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s2})!SID_State_machine_ErrorMode_s2 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s2 -> SKIP);
									State_State_machine_ErrorMode_s2(id__)
							[] ext_setPoint__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s2})!SID_State_machine_ErrorMode_s2 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s2 -> SKIP);
									State_State_machine_ErrorMode_s2(id__)
							[] ext_pow24VStatus__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s2})!SID_State_machine_ErrorMode_s2 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s2 -> SKIP);
									State_State_machine_ErrorMode_s2(id__)
							[] int_overLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s2})!SID_State_machine_ErrorMode_s2 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s2 -> SKIP);
									State_State_machine_ErrorMode_s2(id__)
							[] int_pwmSignal__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s2})!SID_State_machine_ErrorMode_s2 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s2 -> SKIP);
									State_State_machine_ErrorMode_s2(id__)
							[] int_underLimit__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s2})!SID_State_machine_ErrorMode_s2 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s2 -> SKIP);
									State_State_machine_ErrorMode_s2(id__)
							[] int_DisableHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t1})?d____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s2})!SID_State_machine_ErrorMode_s2 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s2 -> SKIP);
									State_State_machine_ErrorMode_s2(id__)
							[] int_ActualHV__?x____:diff(ITIDS,{NULLTRANSITION__,TID_State_machine_ErrorMode_t4,TID_State_machine_ErrorMode_t5,TID_State_machine_ErrorMode_t0,TID_State_machine_ErrorMode_t1})?d____?aux____ ->	exit?y____:diff(SIDS,{SID_State_machine_ErrorMode_s2})!SID_State_machine_ErrorMode_s2 -> (
									SKIP;
									exited!y____!SID_State_machine_ErrorMode_s2 -> SKIP);
									State_State_machine_ErrorMode_s2(id__)
						))
				within
					enter?x____:diff(SIDS,{SID_State_machine_ErrorMode_s2})!SID_State_machine_ErrorMode_s2 -> (State_State_machine_ErrorMode_s2_execute(id__,x____))
				
				
				I_State_machine_Init_i0(id__) = let
					T_State_machine_Init_t0(id__) = internal__!TID_State_machine_Init_t0 -> true&(ext_setPoint.in?setPoint -> set_setPoint!setPoint -> SKIP);enter!SID_State_machine_Init!SID_State_machine_Init_si0 -> entered!SID_State_machine_Init!SID_State_machine_Init_si0 ->
					SKIP
				within
					T_State_machine_Init_t0(id__)
				
				I_State_machine_Wait24Vpower_i0(id__) = let
					T_State_machine_Wait24Vpower_t0(id__) = internal__!TID_State_machine_Wait24Vpower_t0 -> true&(ext_setPoint.in?setPoint -> set_setPoint!setPoint -> SKIP);enter!SID_State_machine_Wait24Vpower!SID_State_machine_Wait24Vpower_si0 -> entered!SID_State_machine_Wait24Vpower!SID_State_machine_Wait24Vpower_si0 ->
					SKIP
				within
					T_State_machine_Wait24Vpower_t0(id__)
				
				I_State_machine_ClosedLoop_i0(id__) = let
					T_State_machine_ClosedLoop_t0(id__) = internal__!TID_State_machine_ClosedLoop_t0 -> enter!SID_State_machine_ClosedLoop!SID_State_machine_ClosedLoop_s4 -> entered!SID_State_machine_ClosedLoop!SID_State_machine_ClosedLoop_s4 ->
					SKIP
				within
					T_State_machine_ClosedLoop_t0(id__)
				
				I_State_machine_ClosedLoop_s2_i0(id__) = let
					T_State_machine_ClosedLoop_s2_t0(id__) = internal__!TID_State_machine_ClosedLoop_s2_t0 -> enter!SID_State_machine_ClosedLoop_s2!SID_State_machine_ClosedLoop_s2_s1 -> entered!SID_State_machine_ClosedLoop_s2!SID_State_machine_ClosedLoop_s2_s1 ->
					SKIP
				within
					T_State_machine_ClosedLoop_s2_t0(id__)
				
				I_State_machine_ErrorMode_i0(id__) = let
					T_State_machine_ErrorMode_t2(id__) = internal__!TID_State_machine_ErrorMode_t2 -> true & (set_errorAck!false -> SKIP);enter!SID_State_machine_ErrorMode!SID_State_machine_ErrorMode_s1 -> entered!SID_State_machine_ErrorMode!SID_State_machine_ErrorMode_s1 ->
					SKIP
				within
					T_State_machine_ErrorMode_t2(id__)
				
				I_State_machine_i0(id__) = let
					T_State_machine_t5(id__) = internal__!TID_State_machine_t5 -> enter!SID_State_machine!SID_State_machine_Ramping -> entered!SID_State_machine!SID_State_machine_Ramping ->
					SKIP
				within
					T_State_machine_t5(id__)
				
				
				State_State_machine_Ramping_R(id__) = 
					State_State_machine_Ramping(id__)
						[|diff(int_int,State_machine_Ramping_triggers)|]
					SKIP
						 		
				State_State_machine_Init_R(id__) = 
					State_State_machine_Init(id__)
						[|diff(int_int,State_machine_Init_triggers)|]
					SKIP
						 		
				State_State_machine_Wait24Vpower_R(id__) = 
					State_State_machine_Wait24Vpower(id__)
						[|diff(int_int,State_machine_Wait24Vpower_triggers)|]
					SKIP
						 		
				State_State_machine_ClosedLoop_R(id__) = 
					State_State_machine_ClosedLoop(id__)
						[|diff(int_int,State_machine_ClosedLoop_triggers)|]
					SKIP
						 		
				State_State_machine_ErrorMode_R(id__) = 
					State_State_machine_ErrorMode(id__)
						[|diff(int_int,State_machine_ErrorMode_triggers)|]
					SKIP
						 		
					
				STM(id__) = (
					I_State_machine_i0(id__)
						[|
							{|enter.x____.y____, entered.x____.y____, exit.x____.y____, exited.x____.y____ |
								x____ <- diff(SIDS,{SID_State_machine_Ramping,SID_State_machine_Init,SID_State_machine_Wait24Vpower,SID_State_machine_ClosedLoop,SID_State_machine_ErrorMode}),
								y____ <- {SID_State_machine_Ramping,SID_State_machine_Init,SID_State_machine_Wait24Vpower,SID_State_machine_ClosedLoop,SID_State_machine_ErrorMode}
						|}|]
					(
						State_State_machine_Ramping_R(id__)
							[|inter(CS_State_machine_Ramping_sync,union(union(union(CS_State_machine_Init_sync,CS_State_machine_Wait24Vpower_sync),CS_State_machine_ClosedLoop_sync),CS_State_machine_ErrorMode_sync))|]
						(
							State_State_machine_Init_R(id__)
								[|inter(CS_State_machine_Init_sync,union(union(CS_State_machine_Wait24Vpower_sync,CS_State_machine_ClosedLoop_sync),CS_State_machine_ErrorMode_sync))|]
							(
								State_State_machine_Wait24Vpower_R(id__)
									[|inter(CS_State_machine_Wait24Vpower_sync,union(CS_State_machine_ClosedLoop_sync,CS_State_machine_ErrorMode_sync))|]
								(
									State_State_machine_ClosedLoop_R(id__)
										[|inter(CS_State_machine_ClosedLoop_sync,CS_State_machine_ErrorMode_sync)|]
									State_State_machine_ErrorMode_R(id__)
								)
							)
						)
					)
				)
				
				-- optimized memory process
				channel getV_power: Power
				channel getV_setPoint: core_real
				channel getV_res: core_boolean
				channel getV_errorFlag: core_boolean
				channel getV_lim: core_boolean
				channel getV_supplyLim: core_boolean
				channel getV_ActualHV: core_real
				channel getV_errorAck: core_boolean
				channel getV_overLimit: core_real
				channel getV_underLimit: core_real
				
				-- individual memory processes
				Memory_power(x__) = ( 
					get_power!x__ -> Memory_power(x__)
					[]
					getV_power!x__ -> Memory_power(x__)
					[]
					set_power?x__ -> Memory_power(x__)
				)
				Memory_setPoint(x__) = ( 
					get_setPoint!x__ -> Memory_setPoint(x__)
					[]
					getV_setPoint!x__ -> Memory_setPoint(x__)
					[]
					set_setPoint?x__ -> Memory_setPoint(x__)
				)
				Memory_res(x__) = ( 
					get_res!x__ -> Memory_res(x__)
					[]
					getV_res!x__ -> Memory_res(x__)
					[]
					set_res?x__ -> Memory_res(x__)
				)
				Memory_errorFlag(x__) = ( 
					get_errorFlag!x__ -> Memory_errorFlag(x__)
					[]
					getV_errorFlag!x__ -> Memory_errorFlag(x__)
					[]
					set_errorFlag?x__ -> Memory_errorFlag(x__)
				)
				Memory_lim(x__) = ( 
					get_lim!x__ -> Memory_lim(x__)
					[]
					getV_lim!x__ -> Memory_lim(x__)
					[]
					set_lim?x__ -> Memory_lim(x__)
				)
				Memory_supplyLim(x__) = ( 
					get_supplyLim!x__ -> Memory_supplyLim(x__)
					[]
					getV_supplyLim!x__ -> Memory_supplyLim(x__)
					[]
					set_supplyLim?x__ -> Memory_supplyLim(x__)
				)
				Memory_ActualHV(x__) = ( 
					get_ActualHV!x__ -> Memory_ActualHV(x__)
					[]
					getV_ActualHV!x__ -> Memory_ActualHV(x__)
					[]
					set_ActualHV?x__ -> Memory_ActualHV(x__)
				)
				Memory_errorAck(x__) = ( 
					get_errorAck!x__ -> Memory_errorAck(x__)
					[]
					getV_errorAck!x__ -> Memory_errorAck(x__)
					[]
					set_errorAck?x__ -> Memory_errorAck(x__)
				)
				Memory_overLimit(x__) = ( 
					get_overLimit!x__ -> Memory_overLimit(x__)
					[]
					getV_overLimit!x__ -> Memory_overLimit(x__)
					[]
					set_overLimit?x__ -> Memory_overLimit(x__)
				)
				Memory_underLimit(x__) = ( 
					get_underLimit!x__ -> Memory_underLimit(x__)
					[]
					getV_underLimit!x__ -> Memory_underLimit(x__)
					[]
					set_underLimit?x__ -> Memory_underLimit(x__)
				)
				Memory_WC_TID_State_machine_ClosedLoop_t4_0(x__) = (
					getWC.WC_TID_State_machine_ClosedLoop_t4_0_ID!x__ -> Memory_WC_TID_State_machine_ClosedLoop_t4_0(x__)
					[]
					setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID?x__ -> Memory_WC_TID_State_machine_ClosedLoop_t4_0(x__)
				)
				Memory_WC_TID_State_machine_ClosedLoop_s2_t1_0(x__) = (
					getWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID!x__ -> Memory_WC_TID_State_machine_ClosedLoop_s2_t1_0(x__)
					[]
					setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID?x__ -> Memory_WC_TID_State_machine_ClosedLoop_s2_t1_0(x__)
				)
				Memory_WC_TID_State_machine_t0_0(x__) = (
					getWC.WC_TID_State_machine_t0_0_ID!x__ -> Memory_WC_TID_State_machine_t0_0(x__)
					[]
					setWC.WC_TID_State_machine_t0_0_ID?x__ -> Memory_WC_TID_State_machine_t0_0(x__)
				)
				
				-- processes that read variables and offer transitions
				MemoryTransitions(id__,
					 power,
					 setPoint,
					 res,
					 errorFlag,
					 lim,
					 supplyLim,
					 ActualHV,
					 errorAck,
					 overLimit,
					 underLimit,
					 WC_TID_State_machine_ClosedLoop_t4_0,
					 WC_TID_State_machine_ClosedLoop_s2_t1_0,
					 WC_TID_State_machine_t0_0) = (
					internal__!TID_State_machine_Init_t0 -> SKIP
					[]
					internal__!TID_State_machine_Wait24Vpower_t0 -> SKIP
					[]
					(((setPoint!=0) or (lim==true)))&internal__!TID_State_machine_Wait24Vpower_t1 -> SKIP
					[]
					internal__!TID_State_machine_ClosedLoop_s2_t0 -> SKIP
					[]
					(WC_TID_State_machine_ClosedLoop_s2_t1_0)&internal__!TID_State_machine_ClosedLoop_s2_t1 -> SKIP
					[]
					internal__!TID_State_machine_ClosedLoop_s2_t5 -> SKIP
					[]
					internal__!TID_State_machine_ClosedLoop_s2_t2 -> SKIP
					[]
					((lim==true))&internal__!TID_State_machine_ClosedLoop_t1 -> SKIP
					[]
					((lim==true))&internal__!TID_State_machine_ClosedLoop_t2 -> SKIP
					[]
					((lim==false))&internal__!TID_State_machine_ClosedLoop_t3 -> SKIP
					[]
					(((lim==false) and WC_TID_State_machine_ClosedLoop_t4_0))&internal__!TID_State_machine_ClosedLoop_t4 -> SKIP
					[]
					((lim==true))&internal__!TID_State_machine_ClosedLoop_t5 -> SKIP
					[]
					internal__!TID_State_machine_ClosedLoop_t0 -> SKIP
					[]
					internal__!TID_State_machine_ErrorMode_t0 -> SKIP
					[]
					internal__!TID_State_machine_ErrorMode_t2 -> SKIP
					[]
					internal__!TID_State_machine_ErrorMode_t4 -> SKIP
					[]
					(((setPoint==0) and (ActualHV==0)))&internal__!TID_State_machine_ErrorMode_t5 -> SKIP
					[]
					(((setPoint!=0) or (ActualHV!=0)))&internal__!TID_State_machine_ErrorMode_t1 -> SKIP
					[]
					(WC_TID_State_machine_t0_0)&internal__!TID_State_machine_t0 -> SKIP
					[]
					internal__!TID_State_machine_t1 -> SKIP
					[]
					((res==true))&internal__!TID_State_machine_t2 -> SKIP
					[]
					((((setPoint==0) and (lim==false)) and (res==false)))&internal__!TID_State_machine_t3 -> SKIP
					[]
					((res==true))&internal__!TID_State_machine_t4 -> SKIP
					[]
					internal__!TID_State_machine_t5 -> SKIP
					[]
					(errorAck)&internal__!TID_State_machine_t6 -> SKIP
					[]
					int_DisableHV__!TID_State_machine_t8.in -> SKIP
					[]
					int_DisableHV__!TID_State_machine_t11.in -> SKIP
					[]
					internal__!TID_State_machine_t7 -> SKIP
				
					[]
						set_power?x__ -> SKIP
					[]
					set_setPoint?x__ -> SKIP
					[]
					set_res?x__ -> SKIP
					[]
					set_errorFlag?x__ -> SKIP
					[]
					set_lim?x__ -> SKIP
					[]
					set_supplyLim?x__ -> SKIP
					[]
					set_ActualHV?x__ -> SKIP
					[]
					set_errorAck?x__ -> SKIP
					[]
					set_overLimit?x__ -> SKIP
					[]
					set_underLimit?x__ -> SKIP
				
					[]
						setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID?x__ -> SKIP
					[]
					setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID?x__ -> SKIP
					[]
					setWC.WC_TID_State_machine_t0_0_ID?x__ -> SKIP
				 	)
				MemoryTransitions_State_machine(id__) =
					(
					getV_power?power ->	
					getV_setPoint?setPoint ->	
					getV_res?res ->	
					getV_errorFlag?errorFlag ->	
					getV_lim?lim ->	
					getV_supplyLim?supplyLim ->	
					getV_ActualHV?ActualHV ->	
					getV_errorAck?errorAck ->	
					getV_overLimit?overLimit ->	
					getV_underLimit?underLimit ->	
					getWC.WC_TID_State_machine_ClosedLoop_t4_0_ID?WC_TID_State_machine_ClosedLoop_t4_0 ->	
					getWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID?WC_TID_State_machine_ClosedLoop_s2_t1_0 ->	
					getWC.WC_TID_State_machine_t0_0_ID?WC_TID_State_machine_t0_0 ->
					 MemoryTransitions(id__,
					 	 power,
					 	 setPoint,
					 	 res,
					 	 errorFlag,
					 	 lim,
					 	 supplyLim,
					 	 ActualHV,
					 	 errorAck,
					 	 overLimit,
					 	 underLimit,
					 	 WC_TID_State_machine_ClosedLoop_t4_0,
					 	 WC_TID_State_machine_ClosedLoop_s2_t1_0,
					 	 WC_TID_State_machine_t0_0);
					 MemoryTransitions_State_machine(id__)
					)
				
				-- synchronisation, hiding and process sets 
				MemoryVariablesProcesses_State_machine = Union(
					{
						{
							Memory_power(Power_On),
							Memory_setPoint(0),
							Memory_res(false),
							Memory_errorFlag(true),
							Memory_lim(false),
							Memory_supplyLim(false),
							Memory_ActualHV(0),
							Memory_errorAck(false),
							Memory_overLimit(0),
							Memory_underLimit(0),
							Memory_WC_TID_State_machine_ClosedLoop_t4_0(false),
							Memory_WC_TID_State_machine_ClosedLoop_s2_t1_0(false),
							Memory_WC_TID_State_machine_t0_0(false)
						}
					}
				)
				
				MemoryVariablesSyncSet = Union({
					{|
						set_ActualHV,
						setWC.WC_TID_State_machine_t0_0_ID,
						set_errorFlag,
						getWC.WC_TID_State_machine_ClosedLoop_t4_0_ID,
						getV_supplyLim,
						set_power,
						getV_errorFlag,
						set_res,
						getV_lim,
						getWC.WC_TID_State_machine_t0_0_ID,
						set_underLimit,
						getV_ActualHV,
						getV_power,
						set_overLimit,
						set_lim,
						getV_setPoint,
						getV_res,
						setWC,
						getWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID,
						set_errorAck,
						set_setPoint,
						getV_errorAck,
						setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID,
						set_supplyLim,
						getV_underLimit,
						setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID,
						getV_overLimit
					|}	
				})
				
				MemoryVariablesHideSet = Union({
					{|
						getV_power,
						getV_errorAck,
						getV_setPoint,
						getV_res,
						getV_lim,
						getV_supplyLim,
						getWC,
						getV_errorFlag,
						getV_underLimit,
						getV_ActualHV,
						getV_overLimit
					|}
				})
				
				-- combined individual memory processes
				MemoryVariables = ||| P : MemoryVariablesProcesses_State_machine @ P
				
				-- complete memory process
				MemoryN(id__) = (MemoryVariables [| MemoryVariablesSyncSet |] MemoryTransitions_State_machine(id__)) \ MemoryVariablesHideSet
				
				-- optimised memory
				-- Sets of named elements identified according to transition conditions:
				-- {}
				-- {res,lim,setPoint}
				-- {WC_TID_State_machine_t0_0}
				-- {WC_TID_State_machine_ClosedLoop_s2_t1_0}
				-- {ActualHV,setPoint}
				-- {errorAck}
				-- {WC_TID_State_machine_ClosedLoop_t4_0,lim}
				-- Summary of all identified named elements:
				-- {
				-- overLimit
				-- WC_TID_State_machine_t0_0
				-- WC_TID_State_machine_ClosedLoop_s2_t1_0
				-- setPoint
				-- res
				-- WC_TID_State_machine_ClosedLoop_t4_0
				-- errorFlag
				-- ActualHV
				-- underLimit
				-- lim
				-- power
				-- supplyLim
				-- errorAck
				-- }
				
				-- Allocation plan:
				-- 0:{}
				--	=> {
				--		TID_State_machine_t1,
				--		TID_State_machine_ErrorMode_t4,
				--		TID_State_machine_t7,
				--		TID_State_machine_ClosedLoop_s2_t2,
				--		TID_State_machine_ErrorMode_t2,
				--		TID_State_machine_Init_t0,
				--		TID_State_machine_t8,
				--		TID_State_machine_ClosedLoop_t0,
				--		TID_State_machine_ErrorMode_t0,
				--		TID_State_machine_Wait24Vpower_t0,
				--		TID_State_machine_ClosedLoop_s2_t5,
				--		TID_State_machine_ClosedLoop_s2_t0,
				--		TID_State_machine_t11,
				--		TID_State_machine_t5}
				-- 6:{res,lim,setPoint}
				--	=> {
				--		TID_State_machine_t3,
				--		TID_State_machine_t4,
				--		TID_State_machine_ClosedLoop_t5,
				--		TID_State_machine_ClosedLoop_t3,
				--		TID_State_machine_t2,
				--		TID_State_machine_ClosedLoop_t1,
				--		TID_State_machine_ClosedLoop_t2,
				--		TID_State_machine_Wait24Vpower_t1}
				-- 1:{WC_TID_State_machine_t0_0}
				--	=> {
				--		TID_State_machine_t0}
				-- 2:{WC_TID_State_machine_ClosedLoop_s2_t1_0}
				--	=> {
				--		TID_State_machine_ClosedLoop_s2_t1}
				-- 4:{ActualHV,setPoint}
				--	=> {
				--		TID_State_machine_ErrorMode_t1,
				--		TID_State_machine_ErrorMode_t5}
				-- 3:{errorAck}
				--	=> {
				--		TID_State_machine_t6}
				-- 5:{WC_TID_State_machine_ClosedLoop_t4_0,lim}
				--	=> {
				--		TID_State_machine_ClosedLoop_t4}
				
				-- Memory transition processes
				MemoryTransitions_opt_0(id__) =
				(
					let
						Update = Current(id__)
						Current(id__)
						 	   = 
						 	   internal__!TID_State_machine_t1 -> Update
						 	   []
						 	   internal__!TID_State_machine_ErrorMode_t4 -> Update
						 	   []
						 	   internal__!TID_State_machine_t7 -> Update
						 	   []
						 	   internal__!TID_State_machine_ClosedLoop_s2_t2 -> Update
						 	   []
						 	   internal__!TID_State_machine_ErrorMode_t2 -> Update
						 	   []
						 	   internal__!TID_State_machine_Init_t0 -> Update
						 	   []
						 	   int_DisableHV__!TID_State_machine_t8.in -> Update
						 	   []
						 	   internal__!TID_State_machine_ClosedLoop_t0 -> Update
						 	   []
						 	   internal__!TID_State_machine_ErrorMode_t0 -> Update
						 	   []
						 	   internal__!TID_State_machine_Wait24Vpower_t0 -> Update
						 	   []
						 	   internal__!TID_State_machine_ClosedLoop_s2_t5 -> Update
						 	   []
						 	   internal__!TID_State_machine_ClosedLoop_s2_t0 -> Update
						 	   []
						 	   int_DisableHV__!TID_State_machine_t11.in -> Update
						 	   []
						 	   internal__!TID_State_machine_t5 -> Update
					within
						Update
				)
				MemoryTransitions_opt_6(id__) =
				(
					let
						Update = 
						get_res?res ->
						get_lim?lim ->
						get_setPoint?setPoint ->
						Current(id__,
							 res,
							 lim,
							 setPoint)
						Current(id__,
							 res,
							 lim,
							 setPoint)
						 	   = 
						 	   ((((setPoint==0) and (lim==false)) and (res==false)))&(internal__!TID_State_machine_t3 -> Update)
						 	   []
						 	   ((res==true))&(internal__!TID_State_machine_t4 -> Update)
						 	   []
						 	   ((lim==true))&(internal__!TID_State_machine_ClosedLoop_t5 -> Update)
						 	   []
						 	   ((lim==false))&(internal__!TID_State_machine_ClosedLoop_t3 -> Update)
						 	   []
						 	   ((res==true))&(internal__!TID_State_machine_t2 -> Update)
						 	   []
						 	   ((lim==true))&(internal__!TID_State_machine_ClosedLoop_t1 -> Update)
						 	   []
						 	   ((lim==true))&(internal__!TID_State_machine_ClosedLoop_t2 -> Update)
						 	   []
						 	   (((setPoint!=0) or (lim==true)))&(internal__!TID_State_machine_Wait24Vpower_t1 -> Update)
						 	   	 
						 	   	 []
						 	   	 set_res?x__ -> Update
						 	   	 []
						 	   	 
						 	   	 set_lim?x__ -> Update
						 	   	 []
						 	   	 
						 	   	 set_setPoint?x__ -> Update
					within
						Update
				)
				MemoryTransitions_opt_1(id__) =
				(
					let
						Update = 
						getWC.WC_TID_State_machine_t0_0_ID?WC_TID_State_machine_t0_0 ->
						Current(id__,
							 WC_TID_State_machine_t0_0)
						Current(id__,
							 WC_TID_State_machine_t0_0)
						 	   = 
						 	   (WC_TID_State_machine_t0_0)&(internal__!TID_State_machine_t0 -> Update)
						 	   	 
						 	   	 []
						 	   	 setWC.WC_TID_State_machine_t0_0_ID?x__ -> Update
					within
						Update
				)
				MemoryTransitions_opt_2(id__) =
				(
					let
						Update = 
						getWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID?WC_TID_State_machine_ClosedLoop_s2_t1_0 ->
						Current(id__,
							 WC_TID_State_machine_ClosedLoop_s2_t1_0)
						Current(id__,
							 WC_TID_State_machine_ClosedLoop_s2_t1_0)
						 	   = 
						 	   (WC_TID_State_machine_ClosedLoop_s2_t1_0)&(internal__!TID_State_machine_ClosedLoop_s2_t1 -> Update)
						 	   	 
						 	   	 []
						 	   	 setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID?x__ -> Update
					within
						Update
				)
				MemoryTransitions_opt_4(id__) =
				(
					let
						Update = 
						get_ActualHV?ActualHV ->
						get_setPoint?setPoint ->
						Current(id__,
							 ActualHV,
							 setPoint)
						Current(id__,
							 ActualHV,
							 setPoint)
						 	   = 
						 	   (((setPoint!=0) or (ActualHV!=0)))&(internal__!TID_State_machine_ErrorMode_t1 -> Update)
						 	   []
						 	   (((setPoint==0) and (ActualHV==0)))&(internal__!TID_State_machine_ErrorMode_t5 -> Update)
						 	   	 
						 	   	 []
						 	   	 set_ActualHV?x__ -> Update
						 	   	 []
						 	   	 
						 	   	 set_setPoint?x__ -> Update
					within
						Update
				)
				MemoryTransitions_opt_3(id__) =
				(
					let
						Update = 
						get_errorAck?errorAck ->
						Current(id__,
							 errorAck)
						Current(id__,
							 errorAck)
						 	   = 
						 	   (errorAck)&(internal__!TID_State_machine_t6 -> Update)
						 	   	 
						 	   	 []
						 	   	 set_errorAck?x__ -> Update
					within
						Update
				)
				MemoryTransitions_opt_5(id__) =
				(
					let
						Update = 
						getWC.WC_TID_State_machine_ClosedLoop_t4_0_ID?WC_TID_State_machine_ClosedLoop_t4_0 ->
						get_lim?lim ->
						Current(id__,
							 WC_TID_State_machine_ClosedLoop_t4_0,
							 lim)
						Current(id__,
							 WC_TID_State_machine_ClosedLoop_t4_0,
							 lim)
						 	   = 
						 	   (((lim==false) and WC_TID_State_machine_ClosedLoop_t4_0))&(internal__!TID_State_machine_ClosedLoop_t4 -> Update)
						 	   	 
						 	   	 []
						 	   	 setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID?x__ -> Update
						 	   	 []
						 	   	 
						 	   	 set_lim?x__ -> Update
					within
						Update
				)
				
				-- Memory cell processes
				Memory_opt_overLimit(x__) = ( 
					get_overLimit!x__ -> Memory_opt_overLimit(x__)
					[]
					set_overLimit?x__ -> Memory_opt_overLimit(x__)
				)
				Memory_opt_WC_TID_State_machine_t0_0(x__) = ( 
					getWC.WC_TID_State_machine_t0_0_ID!x__ -> Memory_opt_WC_TID_State_machine_t0_0(x__)
					[]
					setWC.WC_TID_State_machine_t0_0_ID?x__ -> Memory_opt_WC_TID_State_machine_t0_0(x__)
				)
				Memory_opt_WC_TID_State_machine_ClosedLoop_s2_t1_0(x__) = ( 
					getWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID!x__ -> Memory_opt_WC_TID_State_machine_ClosedLoop_s2_t1_0(x__)
					[]
					setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID?x__ -> Memory_opt_WC_TID_State_machine_ClosedLoop_s2_t1_0(x__)
				)
				Memory_opt_setPoint(x__) = ( 
					get_setPoint!x__ -> Memory_opt_setPoint(x__)
					[]
					set_setPoint?x__ -> Memory_opt_setPoint(x__)
				)
				Memory_opt_res(x__) = ( 
					get_res!x__ -> Memory_opt_res(x__)
					[]
					set_res?x__ -> Memory_opt_res(x__)
				)
				Memory_opt_WC_TID_State_machine_ClosedLoop_t4_0(x__) = ( 
					getWC.WC_TID_State_machine_ClosedLoop_t4_0_ID!x__ -> Memory_opt_WC_TID_State_machine_ClosedLoop_t4_0(x__)
					[]
					setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID?x__ -> Memory_opt_WC_TID_State_machine_ClosedLoop_t4_0(x__)
				)
				Memory_opt_errorFlag(x__) = ( 
					get_errorFlag!x__ -> Memory_opt_errorFlag(x__)
					[]
					set_errorFlag?x__ -> Memory_opt_errorFlag(x__)
				)
				Memory_opt_ActualHV(x__) = ( 
					get_ActualHV!x__ -> Memory_opt_ActualHV(x__)
					[]
					set_ActualHV?x__ -> Memory_opt_ActualHV(x__)
				)
				Memory_opt_underLimit(x__) = ( 
					get_underLimit!x__ -> Memory_opt_underLimit(x__)
					[]
					set_underLimit?x__ -> Memory_opt_underLimit(x__)
				)
				Memory_opt_lim(x__) = ( 
					get_lim!x__ -> Memory_opt_lim(x__)
					[]
					set_lim?x__ -> Memory_opt_lim(x__)
				)
				Memory_opt_power(x__) = ( 
					get_power!x__ -> Memory_opt_power(x__)
					[]
					set_power?x__ -> Memory_opt_power(x__)
				)
				Memory_opt_supplyLim(x__) = ( 
					get_supplyLim!x__ -> Memory_opt_supplyLim(x__)
					[]
					set_supplyLim?x__ -> Memory_opt_supplyLim(x__)
				)
				Memory_opt_errorAck(x__) = ( 
					get_errorAck!x__ -> Memory_opt_errorAck(x__)
					[]
					set_errorAck?x__ -> Memory_opt_errorAck(x__)
				)
				
				-- Composition of memory, StateMachine and Memory transition processes
				
				MemorySTM_opt(id__) =
					dbisim(
					  sbisim(Memory_opt_res(false)
					      	[| {|set_res,get_res|} |] 
					      	dbisim(
					      	  sbisim(Memory_opt_lim(false)
					      	      	[| {|set_lim,get_lim|} |] 
					      	      	dbisim(
					      	      	  sbisim(Memory_opt_setPoint(0)
					      	      	      	[| {|set_setPoint,get_setPoint|} |] 
					      	      	      	sbisim(	
					      	      	      	  dbisim(
					      	      	      	    sbisim(dbisim(
					      	      	      	      sbisim(Memory_opt_WC_TID_State_machine_t0_0(false)
					      	      	      	          	[| {|setWC.WC_TID_State_machine_t0_0_ID,getWC.WC_TID_State_machine_t0_0_ID|} |] 
					      	      	      	          	sbisim(	
					      	      	      	          	  dbisim(
					      	      	      	          	    sbisim(dbisim(
					      	      	      	          	      sbisim(Memory_opt_WC_TID_State_machine_ClosedLoop_s2_t1_0(false)
					      	      	      	          	          	[| {|setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID,getWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID|} |] 
					      	      	      	          	          	sbisim(	
					      	      	      	          	          	  dbisim(
					      	      	      	          	          	    sbisim(dbisim(
					      	      	      	          	          	      sbisim(Memory_opt_ActualHV(0)
					      	      	      	          	          	          	[| {|set_ActualHV,get_ActualHV|} |] 
					      	      	      	          	          	          	sbisim(	
					      	      	      	          	          	          	  dbisim(
					      	      	      	          	          	          	    sbisim(dbisim(
					      	      	      	          	          	          	      sbisim(Memory_opt_errorAck(false)
					      	      	      	          	          	          	          	[| {|set_errorAck,get_errorAck|} |] 
					      	      	      	          	          	          	          	sbisim(	
					      	      	      	          	          	          	          	  dbisim(
					      	      	      	          	          	          	          	    sbisim(dbisim(
					      	      	      	          	          	          	          	      sbisim(Memory_opt_WC_TID_State_machine_ClosedLoop_t4_0(false)
					      	      	      	          	          	          	          	          	[| {|getWC.WC_TID_State_machine_ClosedLoop_t4_0_ID,setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID|} |] 
					      	      	      	          	          	          	          	          	sbisim(	
					      	      	      	          	          	          	          	          	  dbisim(
					      	      	      	          	          	          	          	          	    sbisim(sbisim(	
					      	      	      	          	          	          	          	          	      dbisim(
					      	      	      	          	          	          	          	          	        sbisim(dbisim(sbisim(Memory_opt_overLimit(0)
					      	      	      	          	          	          	          	          	              	[| {|set_overLimit,get_overLimit|} |] 
					      	      	      	          	          	          	          	          	              	dbisim(sbisim(Memory_opt_errorFlag(true)
					      	      	      	          	          	          	          	          	              	      	[| {|set_errorFlag,get_errorFlag|} |] 
					      	      	      	          	          	          	          	          	              	      	dbisim(sbisim(Memory_opt_underLimit(0)
					      	      	      	          	          	          	          	          	              	      	      	[| {|get_underLimit,set_underLimit|} |] 
					      	      	      	          	          	          	          	          	              	      	      	dbisim(sbisim(Memory_opt_power(Power_On)
					      	      	      	          	          	          	          	          	              	      	      	      	[| {|get_power,set_power|} |] 
					      	      	      	          	          	          	          	          	              	      	      	      	dbisim(sbisim(Memory_opt_supplyLim(false)
					      	      	      	          	          	          	          	          	              	      	      	      	      	[| {|get_supplyLim,set_supplyLim|} |] 
					      	      	      	          	          	          	          	          	              	      	      	      	      	STM_core(id__)
					      	      	      	          	          	          	          	          	              	      	      	      	      	)\ {|get_supplyLim,set_supplyLim|}
					      	      	      	          	          	          	          	          	              	      	      	      	      )
					      	      	      	          	          	          	          	          	              	      	      	      	)\ {|get_power,set_power|}
					      	      	      	          	          	          	          	          	              	      	      	      )
					      	      	      	          	          	          	          	          	              	      	      	)\ {|get_underLimit,set_underLimit|}
					      	      	      	          	          	          	          	          	              	      	      )
					      	      	      	          	          	          	          	          	              	      	)\ {|set_errorFlag,get_errorFlag|}
					      	      	      	          	          	          	          	          	              	      )
					      	      	      	          	          	          	          	          	              	)\ {|set_overLimit,get_overLimit|}
					      	      	      	          	          	          	          	          	              )
					      	      	      	          	          	          	          	          	          	  [| {|int_DisableHV__.TID_State_machine_t8,internal__.TID_State_machine_Init_t0,internal__.TID_State_machine_ClosedLoop_t0,internal__.TID_State_machine_ErrorMode_t0,internal__.TID_State_machine_Wait24Vpower_t0,internal__.TID_State_machine_ClosedLoop_s2_t5,int_DisableHV__.TID_State_machine_t11,internal__.TID_State_machine_t1,internal__.TID_State_machine_ErrorMode_t4,internal__.TID_State_machine_ClosedLoop_s2_t0,internal__.TID_State_machine_t7,internal__.TID_State_machine_ClosedLoop_s2_t2,internal__.TID_State_machine_ErrorMode_t2,internal__.TID_State_machine_t5|} |]
					      	      	      	          	          	          	          	          	          	  MemoryTransitions_opt_0(id__)
					      	      	      	          	          	          	          	          	          	  )\{|internal__.TID_State_machine_ClosedLoop_t0,internal__.TID_State_machine_ClosedLoop_s2_t0,internal__.TID_State_machine_t5|})
					      	      	      	          	          	          	          	          	          )
					      	      	      	          	          	          	          	          	      	  [| {|set_lim,setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID,internal__.TID_State_machine_ClosedLoop_t4|} |]
					      	      	      	          	          	          	          	          	      	  MemoryTransitions_opt_5(id__)
					      	      	      	          	          	          	          	          	      	  )\{||})
					      	      	      	          	          	          	          	          	      )
					      	      	      	          	          	          	          	          	) \ {|getWC.WC_TID_State_machine_ClosedLoop_t4_0_ID,setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID|}
					      	      	      	          	          	          	          	          )
					      	      	      	          	          	          	          	      	  [| {|set_errorAck,internal__.TID_State_machine_t6|} |]
					      	      	      	          	          	          	          	      	  MemoryTransitions_opt_3(id__)
					      	      	      	          	          	          	          	      	  )\{||})
					      	      	      	          	          	          	          	      )
					      	      	      	          	          	          	          	) \ {|set_errorAck,get_errorAck|}
					      	      	      	          	          	          	          )
					      	      	      	          	          	          	      	  [| {|set_ActualHV,set_setPoint,internal__.TID_State_machine_ErrorMode_t1,internal__.TID_State_machine_ErrorMode_t5|} |]
					      	      	      	          	          	          	      	  MemoryTransitions_opt_4(id__)
					      	      	      	          	          	          	      	  )\{||})
					      	      	      	          	          	          	      )
					      	      	      	          	          	          	) \ {|set_ActualHV,get_ActualHV|}
					      	      	      	          	          	          )
					      	      	      	          	          	      	  [| {|internal__.TID_State_machine_ClosedLoop_s2_t1,setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID|} |]
					      	      	      	          	          	      	  MemoryTransitions_opt_2(id__)
					      	      	      	          	          	      	  )\{||})
					      	      	      	          	          	      )
					      	      	      	          	          	) \ {|setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID,getWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID|}
					      	      	      	          	          )
					      	      	      	          	      	  [| {|internal__.TID_State_machine_t0,setWC.WC_TID_State_machine_t0_0_ID|} |]
					      	      	      	          	      	  MemoryTransitions_opt_1(id__)
					      	      	      	          	      	  )\{||})
					      	      	      	          	      )
					      	      	      	          	) \ {|setWC.WC_TID_State_machine_t0_0_ID,getWC.WC_TID_State_machine_t0_0_ID|}
					      	      	      	          )
					      	      	      	      	  [| {|internal__.TID_State_machine_ClosedLoop_t2,internal__.TID_State_machine_ClosedLoop_t3,internal__.TID_State_machine_ClosedLoop_t1,internal__.TID_State_machine_t4,set_setPoint,internal__.TID_State_machine_t3,internal__.TID_State_machine_Wait24Vpower_t1,set_res,set_lim,internal__.TID_State_machine_t2,internal__.TID_State_machine_ClosedLoop_t5|} |]
					      	      	      	      	  MemoryTransitions_opt_6(id__)
					      	      	      	      	  )\{||})
					      	      	      	      )
					      	      	      	) \ {|set_setPoint,get_setPoint|}
					      	      	      )
					      	      	) \ {|set_lim,get_lim|}
					      	      )
					      	) \ {|set_res,get_res|}
					      )
				
				-- main process
				
				MachineMemorySyncSet = Union({
					union(
						union(
							{|get_power,set_power,
							get_setPoint,set_setPoint,
							get_res,set_res,
							get_errorFlag,set_errorFlag,
							get_lim,set_lim,
							get_supplyLim,set_supplyLim,
							get_ActualHV,set_ActualHV,
							get_errorAck,set_errorAck,
							get_overLimit,set_overLimit,
							get_underLimit,set_underLimit|},
							{||}
						)
							
						,
						{|internal__.TID_State_machine_Init_t0,
						internal__.TID_State_machine_Wait24Vpower_t0,
						internal__.TID_State_machine_Wait24Vpower_t1,
						internal__.TID_State_machine_ClosedLoop_s2_t0,
						internal__.TID_State_machine_ClosedLoop_s2_t1,
						internal__.TID_State_machine_ClosedLoop_s2_t5,
						internal__.TID_State_machine_ClosedLoop_s2_t2,
						internal__.TID_State_machine_ClosedLoop_t1,
						internal__.TID_State_machine_ClosedLoop_t2,
						internal__.TID_State_machine_ClosedLoop_t3,
						internal__.TID_State_machine_ClosedLoop_t4,
						internal__.TID_State_machine_ClosedLoop_t5,
						internal__.TID_State_machine_ClosedLoop_t0,
						internal__.TID_State_machine_ErrorMode_t0,
						internal__.TID_State_machine_ErrorMode_t2,
						internal__.TID_State_machine_ErrorMode_t4,
						internal__.TID_State_machine_ErrorMode_t5,
						internal__.TID_State_machine_ErrorMode_t1,
						internal__.TID_State_machine_t0,
						internal__.TID_State_machine_t1,
						internal__.TID_State_machine_t2,
						internal__.TID_State_machine_t3,
						internal__.TID_State_machine_t4,
						internal__.TID_State_machine_t5,
						internal__.TID_State_machine_t6,
						int_DisableHV__.TID_State_machine_t8,
						int_DisableHV__.TID_State_machine_t11,
						internal__.TID_State_machine_t7|}
					),
					{|deadline|},
					WCresets
				})
				
				MachineMemoryHidingSet = Union({
					union(
						{|get_power,set_power,
						get_setPoint,set_setPoint,
						get_res,set_res,
						get_errorFlag,set_errorFlag,
						get_lim,set_lim,
						get_supplyLim,set_supplyLim,
						get_ActualHV,set_ActualHV,
						get_errorAck,set_errorAck,
						get_overLimit,set_overLimit,
						get_underLimit,set_underLimit|},
						{||}
					)
					,
					{|deadline|}
				})
				
				MachineInternalEvents = {|
					internal__
				|}
			
				-- main process
				AUX(id__) = prioritise((((
					wbisim(STM(id__))
						[|MachineMemorySyncSet|]
					(
						(MemoryN(id__))
							[| union(WCsets,WCsync) |]
						Clocks(id__)
					)\WCsets
				)
				[[
					currentState__.x____ <- currentState,
					ext_setPoint__.x____ <- ext_setPoint,
					ext_pow24VStatus__.x____ <- ext_pow24VStatus,
					int_overLimit__.x____ <- int_overLimit,
					int_pwmSignal__.x____ <- int_pwmSignal,
					int_underLimit__.x____ <- int_underLimit,
					int_DisableHV__.x____ <- int_DisableHV,
					int_ActualHV__.x____ <- int_ActualHV
					| x____ <- TIDS
				]]
				\MachineMemoryHidingSet)
				[|{|terminate|}|>SKIP\MachineInternalEvents)
				,<Union({internal_events, ClockResets, {|terminate|}}),{tock}>)
				
				STM_core(id__) = 
					dbisim(
						sbisim(
								(STM(id__)
								[| union(WCsync,WCresets) |]
								Clocks(id__))\WCresets
							  )
						  )
				
				AUX_opt(id__) = 
					prioritise(
						(MemorySTM_opt(id__)
						)[[
							currentState__.x____ <- currentState,
							ext_setPoint__.x____ <- ext_setPoint,
							ext_pow24VStatus__.x____ <- ext_pow24VStatus,
							int_overLimit__.x____ <- int_overLimit,
							int_pwmSignal__.x____ <- int_pwmSignal,
							int_underLimit__.x____ <- int_underLimit,
							int_DisableHV__.x____ <- int_DisableHV,
							int_ActualHV__.x____ <- int_ActualHV
							| x____ <- TIDS
						]]
					[|{|terminate|}|>SKIP\MachineInternalEvents
					,<Union({internal_events, ClockResets, {|terminate|}}),{tock}>)
				
				internal_(id__) = prioritise((((
					wbisim(STM(id__))
						[|MachineMemorySyncSet|]
					((MemoryN(id__)) [| union(WCsets,WCsync) |] Clocks(id__))\WCsets
				)
				\MachineMemoryHidingSet)
				[|{|terminate|}|>SKIP)
				,<Union({internal_events, ClockResets, {|internal__,terminate|}}),{tock}>)		
				-- declare clocks
				datatype ClockSet = dummyC | CLID_Cl1
				channel clockReset : ClockSet
							
				
				-- declare trigger deadlines channel
				channel deadline : TIDS.deadlineSignal
				
				-- compile clocks process
				
				-- set of strings that uniquely identify the waiting conditions, each of which is 
				-- used to synchronise with the Memory process to set the correspoding variable in
				-- the memory process.
				datatype setWC_identifierSet = dummyWC
				                             | WC_TID_State_machine_ClosedLoop_t4_0_ID
				                             | WC_TID_State_machine_t0_0_ID
				                             | WC_TID_State_machine_ClosedLoop_s2_t1_0_ID
				
				-- declaring getWC and setWC channel for updating memory variables related to clocks
				channel setWC : setWC_identifierSet.Bool
				channel getWC : setWC_identifierSet.Bool
				
				-- Set of pairs capturing waiting condition processes and their alphabet.
				-- It includes the corresponding set of the defined operations.
				WCset(id__) = Union({
					{
					({|setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID,internal__.TID_State_machine_ClosedLoop_t4,entered.x.SID_State_machine_ClosedLoop_s3 | x <- SIDS|},P_WC_TID_State_machine_ClosedLoop_t4_0(id__)),
					
					({|entered.x.SID_State_machine_ClosedLoop_s2_s0,internal__.TID_State_machine_ClosedLoop_s2_t1,setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID | x <- SIDS|},P_WC_TID_State_machine_ClosedLoop_s2_t1_0(id__)),
					
					({|internal__.TID_State_machine_t0,setWC.WC_TID_State_machine_t0_0_ID,entered.x.SID_State_machine_Ramping | x <- SIDS|},P_WC_TID_State_machine_t0_0(id__))
					}
					})
				
				-- Auxiliary function to rename the channel set for required clocks.
				
				-- Set of transition events for which synchronisation is required between Clocks and the Memory process.
				-- It includes the corresponding set of the defined operations.
				WCsync = Union({
					{|internal__.TID_State_machine_t0,
					internal__.TID_State_machine_ClosedLoop_s2_t1,
					internal__.TID_State_machine_ClosedLoop_t4|}
					})
				-- Set of all clock resets, including 'clockReset.C' events and 'entered.x.y' events where x is drawn
				-- from the set of all state machine state identifiers. It includes the corresponding set of the defined operations.
				WCresets = Union({
					{|entered.x.SID_State_machine_ClosedLoop_s2_s0,
					entered.x.SID_State_machine_ClosedLoop_s3,
					entered.x.SID_State_machine_Ramping | x <- SIDS |}
					})
				-- Set of all waiting condition set events. It includes the corresponding set of the defined operations.
				WCsets = Union({
					{|setWC|}
					})
				
				P_WC_TID_State_machine_ClosedLoop_t4_0_reset(id__) = entered?x.SID_State_machine_ClosedLoop_s3 -> setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID.false -> P_WC_TID_State_machine_ClosedLoop_t4_0_monitor(id__)
				
				P_WC_TID_State_machine_ClosedLoop_t4_0_monitor(id__) = (TimedInterrupt(RUN({|tock,internal__.TID_State_machine_ClosedLoop_t4|}),0+1) ; setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID.true -> RUN({|tock,internal__.TID_State_machine_ClosedLoop_t4|})) /\ P_WC_TID_State_machine_ClosedLoop_t4_0_reset(id__)
				
				P_WC_TID_State_machine_ClosedLoop_s2_t1_0_reset(id__) = entered?x.SID_State_machine_ClosedLoop_s2_s0 -> setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID.false -> P_WC_TID_State_machine_ClosedLoop_s2_t1_0_monitor(id__)
				
				P_WC_TID_State_machine_ClosedLoop_s2_t1_0_monitor(id__) = (TimedInterrupt(RUN({|tock,internal__.TID_State_machine_ClosedLoop_s2_t1|}),0+1) ; setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID.true -> RUN({|tock,internal__.TID_State_machine_ClosedLoop_s2_t1|})) /\ P_WC_TID_State_machine_ClosedLoop_s2_t1_0_reset(id__)
				
				P_WC_TID_State_machine_t0_0_reset(id__) = entered?x.SID_State_machine_Ramping -> setWC.WC_TID_State_machine_t0_0_ID.false -> P_WC_TID_State_machine_t0_0_monitor(id__)
				
				P_WC_TID_State_machine_t0_0_monitor(id__) = (TimedInterrupt(RUN({|internal__.TID_State_machine_t0,tock|}),1) ; setWC.WC_TID_State_machine_t0_0_ID.true -> RUN({|internal__.TID_State_machine_t0,tock|})) /\ P_WC_TID_State_machine_t0_0_reset(id__)
				
				P_WC_TID_State_machine_ClosedLoop_t4_0(id__) = setWC.WC_TID_State_machine_ClosedLoop_t4_0_ID.false -> P_WC_TID_State_machine_ClosedLoop_t4_0_monitor(id__)
				
				P_WC_TID_State_machine_ClosedLoop_s2_t1_0(id__) = setWC.WC_TID_State_machine_ClosedLoop_s2_t1_0_ID.false -> P_WC_TID_State_machine_ClosedLoop_s2_t1_0_monitor(id__)
				
				P_WC_TID_State_machine_t0_0(id__) = setWC.WC_TID_State_machine_t0_0_ID.false -> P_WC_TID_State_machine_t0_0_monitor(id__)
				
				-- Clocks process
				Clocks(id__) = || (alpha, P) : WCset(id__) @ [alpha] wbisim(P)

				-- collects all clockResets including those of operations
				ClockResets = Union({
					{|clockReset|}
									})
				
				-- With no internal events visible
				Dunopt__(id__) = timed_priority(AUX(id__) \ union(internal_events,ClockResets))
				
				D__(id__) = timed_priority(AUX_opt(id__) \ union(internal_events,ClockResets))
				
				O__(id__) = D__(id__)
				
				-- With enter/entered/exit/exited events visible
				FVS__(id__) = timed_priority(AUX(id__) \ ClockResets)
				
				-- With enterV/enteredV/exitV/exitedV events visible
				VS__(id__) = ShowV(timed_priority(AUX(id__) \ ClockResets))
				
				-- With clock resets visible
				FVS_C__(id__) = AUX(id__)
			}
		endmodule
