
module v_ram(clka,wea,addra,dina,clkb,addrb,doutb);

  input  clka;
  input  wea;
  input  [16:0] addra;
  input  [11:0] dina;
  input  clkb;
  input  [16:0] addrb;
  output [11:0] doutb;


endmodule

