#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fda2dd6290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fda2dd6420 .scope module, "Procesador" "Procesador" 3 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
L_000001fda2e40c30 .functor BUFZ 32, L_000001fda2e40ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fda2e40df0 .functor BUFZ 32, v000001fda2e38e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fda2f40f70_0 .net "A", 31 0, v000001fda2f3ef60_0;  1 drivers
v000001fda2f41330_0 .net "ALUASrc", 0 0, v000001fda2f3f780_0;  1 drivers
v000001fda2f40cf0_0 .net "ALUBSrc", 0 0, v000001fda2f3fdc0_0;  1 drivers
v000001fda2f401b0_0 .net "ALUOp", 3 0, v000001fda2f3f000_0;  1 drivers
v000001fda2f40a70_0 .net "ALURes", 31 0, v000001fda2e38e40_0;  1 drivers
v000001fda2f40750_0 .net "Address", 31 0, v000001fda2f3f8c0_0;  1 drivers
v000001fda2f40d90_0 .net "Addresss", 31 0, L_000001fda2e40df0;  1 drivers
v000001fda2f402f0_0 .net "B", 31 0, v000001fda2f3f280_0;  1 drivers
v000001fda2f40bb0_0 .net "BrOp", 4 0, v000001fda2f3ec40_0;  1 drivers
o000001fda2e4d3b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001fda2f407f0_0 .net "CLK", 0 0, o000001fda2e4d3b8;  0 drivers
v000001fda2f40b10_0 .net "DMCtrl", 2 0, v000001fda2f3e380_0;  1 drivers
v000001fda2f41010_0 .net "DMWr", 0 0, v000001fda2f3e6a0_0;  1 drivers
v000001fda2f418d0_0 .net "DataRd", 31 0, v000001fda2f3f640_0;  1 drivers
v000001fda2f410b0_0 .net "DataWr", 31 0, L_000001fda2e40c30;  1 drivers
v000001fda2f40c50_0 .net "Datawr", 31 0, v000001fda2f3ea60_0;  1 drivers
v000001fda2f40390_0 .net "Funct3", 2 0, L_000001fda2f41d30;  1 drivers
v000001fda2f40430_0 .net "Funct7", 6 0, L_000001fda2f41dd0;  1 drivers
v000001fda2f40e30_0 .net "ImmExt", 31 0, v000001fda2f3e880_0;  1 drivers
v000001fda2f411f0_0 .net "ImmSrc", 2 0, v000001fda2f3e4c0_0;  1 drivers
v000001fda2f41510_0 .net "Inst", 24 0, L_000001fda2f43950;  1 drivers
v000001fda2f41150_0 .net "Instruction", 31 0, v000001fda2f3ed80_0;  1 drivers
v000001fda2f41f10_0 .net "NextPCSrc", 0 0, v000001fda2e38300_0;  1 drivers
v000001fda2f40250_0 .net "Opcode", 6 0, L_000001fda2f41b50;  1 drivers
v000001fda2f41470_0 .net "RUDataWrSrc", 1 0, v000001fda2f3fbe0_0;  1 drivers
v000001fda2f41290_0 .net "RUWr", 0 0, v000001fda2f3e1a0_0;  1 drivers
v000001fda2f41650_0 .net "RUrs1", 31 0, L_000001fda2e41020;  1 drivers
v000001fda2f416f0_0 .net "RUrs2", 31 0, L_000001fda2e40ae0;  1 drivers
v000001fda2f41790_0 .net "in", 31 0, v000001fda2f3f820_0;  1 drivers
v000001fda2f41830_0 .net "out", 31 0, v000001fda2f40610_0;  1 drivers
v000001fda2f41970_0 .net "rd", 4 0, L_000001fda2f44670;  1 drivers
o000001fda2e4d418 .functor BUFZ 1, C4<z>; HiZ drive
v000001fda2f40890_0 .net "reset", 0 0, o000001fda2e4d418;  0 drivers
v000001fda2f41a10_0 .net "rs1", 4 0, L_000001fda2f40070;  1 drivers
v000001fda2f41ab0_0 .net "rs2", 4 0, L_000001fda2f43270;  1 drivers
L_000001fda2f41b50 .part v000001fda2f3ed80_0, 0, 7;
L_000001fda2f41d30 .part v000001fda2f3ed80_0, 12, 3;
L_000001fda2f41dd0 .part v000001fda2f3ed80_0, 25, 7;
L_000001fda2f40070 .part v000001fda2f3ed80_0, 15, 5;
L_000001fda2f43270 .part v000001fda2f3ed80_0, 20, 5;
L_000001fda2f44670 .part v000001fda2f3ed80_0, 7, 5;
L_000001fda2f43950 .part v000001fda2f3ed80_0, 7, 25;
S_000001fda2dee010 .scope module, "miALU" "ALU" 3 157, 4 1 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 32 "ALURes";
v000001fda2e38d00_0 .net "A", 31 0, v000001fda2f3ef60_0;  alias, 1 drivers
v000001fda2e38da0_0 .net "ALUOp", 3 0, v000001fda2f3f000_0;  alias, 1 drivers
v000001fda2e38e40_0 .var "ALURes", 31 0;
v000001fda2e38440_0 .net "B", 31 0, v000001fda2f3f280_0;  alias, 1 drivers
E_000001fda2e31ac0 .event anyedge, v000001fda2e38da0_0, v000001fda2e38d00_0, v000001fda2e38440_0;
S_000001fda2dee1a0 .scope module, "miBranchUnit" "BranchUnit" 3 150, 5 3 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RUrs2";
    .port_info 1 /INPUT 32 "RUrs1";
    .port_info 2 /INPUT 5 "BrOp";
    .port_info 3 /OUTPUT 1 "NextPCSrc";
v000001fda2e38f80_0 .net "BrOp", 4 0, v000001fda2f3ec40_0;  alias, 1 drivers
v000001fda2e38300_0 .var "NextPCSrc", 0 0;
v000001fda2e383a0_0 .net "RUrs1", 31 0, L_000001fda2e41020;  alias, 1 drivers
v000001fda2e384e0_0 .net "RUrs2", 31 0, L_000001fda2e40ae0;  alias, 1 drivers
E_000001fda2e32000 .event anyedge, v000001fda2e38f80_0, v000001fda2e384e0_0, v000001fda2e383a0_0;
S_000001fda2e1ff70 .scope module, "miControlUnit" "ControlUnit" 3 108, 6 3 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 3 "Funct3";
    .port_info 2 /INPUT 7 "Funct7";
    .port_info 3 /OUTPUT 1 "RUWr";
    .port_info 4 /OUTPUT 3 "ImmSrc";
    .port_info 5 /OUTPUT 1 "ALUASrc";
    .port_info 6 /OUTPUT 1 "ALUBSrc";
    .port_info 7 /OUTPUT 5 "BrOp";
    .port_info 8 /OUTPUT 4 "ALUOp";
    .port_info 9 /OUTPUT 1 "DMWr";
    .port_info 10 /OUTPUT 3 "DMCtrl";
    .port_info 11 /OUTPUT 2 "RUDataWrSrc";
v000001fda2f3f780_0 .var "ALUASrc", 0 0;
v000001fda2f3fdc0_0 .var "ALUBSrc", 0 0;
v000001fda2f3f000_0 .var "ALUOp", 3 0;
v000001fda2f3ec40_0 .var "BrOp", 4 0;
v000001fda2f3e380_0 .var "DMCtrl", 2 0;
v000001fda2f3e6a0_0 .var "DMWr", 0 0;
v000001fda2f3f3c0_0 .net "Funct3", 2 0, L_000001fda2f41d30;  alias, 1 drivers
v000001fda2f3e420_0 .net "Funct7", 6 0, L_000001fda2f41dd0;  alias, 1 drivers
v000001fda2f3e4c0_0 .var "ImmSrc", 2 0;
v000001fda2f3e560_0 .net "Opcode", 6 0, L_000001fda2f41b50;  alias, 1 drivers
v000001fda2f3fbe0_0 .var "RUDataWrSrc", 1 0;
v000001fda2f3e1a0_0 .var "RUWr", 0 0;
E_000001fda2e34d00 .event anyedge, v000001fda2f3e560_0, v000001fda2f3f3c0_0, v000001fda2f3e420_0;
S_000001fda2e20100 .scope module, "miDataMemory" "DataMemory" 3 163, 7 3 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Addresss";
    .port_info 1 /INPUT 32 "DataWr";
    .port_info 2 /INPUT 1 "DMWr";
    .port_info 3 /INPUT 3 "DMCtrl";
    .port_info 4 /OUTPUT 32 "DataRd";
v000001fda2f3e600_0 .net "Addresss", 31 0, v000001fda2e38e40_0;  alias, 1 drivers
v000001fda2f3ece0 .array "DM", 0 63, 7 0;
v000001fda2f3f320_0 .net "DMCtrl", 2 0, v000001fda2f3e380_0;  alias, 1 drivers
v000001fda2f3eba0_0 .net "DMWr", 0 0, v000001fda2f3e6a0_0;  alias, 1 drivers
v000001fda2f3f640_0 .var "DataRd", 31 0;
v000001fda2f3e7e0_0 .net "DataWr", 31 0, L_000001fda2e40ae0;  alias, 1 drivers
E_000001fda2e34940/0 .event anyedge, v000001fda2f3f640_0, v000001fda2f3e380_0, v000001fda2f3e6a0_0, v000001fda2e384e0_0;
E_000001fda2e34940/1 .event anyedge, v000001fda2e38e40_0;
E_000001fda2e34940 .event/or E_000001fda2e34940/0, E_000001fda2e34940/1;
S_000001fda2e0ebe0 .scope module, "miImmGen" "ImmGen" 3 134, 8 1 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Inst";
    .port_info 1 /INPUT 3 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v000001fda2f3e880_0 .var "ImmExt", 31 0;
v000001fda2f3fc80_0 .net "ImmSrc", 2 0, v000001fda2f3e4c0_0;  alias, 1 drivers
v000001fda2f3eb00_0 .net "Inst", 24 0, L_000001fda2f43950;  alias, 1 drivers
E_000001fda2e34500 .event anyedge, v000001fda2f3e4c0_0, v000001fda2f3eb00_0;
S_000001fda2e0ed70 .scope module, "miInstructionMemory" "InstructionMemory" 3 103, 9 3 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /OUTPUT 32 "Instruction";
v000001fda2f3f500_0 .net "Address", 31 0, v000001fda2f3f8c0_0;  alias, 1 drivers
v000001fda2f3e740 .array "IM", 0 31, 31 0;
v000001fda2f3ed80_0 .var "Instruction", 31 0;
v000001fda2f3e920_0 .var "direccion", 31 0;
E_000001fda2e34140 .event anyedge, v000001fda2f3ed80_0, v000001fda2f3f500_0;
S_000001fda2dfdc30 .scope module, "miMuxData" "MuxData" 3 171, 10 1 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "out";
    .port_info 1 /INPUT 32 "DataRd";
    .port_info 2 /INPUT 32 "ALURes";
    .port_info 3 /INPUT 2 "RUDataWrSrc";
    .port_info 4 /OUTPUT 32 "Datawr";
v000001fda2f3e9c0_0 .net "ALURes", 31 0, v000001fda2e38e40_0;  alias, 1 drivers
v000001fda2f3e240_0 .net "DataRd", 31 0, v000001fda2f3f640_0;  alias, 1 drivers
v000001fda2f3ea60_0 .var "Datawr", 31 0;
v000001fda2f3eec0_0 .net "RUDataWrSrc", 1 0, v000001fda2f3fbe0_0;  alias, 1 drivers
v000001fda2f3ee20_0 .net "out", 31 0, v000001fda2f40610_0;  alias, 1 drivers
E_000001fda2e34a40 .event anyedge, v000001fda2f3fbe0_0, v000001fda2f3ee20_0, v000001fda2f3f640_0, v000001fda2e38e40_0;
S_000001fda2dfddc0 .scope module, "miMuxrs1" "Muxrs1" 3 140, 11 1 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 32 "RUrs1";
    .port_info 2 /INPUT 1 "ALUASrc";
    .port_info 3 /OUTPUT 32 "A";
v000001fda2f3ef60_0 .var "A", 31 0;
v000001fda2f3f0a0_0 .net "ALUASrc", 0 0, v000001fda2f3f780_0;  alias, 1 drivers
v000001fda2f3f140_0 .net "Address", 31 0, v000001fda2f3f8c0_0;  alias, 1 drivers
v000001fda2f3fd20_0 .net "RUrs1", 31 0, L_000001fda2e41020;  alias, 1 drivers
E_000001fda2e34700 .event anyedge, v000001fda2f3f780_0, v000001fda2e383a0_0, v000001fda2f3f500_0;
S_000001fda2dfb720 .scope module, "miMuxrs2" "Muxrs2" 3 147, 12 1 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RUrs2";
    .port_info 1 /INPUT 32 "ImmExt";
    .port_info 2 /INPUT 1 "ALUBSrc";
    .port_info 3 /OUTPUT 32 "B";
v000001fda2f3f1e0_0 .net "ALUBSrc", 0 0, v000001fda2f3fdc0_0;  alias, 1 drivers
v000001fda2f3f280_0 .var "B", 31 0;
v000001fda2f3f460_0 .net "ImmExt", 31 0, v000001fda2f3e880_0;  alias, 1 drivers
v000001fda2f3f5a0_0 .net "RUrs2", 31 0, L_000001fda2e40ae0;  alias, 1 drivers
E_000001fda2e34740 .event anyedge, v000001fda2f3fdc0_0, v000001fda2e384e0_0, v000001fda2f3e880_0;
S_000001fda2dfb8b0 .scope module, "miMuxsb" "Muxsb" 3 160, 13 1 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "out";
    .port_info 1 /INPUT 32 "ALURes";
    .port_info 2 /INPUT 1 "NextPCSrc";
    .port_info 3 /OUTPUT 32 "in";
v000001fda2f3fe60_0 .net "ALURes", 31 0, v000001fda2e38e40_0;  alias, 1 drivers
v000001fda2f3f6e0_0 .net "NextPCSrc", 0 0, v000001fda2e38300_0;  alias, 1 drivers
v000001fda2f3f820_0 .var "in", 31 0;
v000001fda2f3e2e0_0 .net "out", 31 0, v000001fda2f40610_0;  alias, 1 drivers
E_000001fda2e34b40 .event anyedge, v000001fda2e38300_0, v000001fda2f3ee20_0, v000001fda2e38e40_0;
S_000001fda2e1ba60 .scope module, "miProgramCounter" "ProgramCounter" 3 91, 14 1 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "Address";
v000001fda2f3f8c0_0 .var "Address", 31 0;
v000001fda2f3f960_0 .net "CLK", 0 0, o000001fda2e4d3b8;  alias, 0 drivers
L_000001fda2f450e8 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v000001fda2f3fa00_0 .net "in", 31 0, L_000001fda2f450e8;  1 drivers
v000001fda2f3faa0_0 .net "reset", 0 0, o000001fda2e4d418;  alias, 0 drivers
E_000001fda2e34f00 .event posedge, v000001fda2f3faa0_0, v000001fda2f3f960_0;
S_000001fda2e1bbf0 .scope module, "miRegistersUnit" "RegistersUnit" 3 123, 15 1 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1";
    .port_info 1 /INPUT 5 "rs2";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 32 "Datawr";
    .port_info 4 /INPUT 1 "RUWr";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /OUTPUT 32 "RUrs1";
    .port_info 7 /OUTPUT 32 "RUrs2";
L_000001fda2e41020 .functor BUFZ 32, L_000001fda2f44ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fda2e40ae0 .functor BUFZ 32, L_000001fda2f43d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fda2f3fb40_0 .net "CLK", 0 0, o000001fda2e4d3b8;  alias, 0 drivers
v000001fda2f3ff00_0 .net "Datawr", 31 0, v000001fda2f3ea60_0;  alias, 1 drivers
v000001fda2f3e060 .array "RU", 0 31, 31 0;
v000001fda2f3e100_0 .net "RUWr", 0 0, v000001fda2f3e1a0_0;  alias, 1 drivers
v000001fda2f415b0_0 .net "RUrs1", 31 0, L_000001fda2e41020;  alias, 1 drivers
v000001fda2f40ed0_0 .net "RUrs2", 31 0, L_000001fda2e40ae0;  alias, 1 drivers
v000001fda2f409d0_0 .net *"_ivl_0", 31 0, L_000001fda2f44ad0;  1 drivers
v000001fda2f40570_0 .net *"_ivl_10", 6 0, L_000001fda2f44e90;  1 drivers
L_000001fda2f450a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fda2f41bf0_0 .net *"_ivl_13", 1 0, L_000001fda2f450a0;  1 drivers
v000001fda2f406b0_0 .net *"_ivl_2", 6 0, L_000001fda2f433b0;  1 drivers
L_000001fda2f45058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fda2f40110_0 .net *"_ivl_5", 1 0, L_000001fda2f45058;  1 drivers
v000001fda2f404d0_0 .net *"_ivl_8", 31 0, L_000001fda2f43d10;  1 drivers
v000001fda2f41e70_0 .net "rd", 4 0, L_000001fda2f44670;  alias, 1 drivers
v000001fda2f413d0_0 .net "rs1", 4 0, L_000001fda2f40070;  alias, 1 drivers
v000001fda2f41c90_0 .net "rs2", 4 0, L_000001fda2f43270;  alias, 1 drivers
E_000001fda2e34c40 .event posedge, v000001fda2f3f960_0;
L_000001fda2f44ad0 .array/port v000001fda2f3e060, L_000001fda2f433b0;
L_000001fda2f433b0 .concat [ 5 2 0 0], L_000001fda2f40070, L_000001fda2f45058;
L_000001fda2f43d10 .array/port v000001fda2f3e060, L_000001fda2f44e90;
L_000001fda2f44e90 .concat [ 5 2 0 0], L_000001fda2f43270, L_000001fda2f450a0;
S_000001fda2f1d720 .scope module, "miSumador" "Sumador" 3 98, 16 1 0, S_000001fda2dd6420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /OUTPUT 32 "out";
v000001fda2f40930_0 .net "Address", 31 0, v000001fda2f3f8c0_0;  alias, 1 drivers
v000001fda2f40610_0 .var "out", 31 0;
E_000001fda2e34900 .event anyedge, v000001fda2f3f500_0;
    .scope S_000001fda2e1ba60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fda2f3f8c0_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_000001fda2e1ba60;
T_1 ;
    %wait E_000001fda2e34f00;
    %load/vec4 v000001fda2f3faa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fda2f3f8c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fda2f3fa00_0;
    %assign/vec4 v000001fda2f3f8c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fda2f1d720;
T_2 ;
    %wait E_000001fda2e34900;
    %load/vec4 v000001fda2f40930_0;
    %addi 4, 0, 32;
    %store/vec4 v000001fda2f40610_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001fda2e0ed70;
T_3 ;
    %vpi_call/w 9 14 "$readmemb", "instructionMemory.txt", v000001fda2f3e740 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001fda2e0ed70;
T_4 ;
    %wait E_000001fda2e34140;
    %load/vec4 v000001fda2f3f500_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %store/vec4 v000001fda2f3e920_0, 0, 32;
    %ix/getv 4, v000001fda2f3e920_0;
    %load/vec4a v000001fda2f3e740, 4;
    %store/vec4 v000001fda2f3ed80_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001fda2e1ff70;
T_5 ;
    %wait E_000001fda2e34d00;
    %load/vec4 v000001fda2f3e560_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3f780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3fdc0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fda2f3fbe0_0, 0, 2;
    %load/vec4 v000001fda2f3f3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %jmp T_5.18;
T_5.10 ;
    %load/vec4 v000001fda2f3e420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %jmp T_5.21;
T_5.19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.18;
T_5.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.18;
T_5.15 ;
    %load/vec4 v000001fda2f3e420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %jmp T_5.24;
T_5.22 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3f780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3fdc0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fda2f3fbe0_0, 0, 2;
    %load/vec4 v000001fda2f3f3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %jmp T_5.33;
T_5.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.33;
T_5.26 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.33;
T_5.27 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.33;
T_5.28 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.33;
T_5.29 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.33;
T_5.30 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.33;
T_5.31 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.33;
T_5.32 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %jmp T_5.33;
T_5.33 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3f780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3fdc0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3e6a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fda2f3fbe0_0, 0, 2;
    %load/vec4 v000001fda2f3f3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %jmp T_5.39;
T_5.34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %jmp T_5.39;
T_5.35 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %jmp T_5.39;
T_5.36 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %jmp T_5.39;
T_5.37 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %jmp T_5.39;
T_5.38 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %jmp T_5.39;
T_5.39 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3f780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3fdc0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fda2f3fbe0_0, 0, 2;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3e1a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001fda2f3e4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3f780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3fdc0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fda2f3fbe0_0, 0, 2;
    %load/vec4 v000001fda2f3f3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %jmp T_5.46;
T_5.40 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %jmp T_5.46;
T_5.41 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %jmp T_5.46;
T_5.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %jmp T_5.46;
T_5.43 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %jmp T_5.46;
T_5.44 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %jmp T_5.46;
T_5.45 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %jmp T_5.46;
T_5.46 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3e1a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001fda2f3e4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3f780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3fdc0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3e6a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fda2f3fbe0_0, 0, 2;
    %load/vec4 v000001fda2f3f3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.49, 6;
    %jmp T_5.50;
T_5.47 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %jmp T_5.50;
T_5.48 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %jmp T_5.50;
T_5.49 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %jmp T_5.50;
T_5.50 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3e1a0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001fda2f3e4c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3f780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3fdc0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fda2f3fbe0_0, 0, 2;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3e1a0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001fda2f3e4c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3f780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3fdc0_0, 0, 1;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fda2f3fbe0_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3e1a0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001fda2f3e4c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3f780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2f3fdc0_0, 0, 1;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v000001fda2f3ec40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fda2f3f000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2f3e6a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fda2f3e380_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fda2f3fbe0_0, 0, 2;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001fda2e1bbf0;
T_6 ;
    %vpi_call/w 15 15 "$readmemb", "registros.txt", v000001fda2f3e060 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001fda2e1bbf0;
T_7 ;
    %wait E_000001fda2e34c40;
    %load/vec4 v000001fda2f3e100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v000001fda2f41e70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fda2f3ff00_0;
    %load/vec4 v000001fda2f41e70_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001fda2f3e060, 4, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fda2f41e70_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001fda2f3e060, 4, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fda2e0ebe0;
T_8 ;
    %wait E_000001fda2e34500;
    %load/vec4 v000001fda2f3fc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 12, 13, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 12;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 1, 24, 6;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 20;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 5, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 5;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 7, 18, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 7;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 1, 24, 6;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 20;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 1;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 6, 18, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 6;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 4, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 4;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 1;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 1, 24, 6;
    %pad/u 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 19;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 20, 5, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 20;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 12;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 1;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 10, 14, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 10;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 1;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 8, 5, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 1;
    %load/vec4 v000001fda2f3eb00_0;
    %parti/s 1, 24, 6;
    %pad/u 11;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3e880_0, 4, 11;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001fda2dfddc0;
T_9 ;
    %wait E_000001fda2e34700;
    %load/vec4 v000001fda2f3f0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001fda2f3fd20_0;
    %store/vec4 v000001fda2f3ef60_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fda2f3f0a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000001fda2f3f140_0;
    %store/vec4 v000001fda2f3ef60_0, 0, 32;
T_9.2 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001fda2dfb720;
T_10 ;
    %wait E_000001fda2e34740;
    %load/vec4 v000001fda2f3f1e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001fda2f3f5a0_0;
    %store/vec4 v000001fda2f3f280_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001fda2f3f1e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001fda2f3f460_0;
    %store/vec4 v000001fda2f3f280_0, 0, 32;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001fda2dee1a0;
T_11 ;
    %wait E_000001fda2e32000;
    %load/vec4 v000001fda2e38f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v000001fda2e384e0_0;
    %load/vec4 v000001fda2e383a0_0;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
T_11.11 ;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v000001fda2e384e0_0;
    %load/vec4 v000001fda2e383a0_0;
    %cmp/ne;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
T_11.13 ;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v000001fda2e384e0_0;
    %load/vec4 v000001fda2e383a0_0;
    %cmp/u;
    %jmp/0xz  T_11.14, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
    %jmp T_11.15;
T_11.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
T_11.15 ;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v000001fda2e383a0_0;
    %load/vec4 v000001fda2e384e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
    %jmp T_11.17;
T_11.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
T_11.17 ;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v000001fda2e384e0_0;
    %load/vec4 v000001fda2e383a0_0;
    %cmp/u;
    %jmp/0xz  T_11.18, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
    %jmp T_11.19;
T_11.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
T_11.19 ;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000001fda2e383a0_0;
    %load/vec4 v000001fda2e384e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.20, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
    %jmp T_11.21;
T_11.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
T_11.21 ;
    %jmp T_11.9;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
    %jmp T_11.9;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fda2e38300_0, 0, 1;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001fda2dee010;
T_12 ;
    %wait E_000001fda2e31ac0;
    %load/vec4 v000001fda2e38da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.0 ;
    %load/vec4 v000001fda2e38d00_0;
    %load/vec4 v000001fda2e38440_0;
    %add;
    %store/vec4 v000001fda2e38e40_0, 0, 32;
    %jmp T_12.10;
T_12.1 ;
    %load/vec4 v000001fda2e38d00_0;
    %ix/getv 4, v000001fda2e38440_0;
    %shiftl 4;
    %store/vec4 v000001fda2e38e40_0, 0, 32;
    %jmp T_12.10;
T_12.2 ;
    %load/vec4 v000001fda2e38d00_0;
    %load/vec4 v000001fda2e38440_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001fda2e38e40_0, 0, 32;
    %jmp T_12.10;
T_12.3 ;
    %load/vec4 v000001fda2e38d00_0;
    %load/vec4 v000001fda2e38440_0;
    %inv;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001fda2e38e40_0, 0, 32;
    %jmp T_12.10;
T_12.4 ;
    %load/vec4 v000001fda2e38d00_0;
    %load/vec4 v000001fda2e38440_0;
    %xor;
    %store/vec4 v000001fda2e38e40_0, 0, 32;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v000001fda2e38d00_0;
    %ix/getv 4, v000001fda2e38440_0;
    %shiftr 4;
    %store/vec4 v000001fda2e38e40_0, 0, 32;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v000001fda2e38d00_0;
    %load/vec4 v000001fda2e38440_0;
    %or;
    %store/vec4 v000001fda2e38e40_0, 0, 32;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v000001fda2e38d00_0;
    %load/vec4 v000001fda2e38440_0;
    %and;
    %store/vec4 v000001fda2e38e40_0, 0, 32;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v000001fda2e38d00_0;
    %load/vec4 v000001fda2e38440_0;
    %sub;
    %store/vec4 v000001fda2e38e40_0, 0, 32;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v000001fda2e38d00_0;
    %ix/getv 4, v000001fda2e38440_0;
    %shiftr 4;
    %store/vec4 v000001fda2e38e40_0, 0, 32;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001fda2dfb8b0;
T_13 ;
    %wait E_000001fda2e34b40;
    %load/vec4 v000001fda2f3f6e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000001fda2f3e2e0_0;
    %store/vec4 v000001fda2f3f820_0, 0, 32;
T_13.0 ;
    %load/vec4 v000001fda2f3f6e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v000001fda2f3fe60_0;
    %store/vec4 v000001fda2f3f820_0, 0, 32;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001fda2e20100;
T_14 ;
    %vpi_call/w 7 14 "$readmemb", "dataMemory.txt", v000001fda2f3ece0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001fda2e20100;
T_15 ;
    %wait E_000001fda2e34940;
    %load/vec4 v000001fda2f3eba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v000001fda2f3f320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v000001fda2f3e600_0;
    %parti/s 1, 7, 4;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001fda2f3ece0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 24;
    %ix/getv 4, v000001fda2f3e600_0;
    %load/vec4a v000001fda2f3ece0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 8;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 24;
    %ix/getv 4, v000001fda2f3e600_0;
    %load/vec4a v000001fda2f3ece0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 8;
T_15.9 ;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v000001fda2f3e600_0;
    %parti/s 1, 15, 5;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001fda2f3ece0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 16;
    %ix/getv 4, v000001fda2f3e600_0;
    %load/vec4a v000001fda2f3ece0, 4;
    %load/vec4 v000001fda2f3e600_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fda2f3ece0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 16;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 16;
    %ix/getv 4, v000001fda2f3e600_0;
    %load/vec4a v000001fda2f3ece0, 4;
    %load/vec4 v000001fda2f3e600_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fda2f3ece0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 16;
T_15.11 ;
    %jmp T_15.7;
T_15.4 ;
    %ix/getv 4, v000001fda2f3e600_0;
    %load/vec4a v000001fda2f3ece0, 4;
    %load/vec4 v000001fda2f3e600_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fda2f3ece0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fda2f3e600_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fda2f3ece0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fda2f3e600_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fda2f3ece0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fda2f3f640_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 24;
    %ix/getv 4, v000001fda2f3e600_0;
    %load/vec4a v000001fda2f3ece0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 8;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 16;
    %ix/getv 4, v000001fda2f3e600_0;
    %load/vec4a v000001fda2f3ece0, 4;
    %load/vec4 v000001fda2f3e600_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001fda2f3ece0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fda2f3f640_0, 4, 16;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001fda2f3f320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %jmp T_15.15;
T_15.12 ;
    %load/vec4 v000001fda2f3e7e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001fda2f3e600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fda2f3ece0, 0, 4;
    %jmp T_15.15;
T_15.13 ;
    %load/vec4 v000001fda2f3e7e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001fda2f3e600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fda2f3ece0, 0, 4;
    %load/vec4 v000001fda2f3e7e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001fda2f3e600_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fda2f3ece0, 0, 4;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v000001fda2f3e7e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001fda2f3e600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fda2f3ece0, 0, 4;
    %load/vec4 v000001fda2f3e7e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001fda2f3e600_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fda2f3ece0, 0, 4;
    %load/vec4 v000001fda2f3e7e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001fda2f3e600_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fda2f3ece0, 0, 4;
    %load/vec4 v000001fda2f3e7e0_0;
    %parti/s 9, 23, 6;
    %pad/u 8;
    %load/vec4 v000001fda2f3e600_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fda2f3ece0, 0, 4;
    %jmp T_15.15;
T_15.15 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001fda2dfdc30;
T_16 ;
    %wait E_000001fda2e34a40;
    %load/vec4 v000001fda2f3eec0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001fda2f3ee20_0;
    %store/vec4 v000001fda2f3ea60_0, 0, 32;
T_16.0 ;
    %load/vec4 v000001fda2f3eec0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v000001fda2f3e240_0;
    %store/vec4 v000001fda2f3ea60_0, 0, 32;
T_16.2 ;
    %load/vec4 v000001fda2f3eec0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v000001fda2f3e9c0_0;
    %store/vec4 v000001fda2f3ea60_0, 0, 32;
T_16.4 ;
    %jmp T_16;
    .thread T_16, $push;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "design.sv";
    "./modulos/ALU.sv";
    "./modulos/BranchUnit.sv";
    "./modulos/ControlUnit.sv";
    "./modulos/DataMemory.sv";
    "./modulos/ImmGen.sv";
    "./modulos/InstructionMemory.sv";
    "./modulos/MuxData.sv";
    "./modulos/MUXrs1.sv";
    "./modulos/MUXrs2.sv";
    "./modulos/Muxsb.sv";
    "./modulos/ProgramCounter.sv";
    "./modulos/RegistersUnit.sv";
    "./modulos/Sumador.sv";
