#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 15 21:55:35 2020
# Process ID: 5432
# Current directory: C:/Users/Renan/Desktop/tensao_senoidal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1456 C:\Users\Renan\Desktop\tensao_senoidal\tensao_senoidal.xpr
# Log file: C:/Users/Renan/Desktop/tensao_senoidal/vivado.log
# Journal file: C:/Users/Renan/Desktop/tensao_senoidal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 743.848 ; gain = 147.809
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tensao_senoidal' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tensao_senoidal_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.srcs/sources_1/new/tensao_senoidal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tensao_senoidal'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e58011a02a3b409785de29f18d98be40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tensao_senoidal_behav xil_defaultlib.tensao_senoidal -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.tensao_senoidal
Built simulation snapshot tensao_senoidal_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.sim/sim_1/behav/xsim/xsim.dir/tensao_senoidal_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 15 21:58:38 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 765.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tensao_senoidal_behav -key {Behavioral:sim_1:Functional:tensao_senoidal} -tclbatch {tensao_senoidal.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tensao_senoidal.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tensao_senoidal_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 777.156 ; gain = 11.730
add_force {/tensao_senoidal/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 796.613 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tensao_senoidal' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tensao_senoidal_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.srcs/sources_1/new/tensao_senoidal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tensao_senoidal'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e58011a02a3b409785de29f18d98be40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tensao_senoidal_behav xil_defaultlib.tensao_senoidal -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.tensao_senoidal
Built simulation snapshot tensao_senoidal_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tensao_senoidal_behav -key {Behavioral:sim_1:Functional:tensao_senoidal} -tclbatch {tensao_senoidal.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tensao_senoidal.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tensao_senoidal_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 796.613 ; gain = 0.000
add_force {/tensao_senoidal/clk} -radix bin {0 0ns} {1 50000ps} -repeat_every 100000ps
run 1000 ns
launch_runs synth_1 -jobs 2
[Sat May 16 01:47:40 2020] Launched synth_1...
Run output will be captured here: C:/Users/Renan/Desktop/tensao_senoidal/tensao_senoidal.runs/synth_1/runme.log
reset_run synth_1
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
