signal IF_PC_Data_Out: std_logic_vector(15 downto 0);
signal IF_PC_1_in: std_logic_vector(15 downto 0);
signal IF_PC_in: std_logic_vector(15 downto 0);
signal IF_INS_15_0_in: std_logic_vector(15 downto 0);
signal IF_INS_10_8_in: std_logic_vector(2 downto 0);
signal IF_INS_7_5_in: std_logic_vector(2 downto 0);
signal IF_INS_10_0_in: std_logic_vector(10 downto 0);
signal IF_INS_7_0_in: std_logic_vector(7 downto 0);
signal IF_INS_4_0_in: std_logic_vector(4 downto 0);
signal IF_INS_3_0_in: std_logic_vector(3 downto 0);
signal IF_INS_4_2_in: std_logic_vector(2 downto 0);

signal ID_Control_Pause: std_logic;
signal ID_RF_WD: std_logic_vector(15 downto 0);
signal ID_Control_PC_in: std_logic_vector(2 downto 0);
signal ID_Control_A_in: std_logic_vector(2 downto 0);
signal ID_Control_B_in: std_logic_vector(3 downto 0);
signal ID_Control_ALU_in: std_logic_vector(2 downto 0);
signal ID_Control_MEM_in: std_logic;
signal ID_Control_WData_in: std_logic;
signal ID_Control_Raddr_in: std_logic_vector(1 downto 0);
signal ID_Control_RWData_in: std_logic_vector(1 downto 0);
signal ID_Control_IH_in: std_logic;
signal ID_Control_SP_in: std_logic;
signal ID_Control_RA_in: std_logic;
signal ID_Control_T_in: std_logic;
signal ID_Control_RF_in: std_logic;
signal ID_Control_SP_S_in: std_logic;
signal ID_PC_1_in: std_logic_vector(15 downto 0);
signal ID_IH_in: std_logic_vector(15 downto 0);
signal ID_SP_in: std_logic_vector(15 downto 0);
signal ID_RA_in: std_logic_vector(15 downto 0);
signal ID_T_in: std_logic_vector(15 downto 0);
signal ID_RX_in: std_logic_vector(15 downto 0);
signal ID_RY_in: std_logic_vector(15 downto 0);
signal ID_IM_10_0_in: std_logic_vector(15 downto 0);
signal ID_IM_7_0_zero_in: std_logic_vector(15 downto 0);
signal ID_IM_7_0_sign_in: std_logic_vector(15 downto 0);
signal ID_IM_4_0_in: std_logic_vector(15 downto 0);
signal ID_IM_3_0_in: std_logic_vector(15 downto 0);
signal ID_IM_4_2_in: std_logic_vector(15 downto 0);
signal ID_INS_4_2_in: std_logic_vector(2 downto 0);
signal ID_INS_7_5_in: std_logic_vector(2 downto 0);
signal ID_INS_10_8_in: std_logic_vector(2 downto 0);

signal EXE_Control_RA: std_logic_vector(1 downto 0);
signal EXE_Control_RB: std_logic_vector(1 downto 0);
signal EXE_A_MUX_Out: std_logic_vector(15 downto 0);
signal EXE_B_MUX_Out: std_logic_vector(15 downto 0);
signal EXE_PCAdder_Out: std_logic_vector(15 downto 0);
signal EXE_SPAdder_Out: std_logic_vector(15 downto 0);
signal EXE_SP_S_Out: std_logic_vector(15 downto 0);
signal EXE_ALU_FLAG_ZERO: std_logic;
signal EXE_Control_MEM_in: std_logic;
signal EXE_Control_RWData_in: std_logic_vector(1 downto 0);
signal EXE_Control_RF_in: std_logic;
signal EXE_ALU_in: std_logic_vector(15 downto 0);
signal EXE_MWD_in: std_logic_vector(15 downto 0);
signal EXE_B_in: std_logic_vector(15 downto 0);
signal EXE_RX_in: std_logic_vector(15 downto 0);
signal EXE_RAddr_in: std_logic_vector(2 downto 0);

signal MEM_Control_RWData_in: std_logic_vector(1 downto 0);
signal MEM_Control_RF_in: std_logic;
signal MEM_ALU_in: std_logic_vector(15 downto 0);
signal MEM_Data_in: std_logic_vector(15 downto 0);
signal MEM_B_in: std_logic_vector(15 downto 0);
signal MEM_RX_in: std_logic_vector(15 downto 0);
signal MEM_RAddr_in: std_logic_vector(2 downto 0);


signal IF_PC_1_out: std_logic_vector(15 downto 0);
signal IF_PC_out: std_logic_vector(15 downto 0);
signal IF_INS_15_0_out: std_logic_vector(15 downto 0);
signal IF_INS_10_8_out: std_logic_vector(2 downto 0);
signal IF_INS_7_5_out: std_logic_vector(2 downto 0);
signal IF_INS_10_0_out: std_logic_vector(10 downto 0);
signal IF_INS_7_0_out: std_logic_vector(7 downto 0);
signal IF_INS_4_0_out: std_logic_vector(4 downto 0);
signal IF_INS_3_0_out: std_logic_vector(3 downto 0);
signal IF_INS_4_2_out: std_logic_vector(2 downto 0);

signal ID_Control_PC_out: std_logic_vector(2 downto 0);
signal ID_Control_A_out: std_logic_vector(2 downto 0);
signal ID_Control_B_out: std_logic_vector(3 downto 0);
signal ID_Control_ALU_out: std_logic_vector(2 downto 0);
signal ID_Control_MEM_out: std_logic;
signal ID_Control_WData_out: std_logic;
signal ID_Control_Raddr_out: std_logic_vector(1 downto 0);
signal ID_Control_RWData_out: std_logic_vector(1 downto 0);
signal ID_Control_IH_out: std_logic;
signal ID_Control_SP_out: std_logic;
signal ID_Control_RA_out: std_logic;
signal ID_Control_T_out: std_logic;
signal ID_Control_RF_out: std_logic;
signal ID_Control_SP_S_out: std_logic;
signal ID_PC_1_out: std_logic_vector(15 downto 0);
signal ID_IH_out: std_logic_vector(15 downto 0);
signal ID_SP_out: std_logic_vector(15 downto 0);
signal ID_RA_out: std_logic_vector(15 downto 0);
signal ID_T_out: std_logic_vector(15 downto 0);
signal ID_RX_out: std_logic_vector(15 downto 0);
signal ID_RY_out: std_logic_vector(15 downto 0);
signal ID_IM_10_0_out: std_logic_vector(15 downto 0);
signal ID_IM_7_0_zero_out: std_logic_vector(15 downto 0);
signal ID_IM_7_0_sign_out: std_logic_vector(15 downto 0);
signal ID_IM_4_0_out: std_logic_vector(15 downto 0);
signal ID_IM_3_0_out: std_logic_vector(15 downto 0);
signal ID_IM_4_2_out: std_logic_vector(15 downto 0);
signal ID_INS_4_2_out: std_logic_vector(2 downto 0);
signal ID_INS_7_5_out: std_logic_vector(2 downto 0);
signal ID_INS_10_8_out: std_logic_vector(2 downto 0);

signal EXE_Control_MEM_out: std_logic;
signal EXE_Control_RWData_out: std_logic_vector(1 downto 0);
signal EXE_Control_RF_out: std_logic;
signal EXE_ALU_out: std_logic_vector(15 downto 0);
signal EXE_MWD_out: std_logic_vector(15 downto 0);
signal EXE_B_out: std_logic_vector(15 downto 0);
signal EXE_RX_out: std_logic_vector(15 downto 0);
signal EXE_RAddr_out: std_logic_vector(2 downto 0);

signal MEM_Control_RWData_out: std_logic_vector(1 downto 0);
signal MEM_Control_RF_out: std_logic;
signal MEM_ALU_out: std_logic_vector(15 downto 0);
signal MEM_Data_out: std_logic_vector(15 downto 0);
signal MEM_B_out: std_logic_vector(15 downto 0);
signal MEM_RX_out: std_logic_vector(15 downto 0);
signal MEM_RAddr_out: std_logic_vector(2 downto 0);
