optimal shift strategy block transfer ccd memory purposes paper block transfer memory composed serial shift registers rate vary definite minimum refresh maximum bits iin numbered 0 1 blocks transferred starting bit strategy request occurring random time wait minimal amount reached requirement allow simply park optimal involves shifting slowly passed quickly critical boundary shortly comes called hurry known computer field viewed paging drum variable bounded rotation speed cacm 1978 sites paging charge coupled devices register hierarchy electronic latency 3 72 5 39 6 34 35 ca780510 dh february 26 1979 05 pm 2628 4 3097 2496  