ARM GAS  /tmp/ccTb4p79.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_correlate_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_correlate_q15,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_correlate_q15
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_correlate_q15:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Title:        arm_correlate_q15.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Description:  Correlation of Q15 sequences
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #include "arm_math.h"
ARM GAS  /tmp/ccTb4p79.s 			page 2


  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** /**
  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @addtogroup Corr
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @{
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  */
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** /**
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @brief         Correlation of Q15 sequences.
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @param[in]     pSrcA      points to the first input sequence
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @param[in]     srcALen    length of the first input sequence
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @param[in]     pSrcB      points to the second input sequence
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @param[in]     srcBLen    length of the second input sequence
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @param[out]    pDst       points to the location where the output result is written.  Length 2 * 
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @return        none
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @par           Scaling and Overflow Behavior
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    The function is implemented using a 64-bit internal accumulator.
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    Both inputs are in 1.15 format and multiplications yield a 2.30 result.
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 f
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    This approach provides 33 guard bits and there is no risk of overflow.
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @remark
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    Refer to \ref arm_correlate_fast_q15() for a faster but less precise version of 
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   @remark
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****                    Refer to \ref arm_correlate_opt_q15() for a faster implementation of this functi
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****  */
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** void arm_correlate_q15(
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t * pSrcA,
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t srcALen,
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t * pSrcB,
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t srcBLen,
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q15_t * pDst)
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** {
  30              		.loc 1 68 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 0, frame = 80
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #if defined (ARM_MATH_DSP)
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  34              		.loc 1 72 3 view .LVU1
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *pIn2;                                   /* InputB pointer */
  35              		.loc 1 73 3 view .LVU2
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q15_t *pOut = pDst;                            /* Output pointer */
  36              		.loc 1 74 9 view .LVU3
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  37              		.loc 1 68 1 is_stmt 0 view .LVU4
  38 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 36
ARM GAS  /tmp/ccTb4p79.s 			page 3


  41              		.cfi_offset 4, -36
  42              		.cfi_offset 5, -32
  43              		.cfi_offset 6, -28
  44              		.cfi_offset 7, -24
  45              		.cfi_offset 8, -20
  46              		.cfi_offset 9, -16
  47              		.cfi_offset 10, -12
  48              		.cfi_offset 11, -8
  49              		.cfi_offset 14, -4
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *px;                                     /* Intermediate inputA pointer */
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *pSrc1;                                  /* Intermediate pointers */
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables for holding inp
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t j, k, count, blkCnt;                  /* Loop counters */
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t outBlockSize;
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         int32_t inc = 1;                               /* Destination address modifier */
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* srcB is always made to slide across srcA. */
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* and the destination pointer modifier, inc is set to -1 */
  91:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* But to improve the performance,
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * we include zeroes in the output instead of zero padding either of the the inputs*/
  94:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen > srcBLen,
  95:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
  96:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen < srcBLen,
  97:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
  98:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   if (srcALen >= srcBLen)
  50              		.loc 1 98 6 view .LVU5
  51 0004 9942     		cmp	r1, r3
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  52              		.loc 1 68 1 view .LVU6
  53 0006 95B0     		sub	sp, sp, #84
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 120
  56              	.LVL1:
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
  57              		.loc 1 75 9 is_stmt 1 view .LVU7
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  58              		.loc 1 76 3 view .LVU8
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *pSrc1;                                  /* Intermediate pointers */
  59              		.loc 1 77 3 view .LVU9
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables for holding inp
  60              		.loc 1 78 3 view .LVU10
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
  61              		.loc 1 79 9 view .LVU11
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t j, k, count, blkCnt;                  /* Loop counters */
  62              		.loc 1 80 9 view .LVU12
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t outBlockSize;
  63              		.loc 1 81 9 view .LVU13
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         int32_t inc = 1;                               /* Destination address modifier */
  64              		.loc 1 82 9 view .LVU14
ARM GAS  /tmp/ccTb4p79.s 			page 4


  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  65              		.loc 1 83 9 view .LVU15
  66              		.loc 1 98 3 view .LVU16
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  67              		.loc 1 68 1 is_stmt 0 view .LVU17
  68 0008 0990     		str	r0, [sp, #36]
  69 000a 0392     		str	r2, [sp, #12]
  70              		.loc 1 98 6 view .LVU18
  71 000c C0F01D82 		bcc	.L2
  99:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 100:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputA pointer */
 101:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn1 = pSrcA;
  72              		.loc 1 101 5 is_stmt 1 view .LVU19
  73              	.LVL2:
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 103:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputB pointer */
 104:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn2 = pSrcB;
  74              		.loc 1 104 5 view .LVU20
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 106:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Number of output samples is calculated */
 107:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     outBlockSize = (srcALen * 2U) - 1U;
  75              		.loc 1 107 5 view .LVU21
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 109:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* When srcALen > srcBLen, zero padding is done to srcB
 110:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      * to make their lengths equal.
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      * Instead, (outBlockSize - (srcALen + srcBLen - 1))
 112:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      * number of output samples are made zero */
 113:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     j = outBlockSize - (srcALen + (srcBLen - 1U));
  76              		.loc 1 113 5 view .LVU22
 114:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 115:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Updating the pointer position to non zero value */
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pOut += j;
  77              		.loc 1 116 5 view .LVU23
 113:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  78              		.loc 1 113 7 is_stmt 0 view .LVU24
  79 0010 CA1A     		subs	r2, r1, r3
  80              	.LVL3:
  81              		.loc 1 116 10 view .LVU25
  82 0012 1E98     		ldr	r0, [sp, #120]
  83              	.LVL4:
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
  84              		.loc 1 83 17 view .LVU26
  85 0014 4FF00109 		mov	r9, #1
  86              		.loc 1 116 10 view .LVU27
  87 0018 00EB4202 		add	r2, r0, r2, lsl #1
  88              	.LVL5:
  89              		.loc 1 116 10 view .LVU28
  90 001c 0692     		str	r2, [sp, #24]
  91              	.LVL6:
  92              	.L3:
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   else
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputA pointer */
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn1 = pSrcB;
 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization of inputB pointer */
ARM GAS  /tmp/ccTb4p79.s 			page 5


 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn2 = pSrcA;
 125:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 126:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 127:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     j = srcBLen;
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     srcBLen = srcALen;
 129:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     srcALen = j;
 130:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* CORR(x, y) = Reverse order(CORR(y, x)) */
 132:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Hence set the destination pointer to point to the last output sample */
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pOut = pDst + ((srcALen + srcBLen) - 2U);
 134:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 135:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination address modifier is set to -1 */
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     inc = -1;
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 138:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* The function is internally
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * divided into three stages according to the number of multiplications that has to be
 141:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * taken place between inputA samples and inputB samples. In the first stage of the
 142:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * algorithm, the multiplications increase by one for every iteration.
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * In the second stage of the algorithm, srcBLen number of multiplications are done.
 144:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * In the third stage of the algorithm, the multiplications decrease by one
 145:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * for every iteration. */
 146:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 147:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* The algorithm is implemented in three stages.
 148:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      The loop counters of each stage is initiated here. */
 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   blockSize1 = srcBLen - 1U;
  93              		.loc 1 149 3 is_stmt 1 view .LVU29
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
  94              		.loc 1 150 3 view .LVU30
  95 001e 01F1010A 		add	r10, r1, #1
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   blockSize3 = blockSize1;
 152:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* --------------------------
 154:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Initializations of stage1
 155:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * -------------------------*/
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* sum = x[0] * y[srcBlen - 1]
 158:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ....
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
 161:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    */
 162:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* In this stage the MAC operations are increased by 1 for every iteration.
 164:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      The count variable holds the number of MAC operations performed */
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   count = 1U;
 166:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 167:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputA */
 168:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   px = pIn1;
 169:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputB */
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   pSrc1 = pIn2 + (srcBLen - 1U);
  96              		.loc 1 171 16 is_stmt 0 view .LVU31
  97 0022 6FF00046 		mvn	r6, #-2147483648
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
  98              		.loc 1 150 14 view .LVU32
  99 0026 AAEB0302 		sub	r2, r10, r3
 100              		.loc 1 171 16 view .LVU33
ARM GAS  /tmp/ccTb4p79.s 			page 6


 101 002a 1E44     		add	r6, r6, r3
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
 102              		.loc 1 150 14 view .LVU34
 103 002c 1092     		str	r2, [sp, #64]
 104              	.LVL7:
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   blockSize3 = blockSize1;
 105              		.loc 1 151 3 is_stmt 1 view .LVU35
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 106              		.loc 1 165 3 view .LVU36
 168:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 107              		.loc 1 168 3 view .LVU37
 108              		.loc 1 171 3 view .LVU38
 109              		.loc 1 171 16 is_stmt 0 view .LVU39
 110 002e 4FEA460B 		lsl	fp, r6, #1
 111              		.loc 1 171 9 view .LVU40
 112 0032 039A     		ldr	r2, [sp, #12]
 113              	.LVL8:
 114              		.loc 1 171 9 view .LVU41
 115 0034 02EB4606 		add	r6, r2, r6, lsl #1
 116              	.LVL9:
 172:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   py = pSrc1;
 117              		.loc 1 172 3 is_stmt 1 view .LVU42
 173:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* ------------------------
 175:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Stage1 process
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ----------------------*/
 177:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 178:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* The first loop starts here */
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   while (blockSize1 > 0U)
 118              		.loc 1 179 3 view .LVU43
 119              		.loc 1 179 9 view .LVU44
 120 0038 5A1E     		subs	r2, r3, #1
 121              	.LVL10:
 122              		.loc 1 179 9 is_stmt 0 view .LVU45
 123 003a 1192     		str	r2, [sp, #68]
 124 003c 00F08C81 		beq	.L4
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 181:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Accumulator is made zero for every iteration */
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     sum = 0;
 183:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 184:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     k = count >> 2U;
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 187:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 188:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0U)
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Perform the multiply-accumulate */
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* x[0] * y[srcBLen - 4] , x[1] * y[srcBLen - 3] */
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 194:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* x[3] * y[srcBLen - 1] , x[2] * y[srcBLen - 2] */
 195:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 196:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 197:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement loop counter */
 198:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k--;
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 200:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
ARM GAS  /tmp/ccTb4p79.s 			page 7


 201:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      ** No loop unrolling is used. */
 203:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     k = count % 0x4U;
 204:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0U)
 206:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 207:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Perform the multiply-accumulate */
 208:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* x[0] * y[srcBLen - 1] */
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(*px++, *py++, sum);
 210:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 211:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement loop counter */
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k--;
 213:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 214:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 215:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     *pOut = (q15_t) (__SSAT((sum >> 15), 16));
 217:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 218:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pOut += inc;
 125              		.loc 1 218 10 view .LVU46
 126 0040 4FEA4904 		lsl	r4, r9, #1
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 127              		.loc 1 182 9 view .LVU47
 128 0044 0022     		movs	r2, #0
 129              	.LVL11:
 130              		.loc 1 218 10 view .LVU48
 131 0046 DDF82480 		ldr	r8, [sp, #36]
 132 004a B71E     		subs	r7, r6, #2
 133 004c DDF818C0 		ldr	ip, [sp, #24]
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 134              		.loc 1 182 9 view .LVU49
 135 0050 1146     		mov	r1, r2
 136              	.LVL12:
 137              		.loc 1 218 10 view .LVU50
 138 0052 4546     		mov	r5, r8
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 139              		.loc 1 165 9 view .LVU51
 140 0054 0120     		movs	r0, #1
 141              		.loc 1 218 10 view .LVU52
 142 0056 0194     		str	r4, [sp, #4]
 143 0058 CDF808B0 		str	fp, [sp, #8]
 144 005c CDE904A9 		strd	r10, r9, [sp, #16]
 145 0060 A146     		mov	r9, r4
 146              	.LVL13:
 147              	.L5:
 203:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 148              		.loc 1 203 5 is_stmt 1 view .LVU53
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 149              		.loc 1 205 5 view .LVU54
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 150              		.loc 1 205 11 view .LVU55
 151 0062 10F00304 		ands	r4, r0, #3
 152              	.LVL14:
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 153              		.loc 1 205 11 is_stmt 0 view .LVU56
 154 0066 09D0     		beq	.L8
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 155              		.loc 1 205 11 view .LVU57
ARM GAS  /tmp/ccTb4p79.s 			page 8


 156 0068 05EB4404 		add	r4, r5, r4, lsl #1
 157              	.LVL15:
 158              	.L9:
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 159              		.loc 1 209 7 is_stmt 1 view .LVU58
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 160              		.loc 1 209 13 is_stmt 0 view .LVU59
 161 006c 35F902EB 		ldrsh	lr, [r5], #2
 162              	.LVL16:
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 163              		.loc 1 209 13 view .LVU60
 164 0070 36F902AB 		ldrsh	r10, [r6], #2
 165              	.LVL17:
 166              	.LBB118:
 167              	.LBI118:
 168              		.file 2 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  /tmp/ccTb4p79.s 			page 9


  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  /tmp/ccTb4p79.s 			page 10


  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
ARM GAS  /tmp/ccTb4p79.s 			page 11


 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccTb4p79.s 			page 12


 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
ARM GAS  /tmp/ccTb4p79.s 			page 13


 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
ARM GAS  /tmp/ccTb4p79.s 			page 14


 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
ARM GAS  /tmp/ccTb4p79.s 			page 15


 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccTb4p79.s 			page 16


 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccTb4p79.s 			page 17


 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
ARM GAS  /tmp/ccTb4p79.s 			page 18


 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccTb4p79.s 			page 19


 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
ARM GAS  /tmp/ccTb4p79.s 			page 20


 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
ARM GAS  /tmp/ccTb4p79.s 			page 21


 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccTb4p79.s 			page 22


 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
ARM GAS  /tmp/ccTb4p79.s 			page 23


 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
ARM GAS  /tmp/ccTb4p79.s 			page 24


 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
ARM GAS  /tmp/ccTb4p79.s 			page 25


 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccTb4p79.s 			page 26


1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccTb4p79.s 			page 27


1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
ARM GAS  /tmp/ccTb4p79.s 			page 28


1125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /tmp/ccTb4p79.s 			page 29


1182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
ARM GAS  /tmp/ccTb4p79.s 			page 30


1239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
ARM GAS  /tmp/ccTb4p79.s 			page 31


1296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /tmp/ccTb4p79.s 			page 32


1353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
ARM GAS  /tmp/ccTb4p79.s 			page 33


1410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccTb4p79.s 			page 34


1467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
ARM GAS  /tmp/ccTb4p79.s 			page 35


1524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
ARM GAS  /tmp/ccTb4p79.s 			page 36


1581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
ARM GAS  /tmp/ccTb4p79.s 			page 37


1638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
ARM GAS  /tmp/ccTb4p79.s 			page 38


1695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
ARM GAS  /tmp/ccTb4p79.s 			page 39


1752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccTb4p79.s 			page 40


1809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccTb4p79.s 			page 41


1866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccTb4p79.s 			page 42


1923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccTb4p79.s 			page 43


1980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
 169              		.loc 2 2005 31 is_stmt 1 view .LVU61
 170              	.LBB119:
2006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
 171              		.loc 2 2007 3 view .LVU62
2008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
 172              		.loc 2 2011 3 view .LVU63
2012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
 173              		.loc 2 2014 3 view .LVU64
 174              		.syntax unified
 175              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 176 0074 CEFBCA21 		smlald r2, r1, lr, r10
 177              	@ 0 "" 2
 178              	.LVL18:
2015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
 179              		.loc 2 2019 3 view .LVU65
 180              		.loc 2 2019 3 is_stmt 0 view .LVU66
 181              		.thumb
 182              		.syntax unified
 183              	.LBE119:
 184              	.LBE118:
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
ARM GAS  /tmp/ccTb4p79.s 			page 44


 185              		.loc 1 212 7 is_stmt 1 view .LVU67
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 186              		.loc 1 205 11 view .LVU68
 187 0078 A542     		cmp	r5, r4
 188 007a F7D1     		bne	.L9
 189              	.LVL19:
 190              	.L8:
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 191              		.loc 1 216 5 view .LVU69
 192              	.LBB120:
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 193              		.loc 1 216 22 view .LVU70
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 194              		.loc 1 216 22 view .LVU71
 195              	.LBE120:
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 220:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     py = pSrc1 - count;
 222:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     px = pIn1;
 223:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 224:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Increment MAC count */
 225:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     count++;
 196              		.loc 1 225 10 is_stmt 0 view .LVU72
 197 007c 00F1010E 		add	lr, r0, #1
 198              	.LBB121:
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 199              		.loc 1 216 22 view .LVU73
 200 0080 D20B     		lsrs	r2, r2, #15
 201              	.LVL20:
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 202              		.loc 1 216 22 view .LVU74
 203              	.LBE121:
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     px = pIn1;
 204              		.loc 1 221 16 view .LVU75
 205 0082 3E46     		mov	r6, r7
 206              	.LVL21:
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 207              		.loc 1 179 9 view .LVU76
 208 0084 7345     		cmp	r3, lr
 209              	.LBB122:
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 210              		.loc 1 216 22 view .LVU77
 211 0086 42EA4142 		orr	r2, r2, r1, lsl #17
 212              		.syntax unified
 213              	@ 216 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 214 008a 02F30F02 		ssat r2, #16, r2
 215              	@ 0 "" 2
 216              	.LVL22:
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 217              		.loc 1 216 22 is_stmt 1 view .LVU78
 218              		.thumb
 219              		.syntax unified
 220              	.LBE122:
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 221              		.loc 1 216 13 is_stmt 0 view .LVU79
 222 008e ACF80020 		strh	r2, [ip]	@ movhi
 218:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
ARM GAS  /tmp/ccTb4p79.s 			page 45


 223              		.loc 1 218 5 is_stmt 1 view .LVU80
 218:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 224              		.loc 1 218 10 is_stmt 0 view .LVU81
 225 0092 CC44     		add	ip, ip, r9
 226              	.LVL23:
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     px = pIn1;
 227              		.loc 1 221 5 is_stmt 1 view .LVU82
 222:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 228              		.loc 1 222 5 view .LVU83
 229              		.loc 1 225 5 view .LVU84
 226:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Decrement loop counter */
 228:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     blockSize1--;
 230              		.loc 1 228 5 view .LVU85
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 231              		.loc 1 179 9 view .LVU86
 232 0094 1ED0     		beq	.L77
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 233              		.loc 1 182 5 view .LVU87
 234              	.LVL24:
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 235              		.loc 1 185 5 view .LVU88
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 236              		.loc 1 189 5 view .LVU89
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 237              		.loc 1 189 11 view .LVU90
 238 0096 5FEA9E05 		lsrs	r5, lr, #2
 239              	.LVL25:
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 240              		.loc 1 189 11 is_stmt 0 view .LVU91
 241 009a 00F02082 		beq	.L39
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 242              		.loc 1 182 9 view .LVU92
 243 009e 0022     		movs	r2, #0
 244              	.LVL26:
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 245              		.loc 1 182 9 view .LVU93
 246 00a0 EE00     		lsls	r6, r5, #3
 247              	.LVL27:
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     px = pIn1;
 248              		.loc 1 221 8 view .LVU94
 249 00a2 3C46     		mov	r4, r7
 250 00a4 08EBC505 		add	r5, r8, r5, lsl #3
 251              	.LVL28:
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 252              		.loc 1 182 9 view .LVU95
 253 00a8 1146     		mov	r1, r2
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 254              		.loc 1 189 11 view .LVU96
 255 00aa 4046     		mov	r0, r8
 256              	.LVL29:
 257              	.L7:
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* x[3] * y[srcBLen - 1] , x[2] * y[srcBLen - 2] */
 258              		.loc 1 193 7 is_stmt 1 view .LVU97
 259              		.file 3 "./Libraries/CMSIS/DSP/Include/arm_math.h"
   1:./Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
ARM GAS  /tmp/ccTb4p79.s 			page 46


   3:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:./Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:./Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
ARM GAS  /tmp/ccTb4p79.s 			page 47


  60:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
ARM GAS  /tmp/ccTb4p79.s 			page 48


 117:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
ARM GAS  /tmp/ccTb4p79.s 			page 49


 174:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
ARM GAS  /tmp/ccTb4p79.s 			page 50


 231:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
ARM GAS  /tmp/ccTb4p79.s 			page 51


 288:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:./Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccTb4p79.s 			page 52


 345:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:./Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
ARM GAS  /tmp/ccTb4p79.s 			page 53


 402:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccTb4p79.s 			page 54


 459:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 460:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 462:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 260              		.loc 3 472 3 view .LVU98
 473:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 261              		.loc 3 474 3 view .LVU99
 262 00ac D0F800A0 		ldr	r10, [r0]	@ unaligned
 263              	.LVL30:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 264              		.loc 3 475 3 view .LVU100
 476:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 265              		.loc 3 477 3 view .LVU101
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 266              		.loc 3 472 3 view .LVU102
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 267              		.loc 3 474 3 view .LVU103
 268 00b0 D4F800B0 		ldr	fp, [r4]	@ unaligned
 269              	.LVL31:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 270              		.loc 3 475 3 view .LVU104
 271              		.loc 3 477 3 view .LVU105
 272              	.LBB123:
 273              	.LBI123:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274              		.loc 2 2005 31 view .LVU106
 275              	.LBB124:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 276              		.loc 2 2007 3 view .LVU107
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 277              		.loc 2 2011 3 view .LVU108
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 278              		.loc 2 2014 3 view .LVU109
 279              		.syntax unified
 280              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 281 00b4 CAFBCB21 		smlald r2, r1, r10, fp
 282              	@ 0 "" 2
 283              	.LVL32:
 284              		.loc 2 2019 3 view .LVU110
 285              		.loc 2 2019 3 is_stmt 0 view .LVU111
 286              		.thumb
 287              		.syntax unified
 288              	.LBE124:
 289              	.LBE123:
 195:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
ARM GAS  /tmp/ccTb4p79.s 			page 55


 290              		.loc 1 195 7 is_stmt 1 view .LVU112
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 291              		.loc 3 472 3 view .LVU113
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 292              		.loc 3 474 3 view .LVU114
 293 00b8 D0F804A0 		ldr	r10, [r0, #4]	@ unaligned
 294              	.LVL33:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295              		.loc 3 475 3 view .LVU115
 296 00bc 0834     		adds	r4, r4, #8
 297              	.LVL34:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 298              		.loc 3 475 3 is_stmt 0 view .LVU116
 299 00be 54F804BC 		ldr	fp, [r4, #-4]	@ unaligned
 300 00c2 0830     		adds	r0, r0, #8
 301              	.LVL35:
 302              		.loc 3 477 3 is_stmt 1 view .LVU117
 303              	.LBB125:
 304              	.LBI125:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 305              		.loc 3 469 28 view .LVU118
 306              	.LBB126:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307              		.loc 3 472 3 view .LVU119
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 308              		.loc 3 474 3 view .LVU120
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 309              		.loc 3 475 3 view .LVU121
 310              		.loc 3 477 3 view .LVU122
 311              		.loc 3 477 3 is_stmt 0 view .LVU123
 312              	.LBE126:
 313              	.LBE125:
 314              	.LBB127:
 315              	.LBI127:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316              		.loc 2 2005 31 is_stmt 1 view .LVU124
 317              	.LBB128:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 318              		.loc 2 2007 3 view .LVU125
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 319              		.loc 2 2011 3 view .LVU126
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 320              		.loc 2 2014 3 view .LVU127
 321              		.syntax unified
 322              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 323 00c4 CAFBCB21 		smlald r2, r1, r10, fp
 324              	@ 0 "" 2
 325              	.LVL36:
 326              		.loc 2 2019 3 view .LVU128
 327              		.loc 2 2019 3 is_stmt 0 view .LVU129
 328              		.thumb
 329              		.syntax unified
 330              	.LBE128:
 331              	.LBE127:
 198:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 332              		.loc 1 198 7 is_stmt 1 view .LVU130
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
ARM GAS  /tmp/ccTb4p79.s 			page 56


 333              		.loc 1 189 11 view .LVU131
 334 00c8 A842     		cmp	r0, r5
 335 00ca EFD1     		bne	.L7
 336 00cc 3E44     		add	r6, r6, r7
 337              	.LVL37:
 338              	.L6:
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 339              		.loc 1 189 11 is_stmt 0 view .LVU132
 340 00ce 023F     		subs	r7, r7, #2
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 341              		.loc 1 182 9 view .LVU133
 342 00d0 7046     		mov	r0, lr
 343 00d2 C6E7     		b	.L5
 344              	.LVL38:
 345              	.L77:
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 346              		.loc 1 182 9 view .LVU134
 347 00d4 0699     		ldr	r1, [sp, #24]
 348 00d6 019A     		ldr	r2, [sp, #4]
 349              	.LVL39:
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 350              		.loc 1 182 9 view .LVU135
 351 00d8 DDF808B0 		ldr	fp, [sp, #8]
 352 00dc 00FB0212 		mla	r2, r0, r2, r1
 353 00e0 CDF848E0 		str	lr, [sp, #72]
 354 00e4 0692     		str	r2, [sp, #24]
 229:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 230:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 231:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* --------------------------
 232:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Initializations of stage2
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ------------------------*/
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
 237:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ....
 238:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen
 239:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    */
 240:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 241:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputA */
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   px = pIn1;
 355              		.loc 1 242 3 is_stmt 1 view .LVU136
 356              	.LVL40:
 243:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 244:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputB */
 245:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   py = pIn2;
 357              		.loc 1 245 3 view .LVU137
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 247:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* count is the index by which the pointer pIn1 to be incremented */
 248:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   count = 0U;
 358              		.loc 1 248 3 view .LVU138
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 250:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* -------------------
 251:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Stage2 process
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ------------------*/
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 254:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 255:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * So, to loop unroll over blockSize2,
ARM GAS  /tmp/ccTb4p79.s 			page 57


 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * srcBLen should be greater than or equal to 4 */
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   if (srcBLen >= 4U)
 359              		.loc 1 257 3 view .LVU139
 360              		.loc 1 257 6 is_stmt 0 view .LVU140
 361 00e6 7246     		mov	r2, lr
 362 00e8 032A     		cmp	r2, #3
 363 00ea DDE904A9 		ldrd	r10, r9, [sp, #16]
 364 00ee 40F23381 		bls	.L4
 365              	.LVL41:
 258:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 259:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     blkCnt = blockSize2 >> 2U;
 366              		.loc 1 260 5 is_stmt 1 view .LVU141
 261:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (blkCnt > 0U)
 367              		.loc 1 262 5 view .LVU142
 368              		.loc 1 262 11 view .LVU143
 369 00f2 109B     		ldr	r3, [sp, #64]
 370              	.LVL42:
 371              		.loc 1 262 11 is_stmt 0 view .LVU144
 372 00f4 9908     		lsrs	r1, r3, #2
 373              	.LVL43:
 374              		.loc 1 262 11 view .LVU145
 375 00f6 1391     		str	r1, [sp, #76]
 376 00f8 00F0EE81 		beq	.L40
 263:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 264:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Set all accumulators to zero */
 265:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc0 = 0;
 266:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc1 = 0;
 267:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc2 = 0;
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc3 = 0;
 269:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 270:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* read x[0], x[1] samples */
 271:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       x0 = read_q15x2 ((q15_t *) px);
 272:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 273:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* read x[1], x[2] samples */
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       x1 = read_q15x2 ((q15_t *) px + 1);
 275:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       px += 2U;
 276:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 277:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 278:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen >> 2U;
 377              		.loc 1 278 9 view .LVU146
 378 00fc 129A     		ldr	r2, [sp, #72]
 379              	.LVL44:
 380              		.loc 1 278 9 view .LVU147
 381 00fe 0198     		ldr	r0, [sp, #4]
 382 0100 9308     		lsrs	r3, r2, #2
 383 0102 02F00302 		and	r2, r2, #3
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 384              		.loc 1 242 6 view .LVU148
 385 0106 099C     		ldr	r4, [sp, #36]
 386 0108 0892     		str	r2, [sp, #32]
 387 010a 4FEAC902 		lsl	r2, r9, #3
 388              		.loc 1 278 9 view .LVU149
 389 010e 0B93     		str	r3, [sp, #44]
 390 0110 0A92     		str	r2, [sp, #40]
 391 0112 069A     		ldr	r2, [sp, #24]
ARM GAS  /tmp/ccTb4p79.s 			page 58


 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 392              		.loc 1 242 6 view .LVU150
 393 0114 0294     		str	r4, [sp, #8]
 394 0116 0244     		add	r2, r2, r0
 395              		.loc 1 278 9 view .LVU151
 396 0118 0491     		str	r1, [sp, #16]
 397              	.LVL45:
 398              		.loc 1 278 9 view .LVU152
 399 011a 0592     		str	r2, [sp, #20]
 400              	.LVL46:
 401              		.loc 1 278 9 view .LVU153
 402 011c DA00     		lsls	r2, r3, #3
 403 011e 013B     		subs	r3, r3, #1
 404 0120 0432     		adds	r2, r2, #4
 405 0122 0D92     		str	r2, [sp, #52]
 406 0124 039A     		ldr	r2, [sp, #12]
 407 0126 02EBC303 		add	r3, r2, r3, lsl #3
 408 012a 0E93     		str	r3, [sp, #56]
 409 012c 4342     		rsbs	r3, r0, #0
 410 012e 0C93     		str	r3, [sp, #48]
 411              	.LVL47:
 412              	.L20:
 265:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc1 = 0;
 413              		.loc 1 265 7 is_stmt 1 view .LVU154
 266:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc2 = 0;
 414              		.loc 1 266 7 view .LVU155
 267:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc3 = 0;
 415              		.loc 1 267 7 view .LVU156
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 416              		.loc 1 268 7 view .LVU157
 271:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 417              		.loc 1 271 7 view .LVU158
 418              	.LBB129:
 419              	.LBI129:
 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 420              		.loc 3 454 28 view .LVU159
 421              	.LBB130:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 422              		.loc 3 457 3 view .LVU160
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 423              		.loc 3 459 3 view .LVU161
 424              	.LBE130:
 425              	.LBE129:
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 426              		.loc 1 268 12 is_stmt 0 view .LVU162
 427 0130 0023     		movs	r3, #0
 428              	.LBB133:
 429              	.LBB131:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 430              		.loc 3 459 3 view .LVU163
 431 0132 029A     		ldr	r2, [sp, #8]
 432              	.LBE131:
 433              	.LBE133:
 434              	.LBB134:
 435              	.LBB135:
 436 0134 DDF80C90 		ldr	r9, [sp, #12]
 437              	.LBE135:
ARM GAS  /tmp/ccTb4p79.s 			page 59


 438              	.LBE134:
 439              	.LBB137:
 440              	.LBB132:
 441 0138 1468     		ldr	r4, [r2]	@ unaligned
 442              	.LVL48:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 443              		.loc 3 461 3 is_stmt 1 view .LVU164
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 444              		.loc 3 461 3 is_stmt 0 view .LVU165
 445              	.LBE132:
 446              	.LBE137:
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       px += 2U;
 447              		.loc 1 274 7 is_stmt 1 view .LVU166
 448              	.LBB138:
 449              	.LBI134:
 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 450              		.loc 3 454 28 view .LVU167
 451              	.LBB136:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 452              		.loc 3 457 3 view .LVU168
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 453              		.loc 3 459 3 view .LVU169
 454 013a 02F1040C 		add	ip, r2, #4
 455 013e D2F802E0 		ldr	lr, [r2, #2]	@ unaligned
 456              	.LVL49:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 457              		.loc 3 461 3 view .LVU170
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 458              		.loc 3 461 3 is_stmt 0 view .LVU171
 459              	.LBE136:
 460              	.LBE138:
 275:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 461              		.loc 1 275 7 is_stmt 1 view .LVU172
 462              		.loc 1 278 7 view .LVU173
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 463              		.loc 1 268 12 is_stmt 0 view .LVU174
 464 0142 9B46     		mov	fp, r3
 267:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc3 = 0;
 465              		.loc 1 267 12 view .LVU175
 466 0144 1846     		mov	r0, r3
 467 0146 1946     		mov	r1, r3
 266:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc2 = 0;
 468              		.loc 1 266 12 view .LVU176
 469 0148 1D46     		mov	r5, r3
 470 014a 9846     		mov	r8, r3
 265:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       acc1 = 0;
 471              		.loc 1 265 12 view .LVU177
 472 014c 1A46     		mov	r2, r3
 473 014e 1E46     		mov	r6, r3
 474              		.loc 1 278 9 view .LVU178
 475 0150 DDF82CA0 		ldr	r10, [sp, #44]
 476              	.LVL50:
 477              	.L15:
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 280:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 282:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       do
ARM GAS  /tmp/ccTb4p79.s 			page 60


 478              		.loc 1 282 7 is_stmt 1 discriminator 1 view .LVU179
 283:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read the first two inputB samples using SIMD:
 285:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****          * y[0] and y[1] */
 286:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 479              		.loc 1 286 9 discriminator 1 view .LVU180
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480              		.loc 3 472 3 discriminator 1 view .LVU181
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 481              		.loc 3 474 3 discriminator 1 view .LVU182
 482 0154 D9F80070 		ldr	r7, [r9]	@ unaligned
 483              	.LVL51:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 484              		.loc 3 475 3 discriminator 1 view .LVU183
 485              		.loc 3 477 3 discriminator 1 view .LVU184
 287:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 288:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc0 +=  x[0] * y[0] + x[1] * y[1] */
 289:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 486              		.loc 1 289 9 discriminator 1 view .LVU185
 487              	.LBB139:
 488              	.LBI139:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 489              		.loc 2 2005 31 discriminator 1 view .LVU186
 490              	.LBB140:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 491              		.loc 2 2007 3 discriminator 1 view .LVU187
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 492              		.loc 2 2011 3 discriminator 1 view .LVU188
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 493              		.loc 2 2014 3 discriminator 1 view .LVU189
 494              		.syntax unified
 495              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 496 0158 C4FBC726 		smlald r2, r6, r4, r7
 497              	@ 0 "" 2
 498              	.LVL52:
 499              		.loc 2 2019 3 discriminator 1 view .LVU190
 500              		.loc 2 2019 3 is_stmt 0 discriminator 1 view .LVU191
 501              		.thumb
 502              		.syntax unified
 503              	.LBE140:
 504              	.LBE139:
 290:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 291:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc1 +=  x[1] * y[0] + x[2] * y[1] */
 292:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 505              		.loc 1 292 9 is_stmt 1 discriminator 1 view .LVU192
 506              	.LBB141:
 507              	.LBI141:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508              		.loc 2 2005 31 discriminator 1 view .LVU193
 509              	.LBB142:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 510              		.loc 2 2007 3 discriminator 1 view .LVU194
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511              		.loc 2 2011 3 discriminator 1 view .LVU195
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 512              		.loc 2 2014 3 discriminator 1 view .LVU196
 513              		.syntax unified
ARM GAS  /tmp/ccTb4p79.s 			page 61


 514              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 515 015c CEFBC758 		smlald r5, r8, lr, r7
 516              	@ 0 "" 2
 517              	.LVL53:
 518              		.loc 2 2019 3 discriminator 1 view .LVU197
 519              		.loc 2 2019 3 is_stmt 0 discriminator 1 view .LVU198
 520              		.thumb
 521              		.syntax unified
 522              	.LBE142:
 523              	.LBE141:
 293:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 294:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[2], x[3] */
 295:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x2 = read_q15x2 ((q15_t *) px);
 524              		.loc 1 295 9 is_stmt 1 discriminator 1 view .LVU199
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 525              		.loc 3 457 3 discriminator 1 view .LVU200
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 526              		.loc 3 459 3 discriminator 1 view .LVU201
 527 0160 DCF800E0 		ldr	lr, [ip]	@ unaligned
 528              	.LVL54:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 529              		.loc 3 461 3 discriminator 1 view .LVU202
 296:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 297:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[3], x[4] */
 298:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x3 = read_q15x2 ((q15_t *) px + 1);
 530              		.loc 1 298 9 discriminator 1 view .LVU203
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 531              		.loc 3 457 3 discriminator 1 view .LVU204
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 532              		.loc 3 459 3 discriminator 1 view .LVU205
 533 0164 DCF80240 		ldr	r4, [ip, #2]	@ unaligned
 534              	.LVL55:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 535              		.loc 3 461 3 discriminator 1 view .LVU206
 299:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 300:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc2 +=  x[2] * y[0] + x[3] * y[1] */
 301:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x2, c0, acc2);
 536              		.loc 1 301 9 discriminator 1 view .LVU207
 537              	.LBB143:
 538              	.LBI143:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 539              		.loc 2 2005 31 discriminator 1 view .LVU208
 540              	.LBB144:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 541              		.loc 2 2007 3 discriminator 1 view .LVU209
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 542              		.loc 2 2011 3 discriminator 1 view .LVU210
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 543              		.loc 2 2014 3 discriminator 1 view .LVU211
 544              		.syntax unified
 545              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 546 0168 CEFBC701 		smlald r0, r1, lr, r7
 547              	@ 0 "" 2
 548              	.LVL56:
 549              		.loc 2 2019 3 discriminator 1 view .LVU212
 550              		.loc 2 2019 3 is_stmt 0 discriminator 1 view .LVU213
 551              		.thumb
ARM GAS  /tmp/ccTb4p79.s 			page 62


 552              		.syntax unified
 553              	.LBE144:
 554              	.LBE143:
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 303:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc3 +=  x[3] * y[0] + x[4] * y[1] */
 304:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x3, c0, acc3);
 555              		.loc 1 304 9 is_stmt 1 discriminator 1 view .LVU214
 556              	.LBB145:
 557              	.LBI145:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 558              		.loc 2 2005 31 discriminator 1 view .LVU215
 559              	.LBB146:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 560              		.loc 2 2007 3 discriminator 1 view .LVU216
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 561              		.loc 2 2011 3 discriminator 1 view .LVU217
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 562              		.loc 2 2014 3 discriminator 1 view .LVU218
 563              		.syntax unified
 564              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 565 016c C4FBC73B 		smlald r3, fp, r4, r7
 566              	@ 0 "" 2
 567              	.LVL57:
 568              		.loc 2 2019 3 discriminator 1 view .LVU219
 569              		.loc 2 2019 3 is_stmt 0 discriminator 1 view .LVU220
 570              		.thumb
 571              		.syntax unified
 572              	.LBE146:
 573              	.LBE145:
 305:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 306:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[2] and y[3] */
 307:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 574              		.loc 1 307 9 is_stmt 1 discriminator 1 view .LVU221
 575              	.LBB147:
 576              	.LBI147:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 577              		.loc 3 469 28 discriminator 1 view .LVU222
 578              	.LBB148:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 579              		.loc 3 472 3 discriminator 1 view .LVU223
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 580              		.loc 3 474 3 discriminator 1 view .LVU224
 581 0170 D9F80470 		ldr	r7, [r9, #4]	@ unaligned
 582              	.LVL58:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 583              		.loc 3 475 3 discriminator 1 view .LVU225
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 584              		.loc 3 475 3 is_stmt 0 discriminator 1 view .LVU226
 585 0174 09F10809 		add	r9, r9, #8
 586              	.LVL59:
 587              		.loc 3 477 3 is_stmt 1 discriminator 1 view .LVU227
 588              		.loc 3 477 3 is_stmt 0 discriminator 1 view .LVU228
 589              	.LBE148:
 590              	.LBE147:
 308:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 309:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc0 +=  x[2] * y[2] + x[3] * y[3] */
 310:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x2, c0, acc0);
ARM GAS  /tmp/ccTb4p79.s 			page 63


 591              		.loc 1 310 9 is_stmt 1 discriminator 1 view .LVU229
 592              	.LBB149:
 593              	.LBI149:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 594              		.loc 2 2005 31 discriminator 1 view .LVU230
 595              	.LBB150:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 596              		.loc 2 2007 3 discriminator 1 view .LVU231
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 597              		.loc 2 2011 3 discriminator 1 view .LVU232
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 598              		.loc 2 2014 3 discriminator 1 view .LVU233
 599              		.syntax unified
 600              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 601 0178 CEFBC726 		smlald r2, r6, lr, r7
 602              	@ 0 "" 2
 603              	.LVL60:
 604              		.loc 2 2019 3 discriminator 1 view .LVU234
 605              		.loc 2 2019 3 is_stmt 0 discriminator 1 view .LVU235
 606              		.thumb
 607              		.syntax unified
 608              	.LBE150:
 609              	.LBE149:
 311:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 312:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc1 +=  x[3] * y[2] + x[4] * y[3] */
 313:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x3, c0, acc1);
 610              		.loc 1 313 9 is_stmt 1 discriminator 1 view .LVU236
 611              	.LBB151:
 612              	.LBI151:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 613              		.loc 2 2005 31 discriminator 1 view .LVU237
 614              	.LBB152:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 615              		.loc 2 2007 3 discriminator 1 view .LVU238
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 616              		.loc 2 2011 3 discriminator 1 view .LVU239
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 617              		.loc 2 2014 3 discriminator 1 view .LVU240
 618              		.syntax unified
 619              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 620 017c C4FBC758 		smlald r5, r8, r4, r7
 621              	@ 0 "" 2
 622              	.LVL61:
 623              		.loc 2 2019 3 discriminator 1 view .LVU241
 624              		.loc 2 2019 3 is_stmt 0 discriminator 1 view .LVU242
 625              		.thumb
 626              		.syntax unified
 627              	.LBE152:
 628              	.LBE151:
 314:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 315:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[4], x[5] */
 316:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x0 = read_q15x2 ((q15_t *) px + 2);
 629              		.loc 1 316 9 is_stmt 1 discriminator 1 view .LVU243
 630              	.LBB153:
 631              	.LBI153:
 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 632              		.loc 3 454 28 discriminator 1 view .LVU244
ARM GAS  /tmp/ccTb4p79.s 			page 64


 633              	.LBB154:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 634              		.loc 3 457 3 discriminator 1 view .LVU245
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 635              		.loc 3 459 3 discriminator 1 view .LVU246
 636 0180 DCF80440 		ldr	r4, [ip, #4]	@ unaligned
 637              	.LVL62:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 638              		.loc 3 461 3 discriminator 1 view .LVU247
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 639              		.loc 3 461 3 is_stmt 0 discriminator 1 view .LVU248
 640              	.LBE154:
 641              	.LBE153:
 317:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 318:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[5], x[6] */
 319:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x1 = read_q15x2 ((q15_t *) px + 3);
 642              		.loc 1 319 9 is_stmt 1 discriminator 1 view .LVU249
 643              	.LBB155:
 644              	.LBI155:
 454:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 645              		.loc 3 454 28 discriminator 1 view .LVU250
 646              	.LBB156:
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 647              		.loc 3 457 3 discriminator 1 view .LVU251
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 648              		.loc 3 459 3 discriminator 1 view .LVU252
 649              	.LBE156:
 650              	.LBE155:
 320:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         px += 4U;
 651              		.loc 1 320 12 is_stmt 0 discriminator 1 view .LVU253
 652 0184 0CF1080C 		add	ip, ip, #8
 653              	.LVL63:
 654              		.loc 1 320 12 discriminator 1 view .LVU254
 655 0188 5CF802EC 		ldr	lr, [ip, #-2]	@ unaligned
 656              	.LVL64:
 657              	.LBB158:
 658              	.LBB157:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 659              		.loc 3 461 3 is_stmt 1 discriminator 1 view .LVU255
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 660              		.loc 3 461 3 is_stmt 0 discriminator 1 view .LVU256
 661              	.LBE157:
 662              	.LBE158:
 663              		.loc 1 320 9 is_stmt 1 discriminator 1 view .LVU257
 321:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 322:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc2 +=  x[4] * y[2] + x[5] * y[3] */
 323:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x0, c0, acc2);
 664              		.loc 1 323 9 discriminator 1 view .LVU258
 665              	.LBB159:
 666              	.LBI159:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 667              		.loc 2 2005 31 discriminator 1 view .LVU259
 668              	.LBB160:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 669              		.loc 2 2007 3 discriminator 1 view .LVU260
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 670              		.loc 2 2011 3 discriminator 1 view .LVU261
ARM GAS  /tmp/ccTb4p79.s 			page 65


2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 671              		.loc 2 2014 3 discriminator 1 view .LVU262
 672              		.syntax unified
 673              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 674 018c C4FBC701 		smlald r0, r1, r4, r7
 675              	@ 0 "" 2
 676              	.LVL65:
 677              		.loc 2 2019 3 discriminator 1 view .LVU263
 678              		.loc 2 2019 3 is_stmt 0 discriminator 1 view .LVU264
 679              		.thumb
 680              		.syntax unified
 681              	.LBE160:
 682              	.LBE159:
 324:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 325:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* acc3 +=  x[5] * y[2] + x[6] * y[3] */
 326:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x1, c0, acc3);
 683              		.loc 1 326 9 is_stmt 1 discriminator 1 view .LVU265
 684              	.LBB161:
 685              	.LBI161:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 686              		.loc 2 2005 31 discriminator 1 view .LVU266
 687              	.LBB162:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 688              		.loc 2 2007 3 discriminator 1 view .LVU267
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 689              		.loc 2 2011 3 discriminator 1 view .LVU268
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 690              		.loc 2 2014 3 discriminator 1 view .LVU269
 691              		.syntax unified
 692              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 693 0190 CEFBC73B 		smlald r3, fp, lr, r7
 694              	@ 0 "" 2
 695              	.LVL66:
 696              		.loc 2 2019 3 discriminator 1 view .LVU270
 697              		.loc 2 2019 3 is_stmt 0 discriminator 1 view .LVU271
 698              		.thumb
 699              		.syntax unified
 700              	.LBE162:
 701              	.LBE161:
 327:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 328:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       } while (--k);
 702              		.loc 1 328 15 is_stmt 1 discriminator 1 view .LVU272
 703              		.loc 1 328 7 is_stmt 0 discriminator 1 view .LVU273
 704 0194 BAF1010A 		subs	r10, r10, #1
 705              	.LVL67:
 706              		.loc 1 328 7 discriminator 1 view .LVU274
 707 0198 DCD1     		bne	.L15
 708 019a 029F     		ldr	r7, [sp, #8]
 709              	.LVL68:
 710              		.loc 1 328 7 discriminator 1 view .LVU275
 711 019c 0794     		str	r4, [sp, #28]
 712 019e 0D9C     		ldr	r4, [sp, #52]
 713              	.LVL69:
 714              		.loc 1 328 7 discriminator 1 view .LVU276
 715 01a0 2744     		add	r7, r7, r4
 329:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 330:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
ARM GAS  /tmp/ccTb4p79.s 			page 66


 331:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****        ** No loop unrolling is used. */
 332:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen % 0x4U;
 716              		.loc 1 332 7 is_stmt 1 view .LVU277
 717              	.LVL70:
 333:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 334:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       if (k == 1U)
 718              		.loc 1 334 7 view .LVU278
 719              		.loc 1 334 10 is_stmt 0 view .LVU279
 720 01a2 089C     		ldr	r4, [sp, #32]
 721 01a4 012C     		cmp	r4, #1
 722 01a6 00F07F81 		beq	.L78
 723              	.LVL71:
 335:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 336:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[4] */
 337:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = *py;
 338:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 339:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 << 16U;
 340:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #else
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 & 0x0000FFFF;
 342:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 343:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 344:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[7] */
 345:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 346:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         px++;
 347:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 348:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulate */
 349:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD (x0, c0, acc0);
 350:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD (x1, c0, acc1);
 351:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALDX(x1, c0, acc2);
 352:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 353:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 354:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 355:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       if (k == 2U)
 724              		.loc 1 355 7 is_stmt 1 view .LVU280
 725              		.loc 1 355 10 is_stmt 0 view .LVU281
 726 01aa 089C     		ldr	r4, [sp, #32]
 727 01ac 022C     		cmp	r4, #2
 728 01ae 00F06881 		beq	.L18
 356:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 357:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[4], y[5] */
 358:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = read_q15x2 ((q15_t *) py);
 359:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 360:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[7], x[8] */
 361:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 362:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 363:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[9] */
 364:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 365:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         px += 2U;
 366:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 367:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulate */
 368:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 370:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x3, c0, acc2);
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x2, c0, acc3);
 372:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 373:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 374:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       if (k == 3U)
ARM GAS  /tmp/ccTb4p79.s 			page 67


 729              		.loc 1 374 7 is_stmt 1 view .LVU282
 730              		.loc 1 374 10 is_stmt 0 view .LVU283
 731 01b2 032C     		cmp	r4, #3
 732 01b4 22D1     		bne	.L17
 375:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 376:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[4], y[5] */
 377:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 733              		.loc 1 377 9 is_stmt 1 view .LVU284
 734              	.LVL72:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 735              		.loc 3 472 3 view .LVU285
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 736              		.loc 3 474 3 view .LVU286
 737 01b6 0E9C     		ldr	r4, [sp, #56]
 738 01b8 D7F800A0 		ldr	r10, [r7]	@ unaligned
 739 01bc D4F80890 		ldr	r9, [r4, #8]	@ unaligned
 740              	.LVL73:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 741              		.loc 3 475 3 view .LVU287
 742              		.loc 3 477 3 view .LVU288
 378:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 379:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[7], x[8] */
 380:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 743              		.loc 1 380 9 view .LVU289
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 744              		.loc 3 457 3 view .LVU290
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 745              		.loc 3 459 3 view .LVU291
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 746              		.loc 3 461 3 view .LVU292
 381:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 382:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[9] */
 383:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 747              		.loc 1 383 9 view .LVU293
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 748              		.loc 3 457 3 view .LVU294
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 749              		.loc 3 459 3 view .LVU295
 750 01c0 0F94     		str	r4, [sp, #60]
 751 01c2 D7F802C0 		ldr	ip, [r7, #2]	@ unaligned
 752              	.LVL74:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 753              		.loc 3 461 3 view .LVU296
 384:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 385:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulate */
 386:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 754              		.loc 1 386 9 view .LVU297
 755              	.LBB163:
 756              	.LBI163:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 757              		.loc 2 2005 31 view .LVU298
 758              	.LBB164:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 759              		.loc 2 2007 3 view .LVU299
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760              		.loc 2 2011 3 view .LVU300
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
ARM GAS  /tmp/ccTb4p79.s 			page 68


 761              		.loc 2 2014 3 view .LVU301
 762 01c6 079C     		ldr	r4, [sp, #28]
 763              		.syntax unified
 764              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 765 01c8 C4FBC926 		smlald r2, r6, r4, r9
 766              	@ 0 "" 2
 767              	.LVL75:
 768              		.loc 2 2019 3 view .LVU302
 769              		.loc 2 2019 3 is_stmt 0 view .LVU303
 770              		.thumb
 771              		.syntax unified
 772              	.LBE164:
 773              	.LBE163:
 387:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 774              		.loc 1 387 9 is_stmt 1 view .LVU304
 775              	.LBB166:
 776              	.LBI166:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 777              		.loc 2 2005 31 view .LVU305
 778              	.LBB167:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 779              		.loc 2 2007 3 view .LVU306
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 780              		.loc 2 2011 3 view .LVU307
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 781              		.loc 2 2014 3 view .LVU308
 782              	.LBE167:
 783              	.LBE166:
 784              	.LBB169:
 785              	.LBB165:
 786 01cc 0792     		str	r2, [sp, #28]
 787              	.LVL76:
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 788              		.loc 2 2014 3 is_stmt 0 view .LVU309
 789              	.LBE165:
 790              	.LBE169:
 791              	.LBB170:
 792              	.LBB168:
 793 01ce 4446     		mov	r4, r8
 794              	.LVL77:
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 795              		.loc 2 2014 3 view .LVU310
 796              		.syntax unified
 797              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 798 01d0 CEFBC954 		smlald r5, r4, lr, r9
 799              	@ 0 "" 2
 800              	.LVL78:
 801              		.loc 2 2019 3 is_stmt 1 view .LVU311
 802              		.loc 2 2019 3 is_stmt 0 view .LVU312
 803              		.thumb
 804              		.syntax unified
 805              	.LBE168:
 806              	.LBE170:
 388:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x3, c0, acc2);
 807              		.loc 1 388 9 is_stmt 1 view .LVU313
 808              	.LBB171:
 809              	.LBI171:
ARM GAS  /tmp/ccTb4p79.s 			page 69


2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 810              		.loc 2 2005 31 view .LVU314
 811              	.LBB172:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 812              		.loc 2 2007 3 view .LVU315
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 813              		.loc 2 2011 3 view .LVU316
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 814              		.loc 2 2014 3 view .LVU317
 815              		.syntax unified
 816              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 817 01d4 CAFBC901 		smlald r0, r1, r10, r9
 818              	@ 0 "" 2
 819              	.LVL79:
 820              		.loc 2 2019 3 view .LVU318
 821              		.loc 2 2019 3 is_stmt 0 view .LVU319
 822              		.thumb
 823              		.syntax unified
 824              	.LBE172:
 825              	.LBE171:
 389:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x2, c0, acc3);
 826              		.loc 1 389 9 is_stmt 1 view .LVU320
 827              	.LBB173:
 828              	.LBI173:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 829              		.loc 2 2005 31 view .LVU321
 830              	.LBB174:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 831              		.loc 2 2007 3 view .LVU322
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 832              		.loc 2 2011 3 view .LVU323
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 833              		.loc 2 2014 3 view .LVU324
 834              		.syntax unified
 835              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 836 01d8 CCFBC93B 		smlald r3, fp, ip, r9
 837              	@ 0 "" 2
 838              	.LVL80:
 839              		.loc 2 2019 3 view .LVU325
 840              		.loc 2 2019 3 is_stmt 0 view .LVU326
 841              		.thumb
 842              		.syntax unified
 843              	.LBE174:
 844              	.LBE173:
 390:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 391:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = (*py);
 845              		.loc 1 391 9 is_stmt 1 view .LVU327
 846              		.loc 1 391 12 is_stmt 0 view .LVU328
 847 01dc 0F9A     		ldr	r2, [sp, #60]
 848 01de 7F68     		ldr	r7, [r7, #4]	@ unaligned
 849              	.LVL81:
 850              		.loc 1 391 12 view .LVU329
 851 01e0 B2F90C90 		ldrsh	r9, [r2, #12]
 852              	.LVL82:
 392:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 393:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read y[6] */
 394:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
ARM GAS  /tmp/ccTb4p79.s 			page 70


 395:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 << 16U;
 396:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #else
 397:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         c0 = c0 & 0x0000FFFF;
 853              		.loc 1 397 9 is_stmt 1 view .LVU330
 398:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 399:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 400:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Read x[10] */
 401:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         x3 = read_q15x2 ((q15_t *) px + 2);
 854              		.loc 1 401 9 view .LVU331
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 855              		.loc 3 457 3 view .LVU332
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 856              		.loc 3 459 3 view .LVU333
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 857              		.loc 3 461 3 view .LVU334
 402:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         px += 3U;
 858              		.loc 1 402 9 view .LVU335
 403:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 404:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 405:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc0 = __SMLALDX(x1, c0, acc0);
 859              		.loc 1 405 9 view .LVU336
 860              	.LBB175:
 861              	.LBB176:
2020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
2023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
2029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
 862              		.loc 2 2031 3 is_stmt 0 view .LVU337
 863 01e4 079A     		ldr	r2, [sp, #28]
 864              	.LBE176:
 865              	.LBE175:
 397:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 866              		.loc 1 397 12 view .LVU338
 867 01e6 1FFA89F9 		uxth	r9, r9
 868              	.LVL83:
 869              	.LBB178:
 870              	.LBI175:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 871              		.loc 2 2022 31 is_stmt 1 view .LVU339
 872              	.LBB177:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 873              		.loc 2 2024 3 view .LVU340
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 874              		.loc 2 2028 3 view .LVU341
 875              		.loc 2 2031 3 view .LVU342
 876              		.syntax unified
 877              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 878 01ea CEFBD926 		smlaldx r2, r6, lr, r9
 879              	@ 0 "" 2
ARM GAS  /tmp/ccTb4p79.s 			page 71


 880              	.LVL84:
2032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
 881              		.loc 2 2036 3 view .LVU343
 882              		.loc 2 2036 3 is_stmt 0 view .LVU344
 883              		.thumb
 884              		.syntax unified
 885              	.LBE177:
 886              	.LBE178:
 406:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD (x2, c0, acc1);
 887              		.loc 1 406 9 is_stmt 1 view .LVU345
 888              	.LBB179:
 889              	.LBI179:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 890              		.loc 2 2005 31 view .LVU346
 891              	.LBB180:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 892              		.loc 2 2007 3 view .LVU347
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 893              		.loc 2 2011 3 view .LVU348
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 894              		.loc 2 2014 3 view .LVU349
 895              		.syntax unified
 896              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 897 01ee CCFBC954 		smlald r5, r4, ip, r9
 898              	@ 0 "" 2
 899              	.LVL85:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 900              		.loc 2 2019 3 view .LVU350
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 901              		.loc 2 2019 3 is_stmt 0 view .LVU351
 902              		.thumb
 903              		.syntax unified
 904              	.LBE180:
 905              	.LBE179:
 906              		.loc 1 406 14 view .LVU352
 907 01f2 A046     		mov	r8, r4
 908              	.LVL86:
 407:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALDX(x2, c0, acc2);
 909              		.loc 1 407 9 is_stmt 1 view .LVU353
 910              	.LBB181:
 911              	.LBI181:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 912              		.loc 2 2022 31 view .LVU354
 913              	.LBB182:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 914              		.loc 2 2024 3 view .LVU355
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 915              		.loc 2 2028 3 view .LVU356
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 916              		.loc 2 2031 3 view .LVU357
 917              		.syntax unified
 918              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 919 01f4 CCFBD901 		smlaldx r0, r1, ip, r9
ARM GAS  /tmp/ccTb4p79.s 			page 72


 920              	@ 0 "" 2
 921              	.LVL87:
 922              		.loc 2 2036 3 view .LVU358
 923              		.loc 2 2036 3 is_stmt 0 view .LVU359
 924              		.thumb
 925              		.syntax unified
 926              	.LBE182:
 927              	.LBE181:
 408:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 928              		.loc 1 408 9 is_stmt 1 view .LVU360
 929              	.LBB183:
 930              	.LBI183:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 931              		.loc 2 2022 31 view .LVU361
 932              	.LBB184:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 933              		.loc 2 2024 3 view .LVU362
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 934              		.loc 2 2028 3 view .LVU363
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 935              		.loc 2 2031 3 view .LVU364
 936              		.syntax unified
 937              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 938 01f8 C7FBD93B 		smlaldx r3, fp, r7, r9
 939              	@ 0 "" 2
 940              	.LVL88:
 941              		.loc 2 2036 3 view .LVU365
 942              		.thumb
 943              		.syntax unified
 944              	.L17:
 945              		.loc 2 2036 3 is_stmt 0 view .LVU366
 946              	.LBE184:
 947              	.LBE183:
 409:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 410:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 411:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc0 >> 15, 16));
 948              		.loc 1 412 7 is_stmt 1 view .LVU367
 949              	.LBB185:
 950              		.loc 1 412 24 view .LVU368
 951              		.loc 1 412 24 view .LVU369
 952 01fc 029C     		ldr	r4, [sp, #8]
 953 01fe D20B     		lsrs	r2, r2, #15
 954              	.LVL89:
 955              		.loc 1 412 24 is_stmt 0 view .LVU370
 956              	.LBE185:
 957              	.LBB186:
 413:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 414:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 415:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc1 >> 15, 16));
 958              		.loc 1 416 24 view .LVU371
 959 0200 ED0B     		lsrs	r5, r5, #15
 960              	.LVL90:
 961              		.loc 1 416 24 view .LVU372
 962              	.LBE186:
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
ARM GAS  /tmp/ccTb4p79.s 			page 73


 963              		.loc 1 412 15 view .LVU373
 964 0202 0C9F     		ldr	r7, [sp, #48]
 965 0204 0834     		adds	r4, r4, #8
 966              	.LBB187:
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 967              		.loc 1 412 24 view .LVU374
 968 0206 42EA4642 		orr	r2, r2, r6, lsl #17
 969              	.LBE187:
 970              	.LBB188:
 417:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 418:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc2 >> 15, 16));
 971              		.loc 1 419 24 view .LVU375
 972 020a C00B     		lsrs	r0, r0, #15
 973              	.LVL91:
 974              		.loc 1 419 24 view .LVU376
 975 020c 0294     		str	r4, [sp, #8]
 976              	.LBE188:
 977              	.LBB189:
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 421:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 422:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(acc3 >> 15, 16));
 978              		.loc 1 422 24 view .LVU377
 979 020e DB0B     		lsrs	r3, r3, #15
 980              	.LVL92:
 981              		.loc 1 422 24 view .LVU378
 982              	.LBE189:
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 983              		.loc 1 412 15 view .LVU379
 984 0210 059C     		ldr	r4, [sp, #20]
 985              	.LBB190:
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 986              		.loc 1 416 24 view .LVU380
 987 0212 45EA4845 		orr	r5, r5, r8, lsl #17
 988              	.LBE190:
 989              	.LBB191:
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 990              		.loc 1 412 24 view .LVU381
 991              		.syntax unified
 992              	@ 412 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 993 0216 02F30F02 		ssat r2, #16, r2
 994              	@ 0 "" 2
 995              	.LVL93:
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 996              		.loc 1 412 24 is_stmt 1 view .LVU382
 997              		.thumb
 998              		.syntax unified
 999              	.LBE191:
 412:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1000              		.loc 1 412 15 is_stmt 0 view .LVU383
 1001 021a 2646     		mov	r6, r4
 1002 021c E253     		strh	r2, [r4, r7]	@ movhi
 414:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1003              		.loc 1 414 7 is_stmt 1 view .LVU384
 1004              	.LVL94:
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1005              		.loc 1 416 7 view .LVU385
ARM GAS  /tmp/ccTb4p79.s 			page 74


 1006              	.LBB192:
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1007              		.loc 1 416 24 view .LVU386
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1008              		.loc 1 416 24 view .LVU387
 1009              		.syntax unified
 1010              	@ 416 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 1011 021e 05F30F05 		ssat r5, #16, r5
 1012              	@ 0 "" 2
 1013              	.LVL95:
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1014              		.loc 1 416 24 view .LVU388
 1015              		.thumb
 1016              		.syntax unified
 1017              	.LBE192:
 416:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1018              		.loc 1 416 15 is_stmt 0 view .LVU389
 1019 0222 2580     		strh	r5, [r4]	@ movhi
 1020              	.LBB193:
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1021              		.loc 1 419 24 view .LVU390
 1022 0224 40EA4140 		orr	r0, r0, r1, lsl #17
 1023              	.LBE193:
 417:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1024              		.loc 1 417 7 is_stmt 1 view .LVU391
 1025              	.LVL96:
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1026              		.loc 1 419 7 view .LVU392
 1027              	.LBB194:
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1028              		.loc 1 419 24 view .LVU393
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1029              		.loc 1 419 24 view .LVU394
 1030              	.LBE194:
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1031              		.loc 1 419 15 is_stmt 0 view .LVU395
 1032 0228 019C     		ldr	r4, [sp, #4]
 1033              	.LVL97:
 1034              	.LBB195:
 1035              		.loc 1 422 24 view .LVU396
 1036 022a 43EA4B43 		orr	r3, r3, fp, lsl #17
 1037              	.LBE195:
 1038              	.LBB196:
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1039              		.loc 1 419 24 view .LVU397
 1040              		.syntax unified
 1041              	@ 419 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 1042 022e 00F30F00 		ssat r0, #16, r0
 1043              	@ 0 "" 2
 1044              	.LVL98:
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1045              		.loc 1 419 24 is_stmt 1 view .LVU398
 1046              		.thumb
 1047              		.syntax unified
 1048              	.LBE196:
 1049              	.LBB197:
 1050              		.loc 1 422 24 is_stmt 0 view .LVU399
ARM GAS  /tmp/ccTb4p79.s 			page 75


 1051              		.syntax unified
 1052              	@ 422 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 1053 0232 03F30F03 		ssat r3, #16, r3
 1054              	@ 0 "" 2
 1055              		.thumb
 1056              		.syntax unified
 1057              	.LBE197:
 419:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1058              		.loc 1 419 15 view .LVU400
 1059 0236 3053     		strh	r0, [r6, r4]	@ movhi
 420:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1060              		.loc 1 420 7 is_stmt 1 view .LVU401
 1061              	.LVL99:
 1062              		.loc 1 422 7 view .LVU402
 1063              	.LBB198:
 1064              		.loc 1 422 24 view .LVU403
 1065              		.loc 1 422 24 view .LVU404
 1066              		.loc 1 422 24 view .LVU405
 1067              	.LBE198:
 1068              		.loc 1 422 15 is_stmt 0 view .LVU406
 1069 0238 26F81430 		strh	r3, [r6, r4, lsl #1]	@ movhi
 423:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 1070              		.loc 1 423 7 is_stmt 1 view .LVU407
 1071              	.LVL100:
 424:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 425:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Increment the count by 4 as 4 output values are computed */
 426:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       count += 4U;
 1072              		.loc 1 426 7 view .LVU408
 427:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 428:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 429:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       px = pIn1 + count;
 1073              		.loc 1 429 7 view .LVU409
 430:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       py = pIn2;
 1074              		.loc 1 430 7 view .LVU410
 431:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 432:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement loop counter */
 433:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       blkCnt--;
 1075              		.loc 1 433 7 view .LVU411
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1076              		.loc 1 262 11 view .LVU412
 1077 023c 0A9B     		ldr	r3, [sp, #40]
 1078              	.LVL101:
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1079              		.loc 1 262 11 is_stmt 0 view .LVU413
 1080 023e F318     		adds	r3, r6, r3
 1081 0240 0593     		str	r3, [sp, #20]
 1082 0242 049B     		ldr	r3, [sp, #16]
 1083 0244 013B     		subs	r3, r3, #1
 1084              	.LVL102:
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1085              		.loc 1 262 11 view .LVU414
 1086 0246 0493     		str	r3, [sp, #16]
 1087 0248 7FF472AF 		bne	.L20
 1088 024c 139B     		ldr	r3, [sp, #76]
 1089              	.LVL103:
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1090              		.loc 1 262 11 view .LVU415
ARM GAS  /tmp/ccTb4p79.s 			page 76


 1091 024e 0698     		ldr	r0, [sp, #24]
 1092              	.LVL104:
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1093              		.loc 1 262 11 view .LVU416
 1094 0250 0A99     		ldr	r1, [sp, #40]
 1095 0252 01FB0302 		mla	r2, r1, r3, r0
 1096              	.LVL105:
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1097              		.loc 1 262 11 view .LVU417
 1098 0256 0999     		ldr	r1, [sp, #36]
 1099 0258 0692     		str	r2, [sp, #24]
 1100 025a 1A46     		mov	r2, r3
 1101 025c 9B00     		lsls	r3, r3, #2
 1102 025e 01EBC200 		add	r0, r1, r2, lsl #3
 1103              	.LVL106:
 1104              	.L14:
 434:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 435:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 436:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 437:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      ** No loop unrolling is used. */
 438:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     blkCnt = blockSize2 % 0x4U;
 1105              		.loc 1 438 5 is_stmt 1 view .LVU418
 439:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 440:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (blkCnt > 0U)
 1106              		.loc 1 440 5 view .LVU419
 1107              		.loc 1 440 11 view .LVU420
 1108 0262 109A     		ldr	r2, [sp, #64]
 1109 0264 12F00302 		ands	r2, r2, #3
 1110              	.LVL107:
 1111              		.loc 1 440 11 is_stmt 0 view .LVU421
 1112 0268 0892     		str	r2, [sp, #32]
 1113 026a 61D0     		beq	.L21
 441:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 442:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Accumulator is made zero for every iteration */
 443:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = 0;
 444:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 445:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 446:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen >> 2U;
 1114              		.loc 1 446 9 view .LVU422
 1115 026c 1299     		ldr	r1, [sp, #72]
 1116 026e 5E1C     		adds	r6, r3, #1
 1117 0270 039C     		ldr	r4, [sp, #12]
 1118 0272 1344     		add	r3, r3, r2
 1119              	.LVL108:
 1120              		.loc 1 446 9 view .LVU423
 1121 0274 4FEA9109 		lsr	r9, r1, #2
 1122 0278 01F0030A 		and	r10, r1, #3
 1123 027c 0999     		ldr	r1, [sp, #36]
 1124 027e 04EBC905 		add	r5, r4, r9, lsl #3
 1125 0282 DDF81880 		ldr	r8, [sp, #24]
 1126 0286 8A1C     		adds	r2, r1, #2
 1127              	.LVL109:
 1128              		.loc 1 446 9 view .LVU424
 1129 0288 0834     		adds	r4, r4, #8
 1130 028a 0595     		str	r5, [sp, #20]
 1131 028c 4FEAC90B 		lsl	fp, r9, #3
 1132 0290 4FEA4A05 		lsl	r5, r10, #1
ARM GAS  /tmp/ccTb4p79.s 			page 77


 1133 0294 0494     		str	r4, [sp, #16]
 1134 0296 01EB4606 		add	r6, r1, r6, lsl #1
 1135              	.LVL110:
 1136              		.loc 1 446 9 view .LVU425
 1137 029a 02EB430E 		add	lr, r2, r3, lsl #1
 1138 029e 0795     		str	r5, [sp, #28]
 1139              	.LVL111:
 1140              	.L25:
 443:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1141              		.loc 1 443 7 is_stmt 1 view .LVU426
 1142              		.loc 1 446 7 view .LVU427
 447:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 448:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 449:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       while (k > 0U)
 1143              		.loc 1 450 7 view .LVU428
 1144              		.loc 1 450 13 view .LVU429
 1145 02a0 00F10802 		add	r2, r0, #8
 1146 02a4 049B     		ldr	r3, [sp, #16]
 446:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1147              		.loc 1 446 9 is_stmt 0 view .LVU430
 1148 02a6 4946     		mov	r1, r9
 443:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1149              		.loc 1 443 11 view .LVU431
 1150 02a8 0024     		movs	r4, #0
 1151 02aa 0025     		movs	r5, #0
 1152 02ac 0290     		str	r0, [sp, #8]
 1153              	.LVL112:
 1154              	.L22:
 451:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 452:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 453:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 1155              		.loc 1 453 9 is_stmt 1 view .LVU432
 1156              		.loc 1 453 13 is_stmt 0 view .LVU433
 1157 02ae 32F808CC 		ldrh	ip, [r2, #-8]
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1158              		.loc 1 450 13 view .LVU434
 1159 02b2 0139     		subs	r1, r1, #1
 1160              	.LVL113:
 1161              		.loc 1 453 13 view .LVU435
 1162 02b4 33F8087C 		ldrh	r7, [r3, #-8]
 1163 02b8 02F10802 		add	r2, r2, #8
 1164              	.LVL114:
 454:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 1165              		.loc 1 454 13 view .LVU436
 1166 02bc 32F80E0C 		ldrh	r0, [r2, #-14]
 1167 02c0 03F10803 		add	r3, r3, #8
 453:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 1168              		.loc 1 453 13 view .LVU437
 1169 02c4 CCFB8745 		smlalbb	r4, r5, ip, r7
 1170              	.LVL115:
 1171              		.loc 1 454 9 is_stmt 1 view .LVU438
 1172              		.loc 1 454 13 is_stmt 0 view .LVU439
 1173 02c8 33F80E7C 		ldrh	r7, [r3, #-14]
 455:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 1174              		.loc 1 455 13 view .LVU440
 1175 02cc 32F80CCC 		ldrh	ip, [r2, #-12]
ARM GAS  /tmp/ccTb4p79.s 			page 78


 454:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 1176              		.loc 1 454 13 view .LVU441
 1177 02d0 C0FB8745 		smlalbb	r4, r5, r0, r7
 1178              	.LVL116:
 1179              		.loc 1 455 9 is_stmt 1 view .LVU442
 1180              		.loc 1 455 13 is_stmt 0 view .LVU443
 1181 02d4 33F80C0C 		ldrh	r0, [r3, #-12]
 456:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 1182              		.loc 1 456 13 view .LVU444
 1183 02d8 32F80A7C 		ldrh	r7, [r2, #-10]
 455:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 1184              		.loc 1 455 13 view .LVU445
 1185 02dc CCFB8045 		smlalbb	r4, r5, ip, r0
 1186              	.LVL117:
 1187              		.loc 1 456 9 is_stmt 1 view .LVU446
 1188              		.loc 1 456 13 is_stmt 0 view .LVU447
 1189 02e0 33F80ACC 		ldrh	ip, [r3, #-10]
 1190 02e4 C7FB8C45 		smlalbb	r4, r5, r7, ip
 1191              	.LVL118:
 457:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 458:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Decrement loop counter */
 459:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         k--;
 1192              		.loc 1 459 9 is_stmt 1 view .LVU448
 450:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1193              		.loc 1 450 13 view .LVU449
 1194 02e8 E1D1     		bne	.L22
 1195 02ea 0298     		ldr	r0, [sp, #8]
 1196 02ec 5844     		add	r0, r0, fp
 460:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 461:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 462:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 463:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****        ** No loop unrolling is used. */
 464:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen % 0x4U;
 1197              		.loc 1 464 7 view .LVU450
 1198              	.LVL119:
 465:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 466:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       while (k > 0U)
 1199              		.loc 1 466 7 view .LVU451
 1200              		.loc 1 466 13 view .LVU452
 1201 02ee BAF1000F 		cmp	r10, #0
 1202 02f2 0AD0     		beq	.L23
 1203 02f4 079B     		ldr	r3, [sp, #28]
 1204 02f6 C718     		adds	r7, r0, r3
 456:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1205              		.loc 1 456 36 is_stmt 0 view .LVU453
 1206 02f8 059B     		ldr	r3, [sp, #20]
 1207              	.LVL120:
 1208              	.L24:
 467:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 468:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulates */
 469:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
 1209              		.loc 1 469 9 is_stmt 1 view .LVU454
 1210              		.loc 1 469 13 is_stmt 0 view .LVU455
 1211 02fa 30F8021B 		ldrh	r1, [r0], #2
 1212              	.LVL121:
 1213              		.loc 1 469 13 view .LVU456
 1214 02fe 33F8022B 		ldrh	r2, [r3], #2
ARM GAS  /tmp/ccTb4p79.s 			page 79


 1215              	.LVL122:
 466:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1216              		.loc 1 466 13 view .LVU457
 1217 0302 B842     		cmp	r0, r7
 1218              		.loc 1 469 13 view .LVU458
 1219 0304 C1FB8245 		smlalbb	r4, r5, r1, r2
 1220              	.LVL123:
 470:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 471:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Decrement the loop counter */
 472:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         k--;
 1221              		.loc 1 472 9 is_stmt 1 view .LVU459
 466:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1222              		.loc 1 466 13 view .LVU460
 1223 0308 F7D1     		bne	.L24
 1224              	.LVL124:
 1225              	.L23:
 473:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 474:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 475:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(sum >> 15, 16));
 1226              		.loc 1 476 7 view .LVU461
 1227              	.LBB199:
 1228              		.loc 1 476 24 view .LVU462
 1229              		.loc 1 476 24 view .LVU463
 1230 030a E30B     		lsrs	r3, r4, #15
 1231              	.LBE199:
 477:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 478:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 479:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 480:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Increment count by 1, as one output value is computed */
 481:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       count++;
 482:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 483:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 484:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       px = pIn1 + count;
 1232              		.loc 1 484 17 is_stmt 0 view .LVU464
 1233 030c 3046     		mov	r0, r6
 1234              	.LVL125:
 1235              		.loc 1 484 17 view .LVU465
 1236 030e 0236     		adds	r6, r6, #2
 1237              	.LBB200:
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1238              		.loc 1 476 24 view .LVU466
 1239 0310 43EA4543 		orr	r3, r3, r5, lsl #17
 1240              	.LBE200:
 440:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1241              		.loc 1 440 11 view .LVU467
 1242 0314 B645     		cmp	lr, r6
 1243              	.LBB201:
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1244              		.loc 1 476 24 view .LVU468
 1245              		.syntax unified
 1246              	@ 476 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 1247 0316 03F30F03 		ssat r3, #16, r3
 1248              	@ 0 "" 2
 1249              	.LVL126:
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1250              		.loc 1 476 24 is_stmt 1 view .LVU469
ARM GAS  /tmp/ccTb4p79.s 			page 80


 1251              		.thumb
 1252              		.syntax unified
 1253              	.LBE201:
 476:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1254              		.loc 1 476 15 is_stmt 0 view .LVU470
 1255 031a A8F80030 		strh	r3, [r8]	@ movhi
 478:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1256              		.loc 1 478 7 is_stmt 1 view .LVU471
 478:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1257              		.loc 1 478 12 is_stmt 0 view .LVU472
 1258 031e 019B     		ldr	r3, [sp, #4]
 1259              	.LVL127:
 478:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1260              		.loc 1 478 12 view .LVU473
 1261 0320 9844     		add	r8, r8, r3
 1262              	.LVL128:
 481:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1263              		.loc 1 481 7 is_stmt 1 view .LVU474
 1264              		.loc 1 484 7 view .LVU475
 485:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       py = pIn2;
 1265              		.loc 1 485 7 view .LVU476
 486:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 487:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement the loop counter */
 488:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       blkCnt--;
 1266              		.loc 1 488 7 view .LVU477
 440:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1267              		.loc 1 440 11 view .LVU478
 1268 0322 BDD1     		bne	.L25
 440:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1269              		.loc 1 440 11 is_stmt 0 view .LVU479
 1270 0324 0699     		ldr	r1, [sp, #24]
 1271 0326 019B     		ldr	r3, [sp, #4]
 1272 0328 089A     		ldr	r2, [sp, #32]
 1273 032a 02FB0313 		mla	r3, r2, r3, r1
 1274 032e 0693     		str	r3, [sp, #24]
 1275              	.LVL129:
 1276              	.L21:
 489:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 490:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 491:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   else
 492:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 493:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* If the srcBLen is not a multiple of 4,
 494:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      * the blockSize2 loop cannot be unrolled by 4 */
 495:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     blkCnt = blockSize2;
 496:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (blkCnt > 0U)
 498:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 499:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Accumulator is made zero for every iteration */
 500:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = 0;
 501:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 502:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* srcBLen number of MACS should be performed */
 503:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k = srcBLen;
 504:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       while (k > 0U)
 506:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 507:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Perform the multiply-accumulate */
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q63_t) *px++ * *py++);
ARM GAS  /tmp/ccTb4p79.s 			page 81


 509:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 510:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* Decrement the loop counter */
 511:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         k--;
 512:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 513:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 514:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pOut = (q15_t) (__SSAT(sum >> 15, 16));
 516:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 517:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       pOut += inc;
 518:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 519:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Increment the MAC count */
 520:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       count++;
 521:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 522:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 523:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       px = pIn1 + count;
 524:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       py = pIn2;
 525:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 526:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement the loop counter */
 527:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       blkCnt--;
 528:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 529:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 530:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 531:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 532:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* --------------------------
 533:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Initializations of stage3
 534:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * -------------------------*/
 535:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 536:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLe
 537:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLe
 538:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ....
 539:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
 540:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * sum +=  x[srcALen-1] * y[0]
 541:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    */
 542:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 543:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* In this stage the MAC operations are decreased by 1 for every iteration.
 544:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      The count variable holds the number of MAC operations performed */
 545:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   count = srcBLen - 1U;
 1277              		.loc 1 545 3 is_stmt 1 view .LVU480
 546:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 547:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputA */
 548:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 1278              		.loc 1 548 3 view .LVU481
 1279 0330 119E     		ldr	r6, [sp, #68]
 1280              		.loc 1 548 9 is_stmt 0 view .LVU482
 1281 0332 099B     		ldr	r3, [sp, #36]
 1282 0334 109A     		ldr	r2, [sp, #64]
 549:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   px = pSrc1;
 550:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 551:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Working pointer of inputB */
 552:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   py = pIn2;
 553:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 554:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* -------------------
 555:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * Stage3 process
 556:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ------------------*/
 557:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   while (blockSize3 > 0U)
 559:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
ARM GAS  /tmp/ccTb4p79.s 			page 82


 560:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Accumulator is made zero for every iteration */
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     sum = 0;
 562:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 563:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 564:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     k = count >> 2U;
 565:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 566:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 567:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0U)
 1283              		.loc 1 568 11 view .LVU483
 1284 0336 5FEA9608 		lsrs	r8, r6, #2
 1285 033a 069F     		ldr	r7, [sp, #24]
 548:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   px = pSrc1;
 1286              		.loc 1 548 9 view .LVU484
 1287 033c 03EB4200 		add	r0, r3, r2, lsl #1
 1288              	.LVL130:
 549:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   px = pSrc1;
 1289              		.loc 1 549 3 is_stmt 1 view .LVU485
 552:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1290              		.loc 1 552 3 view .LVU486
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 1291              		.loc 1 558 3 view .LVU487
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 1292              		.loc 1 558 9 view .LVU488
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 1293              		.loc 1 558 9 is_stmt 0 view .LVU489
 1294 0340 DDF80CC0 		ldr	ip, [sp, #12]
 1295              	.LVL131:
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1296              		.loc 1 561 5 is_stmt 1 view .LVU490
 564:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1297              		.loc 1 564 5 view .LVU491
 1298              		.loc 1 568 5 view .LVU492
 1299              		.loc 1 568 11 view .LVU493
 1300 0344 4CD1     		bne	.L79
 1301              	.LVL132:
 1302              	.L30:
 569:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 570:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Perform the multiply-accumulate */
 571:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* sum += x[srcALen - srcBLen + 4] * y[3] , sum += x[srcALen - srcBLen + 3] * y[2] */
 572:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 573:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* sum += x[srcALen - srcBLen + 2] * y[1] , sum += x[srcALen - srcBLen + 1] * y[0] */
 574:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 575:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 576:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement loop counter */
 577:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k--;
 578:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 579:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 580:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 581:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****      ** No loop unrolling is used. */
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     k = count % 0x4U;
 1303              		.loc 1 582 5 view .LVU494
 583:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 584:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     while (k > 0U)
 1304              		.loc 1 584 5 view .LVU495
 1305              		.loc 1 584 11 view .LVU496
 1306 0346 002E     		cmp	r6, #0
ARM GAS  /tmp/ccTb4p79.s 			page 83


 1307 0348 00F0C380 		beq	.L42
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1308              		.loc 1 561 9 is_stmt 0 view .LVU497
 1309 034c 4246     		mov	r2, r8
 1310              		.loc 1 584 11 view .LVU498
 1311 034e 0146     		mov	r1, r0
 1312 0350 E046     		mov	r8, ip
 1313 0352 B646     		mov	lr, r6
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1314              		.loc 1 561 9 view .LVU499
 1315 0354 1346     		mov	r3, r2
 1316 0356 5FE0     		b	.L32
 1317              	.LVL133:
 1318              	.L4:
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1319              		.loc 1 497 11 is_stmt 1 view .LVU500
 1320 0358 109A     		ldr	r2, [sp, #64]
 1321 035a 92B3     		cbz	r2, .L12
 1322 035c 099A     		ldr	r2, [sp, #36]
 1323 035e 0BF10204 		add	r4, fp, #2
 1324 0362 C3EBC378 		rsb	r8, r3, r3, lsl #31
 517:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1325              		.loc 1 517 12 is_stmt 0 view .LVU501
 1326 0366 DDF818C0 		ldr	ip, [sp, #24]
 1327 036a 02EB4A0E 		add	lr, r2, r10, lsl #1
 1328 036e 1444     		add	r4, r4, r2
 1329 0370 4FEA4902 		lsl	r2, r9, #1
 1330 0374 DDF80CB0 		ldr	fp, [sp, #12]
 1331 0378 4FEA4808 		lsl	r8, r8, #1
 1332 037c 9246     		mov	r10, r2
 1333 037e 0192     		str	r2, [sp, #4]
 1334              	.LVL134:
 1335              	.L13:
 517:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1336              		.loc 1 517 12 view .LVU502
 1337 0380 08EB0402 		add	r2, r8, r4
 1338              	.LVL135:
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1339              		.loc 1 505 13 is_stmt 1 view .LVU503
 1340 0384 002B     		cmp	r3, #0
 1341 0386 00F0A280 		beq	.L80
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1342              		.loc 1 505 13 is_stmt 0 view .LVU504
 1343 038a 5D46     		mov	r5, fp
 500:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1344              		.loc 1 500 11 view .LVU505
 1345 038c 0020     		movs	r0, #0
 1346 038e 0021     		movs	r1, #0
 1347              	.LVL136:
 1348              	.L27:
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1349              		.loc 1 508 9 is_stmt 1 view .LVU506
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1350              		.loc 1 508 13 is_stmt 0 view .LVU507
 1351 0390 32F8027B 		ldrh	r7, [r2], #2
 1352              	.LVL137:
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
ARM GAS  /tmp/ccTb4p79.s 			page 84


 1353              		.loc 1 508 13 view .LVU508
 1354 0394 35F8026B 		ldrh	r6, [r5], #2
 1355              	.LVL138:
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1356              		.loc 1 505 13 view .LVU509
 1357 0398 A242     		cmp	r2, r4
 508:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1358              		.loc 1 508 13 view .LVU510
 1359 039a C7FB8601 		smlalbb	r0, r1, r7, r6
 1360              	.LVL139:
 511:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 1361              		.loc 1 511 9 is_stmt 1 view .LVU511
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1362              		.loc 1 505 13 view .LVU512
 1363 039e F7D1     		bne	.L27
 1364 03a0 C20B     		lsrs	r2, r0, #15
 1365              	.LVL140:
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1366              		.loc 1 505 13 is_stmt 0 view .LVU513
 1367 03a2 42EA4142 		orr	r2, r2, r1, lsl #17
 1368              	.LVL141:
 1369              	.L28:
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1370              		.loc 1 515 7 is_stmt 1 view .LVU514
 1371              	.LBB202:
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1372              		.loc 1 515 24 view .LVU515
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1373              		.loc 1 515 24 view .LVU516
 1374 03a6 0234     		adds	r4, r4, #2
 1375              		.syntax unified
 1376              	@ 515 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 1377 03a8 02F30F02 		ssat r2, #16, r2
 1378              	@ 0 "" 2
 1379              	.LVL142:
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1380              		.loc 1 515 24 view .LVU517
 1381              		.thumb
 1382              		.syntax unified
 1383              	.LBE202:
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1384              		.loc 1 497 11 is_stmt 0 view .LVU518
 1385 03ac A645     		cmp	lr, r4
 515:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1386              		.loc 1 515 15 view .LVU519
 1387 03ae ACF80020 		strh	r2, [ip]	@ movhi
 517:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1388              		.loc 1 517 7 is_stmt 1 view .LVU520
 517:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1389              		.loc 1 517 12 is_stmt 0 view .LVU521
 1390 03b2 D444     		add	ip, ip, r10
 1391              	.LVL143:
 520:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1392              		.loc 1 520 7 is_stmt 1 view .LVU522
 523:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       py = pIn2;
 1393              		.loc 1 523 7 view .LVU523
 524:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
ARM GAS  /tmp/ccTb4p79.s 			page 85


 1394              		.loc 1 524 7 view .LVU524
 527:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 1395              		.loc 1 527 7 view .LVU525
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1396              		.loc 1 497 11 view .LVU526
 1397 03b4 E4D1     		bne	.L13
 1398 03b6 0699     		ldr	r1, [sp, #24]
 1399 03b8 019B     		ldr	r3, [sp, #4]
 1400              	.LVL144:
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1401              		.loc 1 497 11 is_stmt 0 view .LVU527
 1402 03ba 109A     		ldr	r2, [sp, #64]
 1403              	.LVL145:
 497:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1404              		.loc 1 497 11 view .LVU528
 1405 03bc 02FB0313 		mla	r3, r2, r3, r1
 1406 03c0 0693     		str	r3, [sp, #24]
 1407              	.LVL146:
 1408              	.L12:
 545:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1409              		.loc 1 545 3 is_stmt 1 view .LVU529
 548:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   px = pSrc1;
 1410              		.loc 1 548 3 view .LVU530
 548:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   px = pSrc1;
 1411              		.loc 1 548 9 is_stmt 0 view .LVU531
 1412 03c2 099B     		ldr	r3, [sp, #36]
 1413 03c4 109A     		ldr	r2, [sp, #64]
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 1414              		.loc 1 558 9 view .LVU532
 1415 03c6 119E     		ldr	r6, [sp, #68]
 548:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   px = pSrc1;
 1416              		.loc 1 548 9 view .LVU533
 1417 03c8 03EB4200 		add	r0, r3, r2, lsl #1
 1418              	.LVL147:
 549:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1419              		.loc 1 549 3 is_stmt 1 view .LVU534
 552:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1420              		.loc 1 552 3 view .LVU535
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 1421              		.loc 1 558 3 view .LVU536
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 1422              		.loc 1 558 9 view .LVU537
 1423 03cc D6B3     		cbz	r6, .L1
 1424 03ce 4FEA4903 		lsl	r3, r9, #1
 1425 03d2 069F     		ldr	r7, [sp, #24]
 1426 03d4 DDF80CC0 		ldr	ip, [sp, #12]
 1427 03d8 0193     		str	r3, [sp, #4]
 1428              	.LVL148:
 1429              	.L37:
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1430              		.loc 1 561 5 view .LVU538
 564:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1431              		.loc 1 564 5 view .LVU539
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1432              		.loc 1 568 5 view .LVU540
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1433              		.loc 1 568 11 view .LVU541
ARM GAS  /tmp/ccTb4p79.s 			page 86


 1434 03da 5FEA9608 		lsrs	r8, r6, #2
 1435              	.LVL149:
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1436              		.loc 1 568 11 is_stmt 0 view .LVU542
 1437 03de B2D0     		beq	.L30
 1438              	.L79:
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1439              		.loc 1 561 9 view .LVU543
 1440 03e0 0022     		movs	r2, #0
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1441              		.loc 1 568 11 view .LVU544
 1442 03e2 6446     		mov	r4, ip
 1443 03e4 0146     		mov	r1, r0
 1444 03e6 4546     		mov	r5, r8
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1445              		.loc 1 561 9 view .LVU545
 1446 03e8 1346     		mov	r3, r2
 1447              	.LVL150:
 1448              	.L31:
 572:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* sum += x[srcALen - srcBLen + 2] * y[1] , sum += x[srcALen - srcBLen + 1] * y[0] */
 1449              		.loc 1 572 7 is_stmt 1 view .LVU546
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1450              		.loc 3 472 3 view .LVU547
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1451              		.loc 3 474 3 view .LVU548
 1452 03ea D1F800E0 		ldr	lr, [r1]	@ unaligned
 1453              	.LVL151:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1454              		.loc 3 475 3 view .LVU549
 1455              		.loc 3 477 3 view .LVU550
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1456              		.loc 3 472 3 view .LVU551
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1457              		.loc 3 474 3 view .LVU552
 1458 03ee D4F80090 		ldr	r9, [r4]	@ unaligned
 1459              	.LVL152:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1460              		.loc 3 475 3 view .LVU553
 1461              		.loc 3 477 3 view .LVU554
 1462              	.LBB203:
 1463              	.LBI203:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1464              		.loc 2 2005 31 view .LVU555
 1465              	.LBB204:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1466              		.loc 2 2007 3 view .LVU556
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1467              		.loc 2 2011 3 view .LVU557
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1468              		.loc 2 2014 3 view .LVU558
 1469              		.syntax unified
 1470              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1471 03f2 CEFBC923 		smlald r2, r3, lr, r9
 1472              	@ 0 "" 2
 1473              	.LVL153:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1474              		.loc 2 2019 3 view .LVU559
ARM GAS  /tmp/ccTb4p79.s 			page 87


2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1475              		.loc 2 2019 3 is_stmt 0 view .LVU560
 1476              		.thumb
 1477              		.syntax unified
 1478              	.LBE204:
 1479              	.LBE203:
 574:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1480              		.loc 1 574 7 is_stmt 1 view .LVU561
 1481              	.LBB205:
 1482              	.LBI205:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 1483              		.loc 3 469 28 view .LVU562
 1484              	.LBB206:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1485              		.loc 3 472 3 view .LVU563
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1486              		.loc 3 474 3 view .LVU564
 1487 03f6 D1F804E0 		ldr	lr, [r1, #4]	@ unaligned
 1488              	.LVL154:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1489              		.loc 3 475 3 view .LVU565
 1490 03fa 0834     		adds	r4, r4, #8
 1491              	.LVL155:
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1492              		.loc 3 475 3 is_stmt 0 view .LVU566
 1493 03fc 54F8049C 		ldr	r9, [r4, #-4]	@ unaligned
 1494 0400 0831     		adds	r1, r1, #8
 1495              	.LVL156:
 1496              		.loc 3 477 3 is_stmt 1 view .LVU567
 1497              		.loc 3 477 3 is_stmt 0 view .LVU568
 1498              	.LBE206:
 1499              	.LBE205:
 1500              	.LBB207:
 1501              	.LBI207:
 469:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 1502              		.loc 3 469 28 is_stmt 1 view .LVU569
 1503              	.LBB208:
 472:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1504              		.loc 3 472 3 view .LVU570
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1505              		.loc 3 474 3 view .LVU571
 475:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1506              		.loc 3 475 3 view .LVU572
 1507              		.loc 3 477 3 view .LVU573
 1508              		.loc 3 477 3 is_stmt 0 view .LVU574
 1509              	.LBE208:
 1510              	.LBE207:
 1511              	.LBB209:
 1512              	.LBI209:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1513              		.loc 2 2005 31 is_stmt 1 view .LVU575
 1514              	.LBB210:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1515              		.loc 2 2007 3 view .LVU576
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1516              		.loc 2 2011 3 view .LVU577
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
ARM GAS  /tmp/ccTb4p79.s 			page 88


 1517              		.loc 2 2014 3 view .LVU578
 1518              		.syntax unified
 1519              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1520 0402 CEFBC923 		smlald r2, r3, lr, r9
 1521              	@ 0 "" 2
 1522              	.LVL157:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1523              		.loc 2 2019 3 view .LVU579
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1524              		.loc 2 2019 3 is_stmt 0 view .LVU580
 1525              		.thumb
 1526              		.syntax unified
 1527              	.LBE210:
 1528              	.LBE209:
 577:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 1529              		.loc 1 577 7 is_stmt 1 view .LVU581
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1530              		.loc 1 568 11 view .LVU582
 1531 0406 013D     		subs	r5, r5, #1
 1532              	.LVL158:
 568:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1533              		.loc 1 568 11 is_stmt 0 view .LVU583
 1534 0408 EFD1     		bne	.L31
 1535              		.loc 1 584 11 view .LVU584
 1536 040a 16F0030E 		ands	lr, r6, #3
 1537 040e 00EBC801 		add	r1, r0, r8, lsl #3
 1538              	.LVL159:
 1539              		.loc 1 584 11 view .LVU585
 1540 0412 0CEBC808 		add	r8, ip, r8, lsl #3
 582:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1541              		.loc 1 582 5 is_stmt 1 view .LVU586
 1542              	.LVL160:
 1543              		.loc 1 584 5 view .LVU587
 1544              		.loc 1 584 11 view .LVU588
 1545 0416 29D0     		beq	.L81
 1546              	.LVL161:
 1547              	.L32:
 1548              		.loc 1 584 11 is_stmt 0 view .LVU589
 1549 0418 01EB4E0E 		add	lr, r1, lr, lsl #1
 1550              	.LVL162:
 1551              	.L35:
 585:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 586:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Perform the multiply-accumulate */
 587:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       sum = __SMLALD(*px++, *py++, sum);
 1552              		.loc 1 587 7 is_stmt 1 view .LVU590
 1553              		.loc 1 587 13 is_stmt 0 view .LVU591
 1554 041c 31F9024B 		ldrsh	r4, [r1], #2
 1555              	.LVL163:
 1556              		.loc 1 587 13 view .LVU592
 1557 0420 38F9025B 		ldrsh	r5, [r8], #2
 1558              	.LVL164:
 1559              	.LBB211:
 1560              	.LBI211:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1561              		.loc 2 2005 31 is_stmt 1 view .LVU593
 1562              	.LBB212:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
ARM GAS  /tmp/ccTb4p79.s 			page 89


 1563              		.loc 2 2007 3 view .LVU594
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1564              		.loc 2 2011 3 view .LVU595
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1565              		.loc 2 2014 3 view .LVU596
 1566              		.syntax unified
 1567              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1568 0424 C4FBC523 		smlald r2, r3, r4, r5
 1569              	@ 0 "" 2
 1570              	.LVL165:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1571              		.loc 2 2019 3 view .LVU597
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1572              		.loc 2 2019 3 is_stmt 0 view .LVU598
 1573              		.thumb
 1574              		.syntax unified
 1575              	.LBE212:
 1576              	.LBE211:
 588:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 589:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Decrement loop counter */
 590:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       k--;
 1577              		.loc 1 590 7 is_stmt 1 view .LVU599
 584:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1578              		.loc 1 584 11 view .LVU600
 1579 0428 7145     		cmp	r1, lr
 1580 042a F7D1     		bne	.L35
 1581              	.LVL166:
 1582              	.L34:
 591:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 592:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 593:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     *pOut = (q15_t) (__SSAT((sum >> 15), 16));
 1583              		.loc 1 594 5 view .LVU601
 1584              	.LBB213:
 1585              		.loc 1 594 22 view .LVU602
 1586              		.loc 1 594 22 view .LVU603
 1587 042c D20B     		lsrs	r2, r2, #15
 1588              	.LVL167:
 1589              		.loc 1 594 22 is_stmt 0 view .LVU604
 1590              	.LBE213:
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 1591              		.loc 1 558 9 view .LVU605
 1592 042e 013E     		subs	r6, r6, #1
 1593              	.LVL168:
 595:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pOut += inc;
 597:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 598:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 599:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     px = ++pSrc1;
 1594              		.loc 1 599 8 view .LVU606
 1595 0430 00F10200 		add	r0, r0, #2
 1596              	.LVL169:
 1597              	.LBB214:
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1598              		.loc 1 594 22 view .LVU607
 1599 0434 42EA4342 		orr	r2, r2, r3, lsl #17
 1600              	.LBE214:
ARM GAS  /tmp/ccTb4p79.s 			page 90


 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1601              		.loc 1 596 10 view .LVU608
 1602 0438 019B     		ldr	r3, [sp, #4]
 1603              	.LBB215:
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1604              		.loc 1 594 22 view .LVU609
 1605              		.syntax unified
 1606              	@ 594 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 1607 043a 02F30F02 		ssat r2, #16, r2
 1608              	@ 0 "" 2
 1609              	.LVL170:
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1610              		.loc 1 594 22 is_stmt 1 view .LVU610
 1611              		.thumb
 1612              		.syntax unified
 1613              	.LBE215:
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1614              		.loc 1 594 13 is_stmt 0 view .LVU611
 1615 043e 3A80     		strh	r2, [r7]	@ movhi
 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1616              		.loc 1 596 5 is_stmt 1 view .LVU612
 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1617              		.loc 1 596 10 is_stmt 0 view .LVU613
 1618 0440 1F44     		add	r7, r7, r3
 1619              	.LVL171:
 1620              		.loc 1 599 5 is_stmt 1 view .LVU614
 600:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     py = pIn2;
 1621              		.loc 1 600 5 view .LVU615
 601:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 602:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Decrement MAC count */
 603:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     count--;
 1622              		.loc 1 603 5 view .LVU616
 604:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 605:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Decrement loop counter */
 606:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     blockSize3--;
 1623              		.loc 1 606 5 view .LVU617
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 1624              		.loc 1 558 9 view .LVU618
 1625 0442 CAD1     		bne	.L37
 1626              	.LVL172:
 1627              	.L1:
 607:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 608:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 609:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 610:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 611:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *pIn1 = pSrcA;                           /* InputA pointer */
 612:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   const q15_t *pIn2 = pSrcB + (srcBLen - 1U);          /* InputB pointer */
 613:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         q63_t sum;                                     /* Accumulators */
 614:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t i = 0U, j;                            /* Loop counters */
 615:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t inv = 0U;                             /* Reverse order flag */
 616:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         uint32_t tot = 0U;                             /* Length */
 617:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 618:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
 619:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* srcB is always made to slide across srcA. */
 620:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
 621:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
 622:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
ARM GAS  /tmp/ccTb4p79.s 			page 91


 623:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* and a varaible, inv is set to 1 */
 624:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If lengths are not equal then zero pad has to be done to  make the two
 625:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * inputs of same length. But to improve the performance, we include zeroes
 626:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * in the output instead of zero padding either of the the inputs*/
 627:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen > srcBLen, (srcALen - srcBLen) zeroes has to included in the
 628:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * starting of the output buffer */
 629:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* If srcALen < srcBLen, (srcALen - srcBLen) zeroes has to included in the
 630:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * ending of the output buffer */
 631:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Once the zero padding is done the remaining of the output is calcualted
 632:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****    * using convolution but with the shorter signal time shifted. */
 633:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 634:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Calculate the length of the remaining sequence */
 635:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   tot = ((srcALen + srcBLen) - 2U);
 636:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 637:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   if (srcALen > srcBLen)
 638:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 639:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Calculating the number of zeros to be padded to the output */
 640:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     j = srcALen - srcBLen;
 641:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 642:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialise the pointer after zero padding */
 643:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pDst += j;
 644:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 645:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 646:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   else if (srcALen < srcBLen)
 647:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 648:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization to inputB pointer */
 649:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn1 = pSrcB;
 650:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 651:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialization to the end of inputA pointer */
 652:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pIn2 = pSrcA + (srcALen - 1U);
 653:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 654:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialisation of the pointer after zero padding */
 655:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     pDst = pDst + tot;
 656:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 657:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Swapping the lengths */
 658:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     j = srcALen;
 659:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     srcALen = srcBLen;
 660:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     srcBLen = j;
 661:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 662:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Setting the reverse flag */
 663:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     inv = 1;
 664:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 665:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 666:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   /* Loop to calculate convolution for output length number of values */
 667:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   for (i = 0U; i <= tot; i++)
 668:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 669:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Initialize sum with zero to carry on MAC operations */
 670:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     sum = 0;
 671:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 672:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Loop to perform MAC operations according to convolution equation */
 673:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     for (j = 0U; j <= i; j++)
 674:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 675:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       /* Check the array limitations */
 676:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       if (((i - j) < srcBLen) && (j < srcALen))
 677:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 678:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         /* z[i] += x[i-j] * y[j] */
 679:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         sum += ((q31_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
ARM GAS  /tmp/ccTb4p79.s 			page 92


 680:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 681:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     }
 682:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 683:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Store the output in the destination buffer */
 684:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     if (inv == 1)
 685:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pDst-- = (q15_t) __SSAT((sum >> 15U), 16U);
 686:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     else
 687:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       *pDst++ = (q15_t) __SSAT((sum >> 15U), 16U);
 688:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 689:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 690:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 691:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 692:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** }
 1628              		.loc 1 692 1 is_stmt 0 view .LVU619
 1629 0444 15B0     		add	sp, sp, #84
 1630              	.LCFI2:
 1631              		.cfi_remember_state
 1632              		.cfi_def_cfa_offset 36
 1633              		@ sp needed
 1634 0446 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1635              	.LVL173:
 1636              	.L2:
 1637              	.LCFI3:
 1638              		.cfi_restore_state
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1639              		.loc 1 121 5 is_stmt 1 view .LVU620
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1640              		.loc 1 124 5 view .LVU621
 127:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     srcBLen = srcALen;
 1641              		.loc 1 127 5 view .LVU622
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     srcALen = j;
 1642              		.loc 1 128 5 view .LVU623
 129:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1643              		.loc 1 129 5 view .LVU624
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1644              		.loc 1 133 5 view .LVU625
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1645              		.loc 1 133 17 is_stmt 0 view .LVU626
 1646 044a 274A     		ldr	r2, .L82
 1647              	.LVL174:
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1648              		.loc 1 133 10 view .LVU627
 1649 044c 0846     		mov	r0, r1
 1650              	.LVL175:
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1651              		.loc 1 133 10 view .LVU628
 1652 044e 099C     		ldr	r4, [sp, #36]
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 1653              		.loc 1 136 9 view .LVU629
 1654 0450 4FF0FF39 		mov	r9, #-1
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1655              		.loc 1 133 17 view .LVU630
 1656 0454 1A44     		add	r2, r2, r3
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1657              		.loc 1 121 10 view .LVU631
 1658 0456 039D     		ldr	r5, [sp, #12]
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
ARM GAS  /tmp/ccTb4p79.s 			page 93


 1659              		.loc 1 124 10 view .LVU632
 1660 0458 0394     		str	r4, [sp, #12]
 1661              	.LVL176:
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1662              		.loc 1 133 17 view .LVU633
 1663 045a 0A44     		add	r2, r2, r1
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1664              		.loc 1 133 10 view .LVU634
 1665 045c 1946     		mov	r1, r3
 1666              	.LVL177:
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1667              		.loc 1 133 10 view .LVU635
 1668 045e 0346     		mov	r3, r0
 1669              	.LVL178:
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1670              		.loc 1 133 10 view .LVU636
 1671 0460 1E98     		ldr	r0, [sp, #120]
 1672              	.LVL179:
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1673              		.loc 1 121 10 view .LVU637
 1674 0462 0995     		str	r5, [sp, #36]
 1675              	.LVL180:
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1676              		.loc 1 133 10 view .LVU638
 1677 0464 00EB4202 		add	r2, r0, r2, lsl #1
 1678 0468 0692     		str	r2, [sp, #24]
 1679              	.LVL181:
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 1680              		.loc 1 136 5 is_stmt 1 view .LVU639
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 1681              		.loc 1 136 5 is_stmt 0 view .LVU640
 1682 046a D8E5     		b	.L3
 1683              	.LVL182:
 1684              	.L81:
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1685              		.loc 1 594 5 is_stmt 1 view .LVU641
 1686              	.LBB216:
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1687              		.loc 1 594 22 view .LVU642
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1688              		.loc 1 594 22 view .LVU643
 1689 046c D20B     		lsrs	r2, r2, #15
 1690              	.LVL183:
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1691              		.loc 1 594 22 is_stmt 0 view .LVU644
 1692              	.LBE216:
 599:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     py = pIn2;
 1693              		.loc 1 599 8 view .LVU645
 1694 046e 0230     		adds	r0, r0, #2
 1695              	.LVL184:
 603:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1696              		.loc 1 603 10 view .LVU646
 1697 0470 013E     		subs	r6, r6, #1
 1698              	.LVL185:
 1699              	.LBB217:
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1700              		.loc 1 594 22 view .LVU647
ARM GAS  /tmp/ccTb4p79.s 			page 94


 1701 0472 42EA4342 		orr	r2, r2, r3, lsl #17
 1702              	.LBE217:
 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1703              		.loc 1 596 10 view .LVU648
 1704 0476 019B     		ldr	r3, [sp, #4]
 1705              	.LBB218:
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1706              		.loc 1 594 22 view .LVU649
 1707              		.syntax unified
 1708              	@ 594 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c" 1
 1709 0478 02F30F02 		ssat r2, #16, r2
 1710              	@ 0 "" 2
 1711              	.LVL186:
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1712              		.loc 1 594 22 is_stmt 1 view .LVU650
 1713              		.thumb
 1714              		.syntax unified
 1715              	.LBE218:
 594:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1716              		.loc 1 594 13 is_stmt 0 view .LVU651
 1717 047c 3A80     		strh	r2, [r7]	@ movhi
 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1718              		.loc 1 596 5 is_stmt 1 view .LVU652
 596:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1719              		.loc 1 596 10 is_stmt 0 view .LVU653
 1720 047e 1F44     		add	r7, r7, r3
 1721              	.LVL187:
 599:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     py = pIn2;
 1722              		.loc 1 599 5 is_stmt 1 view .LVU654
 600:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1723              		.loc 1 600 5 view .LVU655
 603:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1724              		.loc 1 603 5 view .LVU656
 606:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   }
 1725              		.loc 1 606 5 view .LVU657
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 1726              		.loc 1 558 9 view .LVU658
 558:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****   {
 1727              		.loc 1 558 9 is_stmt 0 view .LVU659
 1728 0480 ABE7     		b	.L37
 1729              	.LVL188:
 1730              	.L18:
 358:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1731              		.loc 1 358 9 is_stmt 1 view .LVU660
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1732              		.loc 3 457 3 view .LVU661
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1733              		.loc 3 459 3 view .LVU662
 1734 0482 0E9C     		ldr	r4, [sp, #56]
 1735 0484 D7F80090 		ldr	r9, [r7]	@ unaligned
 1736              	.LVL189:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1737              		.loc 3 459 3 is_stmt 0 view .LVU663
 1738 0488 D4F808C0 		ldr	ip, [r4, #8]	@ unaligned
 1739              	.LVL190:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1740              		.loc 3 461 3 is_stmt 1 view .LVU664
ARM GAS  /tmp/ccTb4p79.s 			page 95


 361:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1741              		.loc 1 361 9 view .LVU665
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1742              		.loc 3 457 3 view .LVU666
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1743              		.loc 3 459 3 view .LVU667
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1744              		.loc 3 461 3 view .LVU668
 364:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         px += 2U;
 1745              		.loc 1 364 9 view .LVU669
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1746              		.loc 3 457 3 view .LVU670
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1747              		.loc 3 459 3 view .LVU671
 1748 048c D7F80270 		ldr	r7, [r7, #2]	@ unaligned
 1749              	.LVL191:
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1750              		.loc 3 461 3 view .LVU672
 365:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1751              		.loc 1 365 9 view .LVU673
 368:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 1752              		.loc 1 368 9 view .LVU674
 1753              	.LBB219:
 1754              	.LBI219:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1755              		.loc 2 2005 31 view .LVU675
 1756              	.LBB220:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1757              		.loc 2 2007 3 view .LVU676
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1758              		.loc 2 2011 3 view .LVU677
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1759              		.loc 2 2014 3 view .LVU678
 1760 0490 079C     		ldr	r4, [sp, #28]
 1761              		.syntax unified
 1762              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1763 0492 C4FBCC26 		smlald r2, r6, r4, ip
 1764              	@ 0 "" 2
 1765              	.LVL192:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1766              		.loc 2 2019 3 view .LVU679
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1767              		.loc 2 2019 3 is_stmt 0 view .LVU680
 1768              		.thumb
 1769              		.syntax unified
 1770              	.LBE220:
 1771              	.LBE219:
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x3, c0, acc2);
 1772              		.loc 1 369 9 is_stmt 1 view .LVU681
 1773              	.LBB221:
 1774              	.LBI221:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1775              		.loc 2 2005 31 view .LVU682
 1776              	.LBB222:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1777              		.loc 2 2007 3 view .LVU683
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccTb4p79.s 			page 96


 1778              		.loc 2 2011 3 view .LVU684
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1779              		.loc 2 2014 3 view .LVU685
 1780 0496 4446     		mov	r4, r8
 1781              		.syntax unified
 1782              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1783 0498 CEFBCC54 		smlald r5, r4, lr, ip
 1784              	@ 0 "" 2
 1785              	.LVL193:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1786              		.loc 2 2019 3 view .LVU686
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1787              		.loc 2 2019 3 is_stmt 0 view .LVU687
 1788              		.thumb
 1789              		.syntax unified
 1790              	.LBE222:
 1791              	.LBE221:
 369:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALD(x3, c0, acc2);
 1792              		.loc 1 369 14 view .LVU688
 1793 049c A046     		mov	r8, r4
 1794              	.LVL194:
 370:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALD(x2, c0, acc3);
 1795              		.loc 1 370 9 is_stmt 1 view .LVU689
 1796              	.LBB223:
 1797              	.LBI223:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1798              		.loc 2 2005 31 view .LVU690
 1799              	.LBB224:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1800              		.loc 2 2007 3 view .LVU691
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1801              		.loc 2 2011 3 view .LVU692
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1802              		.loc 2 2014 3 view .LVU693
 1803              		.syntax unified
 1804              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1805 049e C9FBCC01 		smlald r0, r1, r9, ip
 1806              	@ 0 "" 2
 1807              	.LVL195:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1808              		.loc 2 2019 3 view .LVU694
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1809              		.loc 2 2019 3 is_stmt 0 view .LVU695
 1810              		.thumb
 1811              		.syntax unified
 1812              	.LBE224:
 1813              	.LBE223:
 371:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 1814              		.loc 1 371 9 is_stmt 1 view .LVU696
 1815              	.LBB225:
 1816              	.LBI225:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1817              		.loc 2 2005 31 view .LVU697
 1818              	.LBB226:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1819              		.loc 2 2007 3 view .LVU698
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccTb4p79.s 			page 97


 1820              		.loc 2 2011 3 view .LVU699
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1821              		.loc 2 2014 3 view .LVU700
 1822              		.syntax unified
 1823              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1824 04a2 C7FBCC3B 		smlald r3, fp, r7, ip
 1825              	@ 0 "" 2
 1826              	.LVL196:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1827              		.loc 2 2019 3 view .LVU701
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1828              		.loc 2 2019 3 is_stmt 0 view .LVU702
 1829              		.thumb
 1830              		.syntax unified
 1831              	.LBE226:
 1832              	.LBE225:
 374:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1833              		.loc 1 374 7 is_stmt 1 view .LVU703
 1834 04a6 A9E6     		b	.L17
 1835              	.LVL197:
 1836              	.L78:
 337:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 1837              		.loc 1 337 9 view .LVU704
 337:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 1838              		.loc 1 337 12 is_stmt 0 view .LVU705
 1839 04a8 0E9C     		ldr	r4, [sp, #56]
 1840 04aa D7F80090 		ldr	r9, [r7]	@ unaligned
 1841              	.LVL198:
 337:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 1842              		.loc 1 337 12 view .LVU706
 1843 04ae B4F908C0 		ldrsh	ip, [r4, #8]
 1844              	.LVL199:
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 1845              		.loc 1 341 9 is_stmt 1 view .LVU707
 345:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         px++;
 1846              		.loc 1 345 9 view .LVU708
 457:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1847              		.loc 3 457 3 view .LVU709
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1848              		.loc 3 459 3 view .LVU710
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1849              		.loc 3 461 3 view .LVU711
 346:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1850              		.loc 1 346 9 view .LVU712
 349:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc1 = __SMLALD (x1, c0, acc1);
 1851              		.loc 1 349 9 view .LVU713
 1852              	.LBB227:
 1853              	.LBB228:
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1854              		.loc 2 2014 3 is_stmt 0 view .LVU714
 1855 04b2 079C     		ldr	r4, [sp, #28]
 1856              	.LBE228:
 1857              	.LBE227:
 341:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 1858              		.loc 1 341 12 view .LVU715
 1859 04b4 1FFA8CF7 		uxth	r7, ip
 1860              	.LVL200:
ARM GAS  /tmp/ccTb4p79.s 			page 98


 1861              	.LBB230:
 1862              	.LBI227:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1863              		.loc 2 2005 31 is_stmt 1 view .LVU716
 1864              	.LBB229:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1865              		.loc 2 2007 3 view .LVU717
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1866              		.loc 2 2011 3 view .LVU718
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1867              		.loc 2 2014 3 view .LVU719
 1868              		.syntax unified
 1869              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1870 04b8 C4FBC726 		smlald r2, r6, r4, r7
 1871              	@ 0 "" 2
 1872              	.LVL201:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1873              		.loc 2 2019 3 view .LVU720
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1874              		.loc 2 2019 3 is_stmt 0 view .LVU721
 1875              		.thumb
 1876              		.syntax unified
 1877              	.LBE229:
 1878              	.LBE230:
 350:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALDX(x1, c0, acc2);
 1879              		.loc 1 350 9 is_stmt 1 view .LVU722
 1880              	.LBB231:
 1881              	.LBI231:
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1882              		.loc 2 2005 31 view .LVU723
 1883              	.LBB232:
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1884              		.loc 2 2007 3 view .LVU724
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1885              		.loc 2 2011 3 view .LVU725
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1886              		.loc 2 2014 3 view .LVU726
 1887 04bc 4446     		mov	r4, r8
 1888              		.syntax unified
 1889              	@ 2014 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1890 04be CEFBC754 		smlald r5, r4, lr, r7
 1891              	@ 0 "" 2
 1892              	.LVL202:
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1893              		.loc 2 2019 3 view .LVU727
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1894              		.loc 2 2019 3 is_stmt 0 view .LVU728
 1895              		.thumb
 1896              		.syntax unified
 1897              	.LBE232:
 1898              	.LBE231:
 350:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc2 = __SMLALDX(x1, c0, acc2);
 1899              		.loc 1 350 14 view .LVU729
 1900 04c2 A046     		mov	r8, r4
 1901              	.LVL203:
 351:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 1902              		.loc 1 351 9 is_stmt 1 view .LVU730
ARM GAS  /tmp/ccTb4p79.s 			page 99


 1903              	.LBB233:
 1904              	.LBI233:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1905              		.loc 2 2022 31 view .LVU731
 1906              	.LBB234:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1907              		.loc 2 2024 3 view .LVU732
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1908              		.loc 2 2028 3 view .LVU733
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1909              		.loc 2 2031 3 view .LVU734
 1910              		.syntax unified
 1911              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1912 04c4 CEFBD701 		smlaldx r0, r1, lr, r7
 1913              	@ 0 "" 2
 1914              	.LVL204:
 1915              		.loc 2 2036 3 view .LVU735
 1916              		.loc 2 2036 3 is_stmt 0 view .LVU736
 1917              		.thumb
 1918              		.syntax unified
 1919              	.LBE234:
 1920              	.LBE233:
 352:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       }
 1921              		.loc 1 352 9 is_stmt 1 view .LVU737
 1922              	.LBB235:
 1923              	.LBI235:
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1924              		.loc 2 2022 31 view .LVU738
 1925              	.LBB236:
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1926              		.loc 2 2024 3 view .LVU739
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1927              		.loc 2 2028 3 view .LVU740
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1928              		.loc 2 2031 3 view .LVU741
 1929              		.syntax unified
 1930              	@ 2031 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1931 04c8 C9FBD73B 		smlaldx r3, fp, r9, r7
 1932              	@ 0 "" 2
 1933              	.LVL205:
 1934              		.loc 2 2036 3 view .LVU742
 1935              		.loc 2 2036 3 is_stmt 0 view .LVU743
 1936              		.thumb
 1937              		.syntax unified
 1938              	.LBE236:
 1939              	.LBE235:
 355:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1940              		.loc 1 355 7 is_stmt 1 view .LVU744
 374:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1941              		.loc 1 374 7 view .LVU745
 1942 04cc 96E6     		b	.L17
 1943              	.LVL206:
 1944              	.L80:
 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1945              		.loc 1 505 13 is_stmt 0 view .LVU746
 1946 04ce 1A46     		mov	r2, r3
 1947              	.LVL207:
ARM GAS  /tmp/ccTb4p79.s 			page 100


 505:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****       {
 1948              		.loc 1 505 13 view .LVU747
 1949 04d0 69E7     		b	.L28
 1950              	.LVL208:
 1951              	.L42:
 561:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1952              		.loc 1 561 9 view .LVU748
 1953 04d2 3246     		mov	r2, r6
 1954 04d4 3346     		mov	r3, r6
 1955 04d6 A9E7     		b	.L34
 1956              	.LVL209:
 1957              	.L40:
 248:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1958              		.loc 1 248 9 view .LVU749
 1959 04d8 139B     		ldr	r3, [sp, #76]
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1960              		.loc 1 242 6 view .LVU750
 1961 04da 0998     		ldr	r0, [sp, #36]
 1962 04dc C1E6     		b	.L14
 1963              	.LVL210:
 1964              	.L39:
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1965              		.loc 1 182 9 view .LVU751
 1966 04de 2A46     		mov	r2, r5
 1967              	.LVL211:
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c ****     {
 1968              		.loc 1 189 11 view .LVU752
 1969 04e0 4546     		mov	r5, r8
 1970              	.LVL212:
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_q15.c **** 
 1971              		.loc 1 182 9 view .LVU753
 1972 04e2 1146     		mov	r1, r2
 1973 04e4 F3E5     		b	.L6
 1974              	.L83:
 1975 04e6 00BF     		.align	2
 1976              	.L82:
 1977 04e8 FEFFFF7F 		.word	2147483646
 1978              		.cfi_endproc
 1979              	.LFE145:
 1981              		.text
 1982              	.Letext0:
 1983              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1984              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1985              		.file 6 "/usr/include/newlib/sys/_types.h"
 1986              		.file 7 "/usr/include/newlib/sys/reent.h"
 1987              		.file 8 "/usr/include/newlib/sys/lock.h"
 1988              		.file 9 "/usr/include/newlib/math.h"
ARM GAS  /tmp/ccTb4p79.s 			page 101


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_correlate_q15.c
     /tmp/ccTb4p79.s:17     .text.arm_correlate_q15:0000000000000000 $t
     /tmp/ccTb4p79.s:26     .text.arm_correlate_q15:0000000000000000 arm_correlate_q15
     /tmp/ccTb4p79.s:1977   .text.arm_correlate_q15:00000000000004e8 $d

NO UNDEFINED SYMBOLS
