<dec f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='399' type='bool'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='689' u='r' c='_ZNK4llvm12ARMSubtarget18hasSlowOddRegisterEv'/>
<offset>2840</offset>
<doc f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='397'>/// If true, a VLDM/VSTM starting with an odd register number is considered to
  /// take more microops than single VLDRS/VSTRS.</doc>
