#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Nov 11 14:32:02 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v". 


Process "Compile" started.
Current time: Mon Nov 11 14:33:53 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.691s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 38)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 59)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 80)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 92)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 103)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
Executing : rtl-elaborate successfully. Time elapsed: 0.024s wall, 0.000s user + 0.016s system = 0.016s CPU (64.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.066s wall, 0.031s user + 0.016s system = 0.047s CPU (71.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.013s wall, 0.031s user + 0.000s system = 0.031s CPU (240.1%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on Branch_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.032s wall, 0.016s user + 0.016s system = 0.031s CPU (96.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 11 14:33:56 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 11 14:33:56 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.044s wall, 0.031s user + 0.000s system = 0.031s CPU (71.3%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.251s wall, 0.156s user + 0.000s system = 0.156s CPU (62.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 1.183s wall, 0.469s user + 0.031s system = 0.500s CPU (42.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.037s wall, 0.016s user + 0.000s system = 0.016s CPU (42.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.587s wall, 0.391s user + 0.016s system = 0.406s CPU (69.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.122s wall, 0.016s user + 0.000s system = 0.016s CPU (12.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.050s wall, 0.047s user + 0.000s system = 0.047s CPU (94.2%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    56 uses
GTP_DFF_CE                   34 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      5 uses
GTP_LUT2                     12 uses
GTP_LUT3                      2 uses
GTP_LUT4                     10 uses
GTP_LUT5                    125 uses
GTP_LUT6                    279 uses
GTP_LUT6CARRY               162 uses
GTP_LUT6D                    87 uses
GTP_MUX2LUT7                 16 uses
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  36 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 826 of 35800 (2.31%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 718
Total Registers: 92 of 71600 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 6

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 38
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                56
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                35
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:13s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Nov 11 14:34:08 2024
Action synthesize: Peak memory pool usage is 302 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Nov 11 14:34:08 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N15_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N2_0_1/gateop, insts:31.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/sum_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N2_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.05 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 92       | 71600         | 1                  
| LUT                   | 826      | 35800         | 3                  
| Distributed RAM       | 108      | 9500          | 2                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 42       | 209           | 21                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Nov 11 14:34:19 2024
Action dev_map: Peak memory pool usage is 303 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Nov 11 14:34:19 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 7240.
1st GP placement takes 0.62 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.23 sec.

Pre global placement takes 1.44 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst DIP_ibuf[0]/opit_1 on IOLHR_292_96.
Placed fixed group with base inst DIP_ibuf[1]/opit_1 on IOLHR_292_102.
Placed fixed group with base inst DIP_ibuf[2]/opit_1 on IOLHR_292_108.
Placed fixed group with base inst DIP_ibuf[3]/opit_1 on IOLHR_292_114.
Placed fixed group with base inst DIP_ibuf[4]/opit_1 on IOLHR_292_120.
Placed fixed group with base inst DIP_ibuf[5]/opit_1 on IOLHR_292_126.
Placed fixed group with base inst DIP_ibuf[6]/opit_1 on IOLHR_292_132.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.31 sec.

Wirelength after global placement is 7018.
Global placement takes 0.31 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 437 LUT6 in collection, pack success:9
Packing LUT6D takes 0.08 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 7106.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.34 sec.

Wirelength after post global placement is 6288.
Packing LUT6D started.
I: LUT6D pack result: There are 419 LUT6 in collection, pack success:0
Packing LUT6D takes 0.08 sec.
Post global placement takes 0.50 sec.

Phase 4 Legalization started.
The average distance in LP is 0.864277.
Wirelength after legalization is 7320.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997813.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 7320.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997813, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997813, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 7320.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 997813, TNS after placement is 0.
Placement done.
Total placement takes 2.39 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.44 sec.
Setup STE netlist take 27 msec.
Dispose control chain take 17 msec.
Collect const net info take 38 msec.
Total nets for routing: 946.
Total loads for routing: 5115.
Direct connect net size: 151
Build all design net take 25 msec.
Processing design graph takes 0.11 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.66464424 MB
Route design total memory: 2.17139435 MB
Worst slack is 997813, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 944 subnets.
Unrouted clock nets at iteration 0 (0.191 sec): 1
Unrouted clock nets at iteration 1 (0.188 sec): 1
Unrouted clock nets at iteration 2 (0.195 sec): 1
Unrouted clock nets at iteration 3 (0.200 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 942
Unrouted general nets at iteration 5 (MT total route time: 0.297 sec): 802(overused: 6340)
Unrouted general nets at iteration 6 (MT total route time: 0.207 sec): 744(overused: 4613)
Unrouted general nets at iteration 7 (MT total route time: 0.183 sec): 660(overused: 3560)
Unrouted general nets at iteration 8 (MT total route time: 0.160 sec): 591(overused: 2741)
Unrouted general nets at iteration 9 (MT total route time: 0.136 sec): 514(overused: 1926)
Unrouted general nets at iteration 10 (MT total route time: 0.111 sec): 374(overused: 1584)
Unrouted general nets at iteration 11 (MT total route time: 0.104 sec): 296(overused: 1164)
Unrouted general nets at iteration 12 (MT total route time: 0.083 sec): 220(overused: 738)
Unrouted general nets at iteration 13 (MT total route time: 0.071 sec): 197(overused: 642)
Unrouted general nets at iteration 14 (MT total route time: 0.056 sec): 137(overused: 432)
Unrouted general nets at iteration 15 (MT total route time: 0.125 sec): 95(overused: 230)
Unrouted general nets at iteration 16 (MT total route time: 0.034 sec): 92(overused: 215)
Unrouted general nets at iteration 17 (MT total route time: 0.024 sec): 64(overused: 121)
Unrouted general nets at iteration 18 (MT total route time: 0.020 sec): 54(overused: 110)
Unrouted general nets at iteration 19 (MT total route time: 0.018 sec): 48(overused: 88)
Unrouted general nets at iteration 20 (MT total route time: 0.011 sec): 38(overused: 74)
Unrouted general nets at iteration 21 (MT total route time: 0.012 sec): 31(overused: 64)
Unrouted general nets at iteration 22 (MT total route time: 0.010 sec): 26(overused: 36)
Unrouted general nets at iteration 23 (MT total route time: 0.005 sec): 11(overused: 12)
Unrouted general nets at iteration 24 (MT total route time: 0.004 sec): 11(overused: 22)
Unrouted general nets at iteration 25 (MT total route time: 0.093 sec): 8(overused: 10)
Unrouted general nets at iteration 26 (MT total route time: 0.004 sec): 10(overused: 18)
Unrouted general nets at iteration 27 (MT total route time: 0.004 sec): 7(overused: 12)
Unrouted general nets at iteration 28 (MT total route time: 0.003 sec): 0(overused: 0)
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.005 sec
Unrouted nets at iteration 29 (0.008 sec): 0
Detailed routing takes 2.58 sec.
C: Route-2036: The clock path from CLMA_231_378:Q3 to CLMS_279_331:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.32 sec.
Sort Original Nets take 0.000 sec
Total net: 946, route succeed net: 946
Generate routing result take 0.003 sec
Handle PERMUX permutation take 0.237 sec
Handle const net take 0.002 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.006 sec
Used SRB routing arc is 12479.
Finish routing takes 0.26 sec.
Total routing takes 4.78 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 196      | 6575          | 3                  
|   FF                        | 92       | 52600         | 1                  
|   LUT                       | 639      | 26300         | 3                  
|   LUT-FF pairs              | 61       | 26300         | 1                  
| Use of CLMS                 | 81       | 2375          | 4                  
|   FF                        | 0        | 19000         | 0                  
|   LUT                       | 260      | 9500          | 3                  
|   LUT-FF pairs              | 0        | 9500          | 0                  
|   Distributed RAM           | 108      | 9500          | 2                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0.5      | 85            | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 66       | 5850          | 2                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 42       | 210           | 20                 
|   IOBD                      | 22       | 100           | 22                 
|   IOBS                      | 20       | 110           | 19                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 42       | 250           | 17                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:09s)
Action pnr: Real time elapsed is 0h:0m:29s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Mon Nov 11 14:34:48 2024
Action pnr: Peak memory pool usage is 923 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Nov 11 14:34:49 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6QL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKA' (gopDRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKB' (gopDRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:3s
Action report_timing: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Nov 11 14:35:04 2024
Action report_timing: Peak memory pool usage is 812 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Nov 11 14:35:04 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.156250 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 1.703125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:17s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Mon Nov 11 14:35:20 2024
Action gen_bit_stream: Peak memory pool usage is 737 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v". 


Process "Compile" started.
Current time: Mon Nov 11 14:37:15 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.678s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 38)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 59)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 80)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 92)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 103)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
Executing : rtl-elaborate successfully. Time elapsed: 0.030s wall, 0.016s user + 0.000s system = 0.016s CPU (52.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (142.3%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.073s wall, 0.031s user + 0.031s system = 0.062s CPU (86.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (135.0%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on Branch_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.032s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 11 14:37:18 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 11 14:37:19 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.043s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.254s wall, 0.188s user + 0.000s system = 0.188s CPU (73.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 1.198s wall, 0.266s user + 0.016s system = 0.281s CPU (23.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.035s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.588s wall, 0.062s user + 0.000s system = 0.062s CPU (10.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.126s wall, 0.031s user + 0.000s system = 0.031s CPU (24.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.053s wall, 0.016s user + 0.000s system = 0.016s CPU (29.4%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    26 uses
GTP_DFF_CE                   32 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DFF_R                    30 uses
GTP_DFF_RE                    2 uses
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      5 uses
GTP_LUT2                     12 uses
GTP_LUT3                      2 uses
GTP_LUT4                     10 uses
GTP_LUT5                    125 uses
GTP_LUT6                    279 uses
GTP_LUT6CARRY               162 uses
GTP_LUT6D                    87 uses
GTP_MUX2LUT7                 16 uses
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  36 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 826 of 35800 (2.31%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 718
Total Registers: 92 of 71600 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 1        | 1                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 1                 2
--------------------------------------------------------------
  The maximum fanout: 30
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                26
  NO              YES               NO                 30
  YES             NO                NO                 1
  YES             NO                YES                33
  YES             YES               NO                 2
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:12s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Nov 11 14:37:30 2024
Action synthesize: Peak memory pool usage is 302 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Nov 11 14:37:31 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N15_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N2_0_1/gateop, insts:31.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/sum_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N3_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 92       | 71600         | 1                  
| LUT                   | 826      | 35800         | 3                  
| Distributed RAM       | 108      | 9500          | 2                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 42       | 209           | 21                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Nov 11 14:37:42 2024
Action dev_map: Peak memory pool usage is 303 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Nov 11 14:37:42 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 7240.
1st GP placement takes 0.92 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.33 sec.

Pre global placement takes 2.30 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst DIP_ibuf[0]/opit_1 on IOLHR_292_96.
Placed fixed group with base inst DIP_ibuf[1]/opit_1 on IOLHR_292_102.
Placed fixed group with base inst DIP_ibuf[2]/opit_1 on IOLHR_292_108.
Placed fixed group with base inst DIP_ibuf[3]/opit_1 on IOLHR_292_114.
Placed fixed group with base inst DIP_ibuf[4]/opit_1 on IOLHR_292_120.
Placed fixed group with base inst DIP_ibuf[5]/opit_1 on IOLHR_292_126.
Placed fixed group with base inst DIP_ibuf[6]/opit_1 on IOLHR_292_132.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.27 sec.

Wirelength after global placement is 7018.
Global placement takes 0.28 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 437 LUT6 in collection, pack success:9
Packing LUT6D takes 0.11 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 7106.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.28 sec.

Wirelength after post global placement is 6288.
Packing LUT6D started.
I: LUT6D pack result: There are 419 LUT6 in collection, pack success:0
Packing LUT6D takes 0.09 sec.
Post global placement takes 0.48 sec.

Phase 4 Legalization started.
The average distance in LP is 0.838668.
Wirelength after legalization is 7298.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997813.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 7298.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997813, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997813, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 7298.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 997813, TNS after placement is 0.
Placement done.
Total placement takes 3.20 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.44 sec.
Setup STE netlist take 25 msec.
Dispose control chain take 15 msec.
Collect const net info take 35 msec.
Total nets for routing: 946.
Total loads for routing: 5112.
Direct connect net size: 154
Build all design net take 24 msec.
Processing design graph takes 0.10 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.66459084 MB
Route design total memory: 2.17134857 MB
Worst slack is 997813, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 944 subnets.
Unrouted clock nets at iteration 0 (0.195 sec): 1
Unrouted clock nets at iteration 1 (0.194 sec): 1
Unrouted clock nets at iteration 2 (0.195 sec): 1
Unrouted clock nets at iteration 3 (0.195 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 942
Unrouted general nets at iteration 5 (MT total route time: 0.296 sec): 808(overused: 6497)
Unrouted general nets at iteration 6 (MT total route time: 0.210 sec): 746(overused: 4682)
Unrouted general nets at iteration 7 (MT total route time: 0.189 sec): 653(overused: 3556)
Unrouted general nets at iteration 8 (MT total route time: 0.162 sec): 575(overused: 2676)
Unrouted general nets at iteration 9 (MT total route time: 0.141 sec): 520(overused: 1953)
Unrouted general nets at iteration 10 (MT total route time: 0.108 sec): 370(overused: 1491)
Unrouted general nets at iteration 11 (MT total route time: 0.095 sec): 274(overused: 1059)
Unrouted general nets at iteration 12 (MT total route time: 0.080 sec): 222(overused: 782)
Unrouted general nets at iteration 13 (MT total route time: 0.073 sec): 198(overused: 662)
Unrouted general nets at iteration 14 (MT total route time: 0.063 sec): 164(overused: 530)
Unrouted general nets at iteration 15 (MT total route time: 0.152 sec): 138(overused: 378)
Unrouted general nets at iteration 16 (MT total route time: 0.047 sec): 104(overused: 279)
Unrouted general nets at iteration 17 (MT total route time: 0.031 sec): 93(overused: 194)
Unrouted general nets at iteration 18 (MT total route time: 0.028 sec): 83(overused: 201)
Unrouted general nets at iteration 19 (MT total route time: 0.027 sec): 76(overused: 168)
Unrouted general nets at iteration 20 (MT total route time: 0.024 sec): 61(overused: 128)
Unrouted general nets at iteration 21 (MT total route time: 0.015 sec): 48(overused: 86)
Unrouted general nets at iteration 22 (MT total route time: 0.011 sec): 37(overused: 60)
Unrouted general nets at iteration 23 (MT total route time: 0.011 sec): 33(overused: 70)
Unrouted general nets at iteration 24 (MT total route time: 0.011 sec): 33(overused: 60)
Unrouted general nets at iteration 25 (MT total route time: 0.095 sec): 27(overused: 52)
Unrouted general nets at iteration 26 (MT total route time: 0.008 sec): 25(overused: 48)
Unrouted general nets at iteration 27 (MT total route time: 0.007 sec): 17(overused: 26)
Unrouted general nets at iteration 28 (MT total route time: 0.004 sec): 4(overused: 6)
Unrouted general nets at iteration 29 (MT total route time: 0.002 sec): 5(overused: 6)
Unrouted general nets at iteration 30 (MT total route time: 0.003 sec): 6(overused: 8)
Unrouted general nets at iteration 31 (MT total route time: 0.002 sec): 4(overused: 6)
Unrouted general nets at iteration 32 (MT total route time: 0.003 sec): 3(overused: 4)
Unrouted general nets at iteration 33 (MT total route time: 0.002 sec): 2(overused: 2)
Unrouted general nets at iteration 34 (MT total route time: 0.002 sec): 3(overused: 6)
Unrouted general nets at iteration 35 (MT total route time: 0.093 sec): 4(overused: 8)
Unrouted general nets at iteration 36 (MT total route time: 0.002 sec): 9(overused: 18)
Unrouted general nets at iteration 37 (MT total route time: 0.003 sec): 4(overused: 6)
Unrouted general nets at iteration 38 (MT total route time: 0.002 sec): 2(overused: 2)
Unrouted general nets at iteration 39 (MT total route time: 0.003 sec): 3(overused: 4)
Unrouted general nets at iteration 40 (MT total route time: 0.002 sec): 0(overused: 0)
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.005 sec
Unrouted nets at iteration 41 (0.008 sec): 1
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 42 (0.002 sec): 1
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 43 (0.002 sec): 0
Detailed routing takes 2.83 sec.
C: Route-2036: The clock path from CLMA_231_378:Q3 to CLMS_279_331:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.32 sec.
Sort Original Nets take 0.000 sec
Total net: 946, route succeed net: 946
Generate routing result take 0.003 sec
Handle PERMUX permutation take 0.246 sec
Handle const net take 0.002 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.006 sec
Used SRB routing arc is 12542.
Finish routing takes 0.27 sec.
Total routing takes 5.02 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 198      | 6575          | 4                  
|   FF                        | 92       | 52600         | 1                  
|   LUT                       | 638      | 26300         | 3                  
|   LUT-FF pairs              | 61       | 26300         | 1                  
| Use of CLMS                 | 80       | 2375          | 4                  
|   FF                        | 0        | 19000         | 0                  
|   LUT                       | 259      | 9500          | 3                  
|   LUT-FF pairs              | 0        | 9500          | 0                  
|   Distributed RAM           | 108      | 9500          | 2                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0.5      | 85            | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 67       | 5850          | 2                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 42       | 210           | 20                 
|   IOBD                      | 22       | 100           | 22                 
|   IOBS                      | 20       | 110           | 19                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 42       | 250           | 17                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:05s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:09s)
Action pnr: Real time elapsed is 0h:0m:30s
Action pnr: CPU time elapsed is 0h:0m:7s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Mon Nov 11 14:38:11 2024
Action pnr: Peak memory pool usage is 923 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Nov 11 14:38:12 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6QL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKA' (gopDRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKB' (gopDRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:6s
Action report_timing: Process CPU time elapsed is 0h:0m:6s
Current time: Mon Nov 11 14:38:27 2024
Action report_timing: Peak memory pool usage is 813 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Nov 11 14:38:27 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.046875 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 1.125000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:16s
Action gen_bit_stream: CPU time elapsed is 0h:0m:4s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Nov 11 14:38:42 2024
Action gen_bit_stream: Peak memory pool usage is 737 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 


Process "Compile" started.
Current time: Mon Nov 11 14:42:11 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.604s wall, 0.000s user + 0.078s system = 0.078s CPU (4.9%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 38)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 59)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 80)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 92)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 103)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
Executing : rtl-elaborate successfully. Time elapsed: 0.029s wall, 0.031s user + 0.000s system = 0.031s CPU (106.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (149.4%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.067s wall, 0.000s user + 0.016s system = 0.016s CPU (23.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on Branch_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.032s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 11 14:42:14 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 11 14:42:15 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.044s wall, 0.031s user + 0.000s system = 0.031s CPU (71.7%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.254s wall, 0.094s user + 0.000s system = 0.094s CPU (37.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 1.199s wall, 0.750s user + 0.047s system = 0.797s CPU (66.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.035s wall, 0.031s user + 0.000s system = 0.031s CPU (88.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.581s wall, 0.188s user + 0.000s system = 0.188s CPU (32.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.121s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.050s wall, 0.016s user + 0.000s system = 0.016s CPU (31.1%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    26 uses
GTP_DFF_CE                   32 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DFF_R                    30 uses
GTP_DFF_RE                    2 uses
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      5 uses
GTP_LUT2                     12 uses
GTP_LUT3                      2 uses
GTP_LUT4                     10 uses
GTP_LUT5                    125 uses
GTP_LUT6                    279 uses
GTP_LUT6CARRY               162 uses
GTP_LUT6D                    87 uses
GTP_MUX2LUT7                 16 uses
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  36 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 826 of 35800 (2.31%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 718
Total Registers: 92 of 71600 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 1        | 1                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 1                 2
--------------------------------------------------------------
  The maximum fanout: 30
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                26
  NO              YES               NO                 30
  YES             NO                NO                 1
  YES             NO                YES                33
  YES             YES               NO                 2
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:12s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Nov 11 14:42:26 2024
Action synthesize: Peak memory pool usage is 302 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Nov 11 14:42:26 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N15_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N2_0_1/gateop, insts:31.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/sum_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N3_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.05 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 92       | 71600         | 1                  
| LUT                   | 826      | 35800         | 3                  
| Distributed RAM       | 108      | 9500          | 2                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 42       | 209           | 21                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:4s
Action dev_map: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Nov 11 14:42:37 2024
Action dev_map: Peak memory pool usage is 303 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Nov 11 14:42:38 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 7097.
1st GP placement takes 0.88 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.53 sec.

Pre global placement takes 2.47 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst DIP_ibuf[0]/opit_1 on IOLHR_292_96.
Placed fixed group with base inst DIP_ibuf[1]/opit_1 on IOLHR_292_102.
Placed fixed group with base inst DIP_ibuf[2]/opit_1 on IOLHR_292_108.
Placed fixed group with base inst DIP_ibuf[3]/opit_1 on IOLHR_292_114.
Placed fixed group with base inst DIP_ibuf[4]/opit_1 on IOLHR_292_120.
Placed fixed group with base inst DIP_ibuf[5]/opit_1 on IOLHR_292_126.
Placed fixed group with base inst DIP_ibuf[6]/opit_1 on IOLHR_292_132.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.67 sec.

Wirelength after global placement is 6605.
Global placement takes 0.69 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 437 LUT6 in collection, pack success:9
Packing LUT6D takes 0.11 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 6676.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995385.
	6 iterations finished.
	Final slack 998062.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.62 sec.

Wirelength after post global placement is 6825.
Packing LUT6D started.
I: LUT6D pack result: There are 419 LUT6 in collection, pack success:0
Packing LUT6D takes 0.03 sec.
Post global placement takes 0.77 sec.

Phase 4 Legalization started.
The average distance in LP is 0.759283.
Wirelength after legalization is 7567.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997849.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 7567.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997849, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997849, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 7567.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 997849, TNS after placement is 0.
Placement done.
Total placement takes 4.05 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.41 sec.
Setup STE netlist take 27 msec.
Dispose control chain take 16 msec.
Collect const net info take 35 msec.
Total nets for routing: 946.
Total loads for routing: 5109.
Direct connect net size: 153
Build all design net take 25 msec.
Processing design graph takes 0.10 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.66432381 MB
Route design total memory: 2.17128754 MB
Worst slack is 997849, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 944 subnets.
Unrouted clock nets at iteration 0 (0.195 sec): 1
Unrouted clock nets at iteration 1 (0.191 sec): 1
Unrouted clock nets at iteration 2 (0.193 sec): 1
Unrouted clock nets at iteration 3 (0.197 sec): 1
Unrouted clock nets at iteration 4 (0.002 sec): 0
Total route nets size: 942
Unrouted general nets at iteration 5 (MT total route time: 0.300 sec): 798(overused: 6464)
Unrouted general nets at iteration 6 (MT total route time: 0.204 sec): 736(overused: 4735)
Unrouted general nets at iteration 7 (MT total route time: 0.186 sec): 662(overused: 3549)
Unrouted general nets at iteration 8 (MT total route time: 0.162 sec): 586(overused: 2662)
Unrouted general nets at iteration 9 (MT total route time: 0.134 sec): 501(overused: 1923)
Unrouted general nets at iteration 10 (MT total route time: 0.110 sec): 354(overused: 1482)
Unrouted general nets at iteration 11 (MT total route time: 0.091 sec): 281(overused: 1075)
Unrouted general nets at iteration 12 (MT total route time: 0.082 sec): 211(overused: 779)
Unrouted general nets at iteration 13 (MT total route time: 0.065 sec): 179(overused: 538)
Unrouted general nets at iteration 14 (MT total route time: 0.062 sec): 157(overused: 442)
Unrouted general nets at iteration 15 (MT total route time: 0.140 sec): 131(overused: 329)
Unrouted general nets at iteration 16 (MT total route time: 0.040 sec): 107(overused: 271)
Unrouted general nets at iteration 17 (MT total route time: 0.030 sec): 76(overused: 183)
Unrouted general nets at iteration 18 (MT total route time: 0.023 sec): 62(overused: 125)
Unrouted general nets at iteration 19 (MT total route time: 0.017 sec): 36(overused: 56)
Unrouted general nets at iteration 20 (MT total route time: 0.012 sec): 20(overused: 30)
Unrouted general nets at iteration 21 (MT total route time: 0.007 sec): 12(overused: 16)
Unrouted general nets at iteration 22 (MT total route time: 0.004 sec): 8(overused: 12)
Unrouted general nets at iteration 23 (MT total route time: 0.003 sec): 8(overused: 18)
Unrouted general nets at iteration 24 (MT total route time: 0.003 sec): 4(overused: 4)
Unrouted general nets at iteration 25 (MT total route time: 0.095 sec): 2(overused: 2)
Unrouted general nets at iteration 26 (MT total route time: 0.002 sec): 2(overused: 2)
Unrouted general nets at iteration 27 (MT total route time: 0.003 sec): 0(overused: 0)
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.005 sec
Unrouted nets at iteration 28 (0.008 sec): 0
Detailed routing takes 2.59 sec.
C: Route-2036: The clock path from CLMS_273_319:Q3 to CLMS_207_373:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.33 sec.
Sort Original Nets take 0.000 sec
Total net: 946, route succeed net: 946
Generate routing result take 0.003 sec
Handle PERMUX permutation take 0.244 sec
Handle const net take 0.002 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.006 sec
Used SRB routing arc is 12709.
Finish routing takes 0.27 sec.
Total routing takes 4.78 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 196      | 6575          | 3                  
|   FF                        | 53       | 52600         | 1                  
|   LUT                       | 622      | 26300         | 3                  
|   LUT-FF pairs              | 31       | 26300         | 1                  
| Use of CLMS                 | 79       | 2375          | 4                  
|   FF                        | 39       | 19000         | 1                  
|   LUT                       | 263      | 9500          | 3                  
|   LUT-FF pairs              | 30       | 9500          | 1                  
|   Distributed RAM           | 108      | 9500          | 2                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0.5      | 85            | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 65       | 5850          | 2                  
| Use of HCKB                 | 2        | 72            | 3                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 42       | 210           | 20                 
|   IOBD                      | 22       | 100           | 22                 
|   IOBS                      | 20       | 110           | 19                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 42       | 250           | 17                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:12s)
Action pnr: Real time elapsed is 0h:0m:30s
Action pnr: CPU time elapsed is 0h:0m:10s
Action pnr: Process CPU time elapsed is 0h:0m:12s
Current time: Mon Nov 11 14:43:07 2024
Action pnr: Peak memory pool usage is 925 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Nov 11 14:43:07 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6QL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKA' (gopDRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKB' (gopDRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:15s
Action report_timing: CPU time elapsed is 0h:0m:8s
Action report_timing: Process CPU time elapsed is 0h:0m:8s
Current time: Mon Nov 11 14:43:22 2024
Action report_timing: Peak memory pool usage is 812 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Nov 11 14:43:23 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.062500 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 0.531250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:16s
Action gen_bit_stream: CPU time elapsed is 0h:0m:5s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Nov 11 14:43:38 2024
Action gen_bit_stream: Peak memory pool usage is 738 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v". 


Process "Compile" started.
Current time: Mon Nov 11 14:46:38 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.732s wall, 0.000s user + 0.031s system = 0.031s CPU (1.8%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 38)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 59)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 80)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 92)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 103)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
Executing : rtl-elaborate successfully. Time elapsed: 0.024s wall, 0.016s user + 0.000s system = 0.016s CPU (63.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (148.0%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 5)] Latch is generated for signal ExtImm, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.068s wall, 0.078s user + 0.000s system = 0.078s CPU (114.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on Branch_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.032s wall, 0.016s user + 0.000s system = 0.016s CPU (48.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 11 14:46:42 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 11 14:46:42 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/Extend1/N24' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.042s wall, 0.016s user + 0.000s system = 0.016s CPU (36.8%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[26]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[27]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[28]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[29]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[30]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[31]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.254s wall, 0.062s user + 0.000s system = 0.062s CPU (24.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 1.167s wall, 0.266s user + 0.000s system = 0.266s CPU (22.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.038s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.601s wall, 0.250s user + 0.000s system = 0.250s CPU (41.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.122s wall, 0.031s user + 0.000s system = 0.031s CPU (25.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.050s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    26 uses
GTP_DFF_CE                   32 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DFF_R                    30 uses
GTP_DFF_RE                    2 uses
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      7 uses
GTP_LUT2                     14 uses
GTP_LUT3                      1 use
GTP_LUT4                      8 uses
GTP_LUT5                    127 uses
GTP_LUT6                    271 uses
GTP_LUT6CARRY               163 uses
GTP_LUT6D                    87 uses
GTP_MUX2LUT7                 29 uses
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  36 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 822 of 35800 (2.30%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 714
Total Registers: 92 of 71600 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 1        | 1                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 1                 2
--------------------------------------------------------------
  The maximum fanout: 30
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                26
  NO              YES               NO                 30
  YES             NO                NO                 1
  YES             NO                YES                33
  YES             YES               NO                 2
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:13s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Nov 11 14:46:54 2024
Action synthesize: Peak memory pool usage is 303 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Nov 11 14:46:54 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N15_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N2_0_0/gateop, insts:32.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/sum_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N3_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.05 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 92       | 71600         | 1                  
| LUT                   | 822      | 35800         | 3                  
| Distributed RAM       | 108      | 9500          | 2                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 42       | 209           | 21                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Nov 11 14:47:05 2024
Action dev_map: Peak memory pool usage is 303 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Nov 11 14:47:05 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 6724.
1st GP placement takes 1.14 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.30 sec.

Pre global placement takes 2.80 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst DIP_ibuf[0]/opit_1 on IOLHR_292_96.
Placed fixed group with base inst DIP_ibuf[1]/opit_1 on IOLHR_292_102.
Placed fixed group with base inst DIP_ibuf[2]/opit_1 on IOLHR_292_108.
Placed fixed group with base inst DIP_ibuf[3]/opit_1 on IOLHR_292_114.
Placed fixed group with base inst DIP_ibuf[4]/opit_1 on IOLHR_292_120.
Placed fixed group with base inst DIP_ibuf[5]/opit_1 on IOLHR_292_126.
Placed fixed group with base inst DIP_ibuf[6]/opit_1 on IOLHR_292_132.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.53 sec.

Wirelength after global placement is 6763.
Global placement takes 0.53 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 406 LUT6 in collection, pack success:11
Packing LUT6D takes 0.19 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 6777.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995385.
	5 iterations finished.
	Final slack 997706.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.72 sec.

Wirelength after post global placement is 6681.
Packing LUT6D started.
I: LUT6D pack result: There are 384 LUT6 in collection, pack success:0
Packing LUT6D takes 0.12 sec.
Post global placement takes 1.03 sec.

Phase 4 Legalization started.
The average distance in LP is 0.965879.
Wirelength after legalization is 7700.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997692.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 7700.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997692, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997692, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 7700.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 997692, TNS after placement is 0.
Placement done.
Total placement takes 4.50 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.40 sec.
Setup STE netlist take 25 msec.
Dispose control chain take 14 msec.
Collect const net info take 35 msec.
Total nets for routing: 928.
Total loads for routing: 5107.
Direct connect net size: 149
Build all design net take 24 msec.
Processing design graph takes 0.10 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.66157722 MB
Route design total memory: 2.16928864 MB
Worst slack is 997692, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 926 subnets.
Unrouted clock nets at iteration 0 (0.197 sec): 1
Unrouted clock nets at iteration 1 (0.195 sec): 1
Unrouted clock nets at iteration 2 (0.201 sec): 1
Unrouted clock nets at iteration 3 (0.199 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 924
Unrouted general nets at iteration 5 (MT total route time: 0.309 sec): 762(overused: 6319)
Unrouted general nets at iteration 6 (MT total route time: 0.184 sec): 693(overused: 4553)
Unrouted general nets at iteration 7 (MT total route time: 0.179 sec): 646(overused: 3566)
Unrouted general nets at iteration 8 (MT total route time: 0.156 sec): 564(overused: 2554)
Unrouted general nets at iteration 9 (MT total route time: 0.142 sec): 493(overused: 1921)
Unrouted general nets at iteration 10 (MT total route time: 0.113 sec): 365(overused: 1519)
Unrouted general nets at iteration 11 (MT total route time: 0.107 sec): 300(overused: 1212)
Unrouted general nets at iteration 12 (MT total route time: 0.099 sec): 237(overused: 982)
Unrouted general nets at iteration 13 (MT total route time: 0.083 sec): 206(overused: 693)
Unrouted general nets at iteration 14 (MT total route time: 0.066 sec): 143(overused: 440)
Unrouted general nets at iteration 15 (MT total route time: 0.143 sec): 108(overused: 313)
Unrouted general nets at iteration 16 (MT total route time: 0.036 sec): 73(overused: 173)
Unrouted general nets at iteration 17 (MT total route time: 0.029 sec): 57(overused: 110)
Unrouted general nets at iteration 18 (MT total route time: 0.013 sec): 37(overused: 72)
Unrouted general nets at iteration 19 (MT total route time: 0.013 sec): 38(overused: 72)
Unrouted general nets at iteration 20 (MT total route time: 0.009 sec): 13(overused: 22)
Unrouted general nets at iteration 21 (MT total route time: 0.004 sec): 8(overused: 10)
Unrouted general nets at iteration 22 (MT total route time: 0.004 sec): 2(overused: 4)
Unrouted general nets at iteration 23 (MT total route time: 0.002 sec): 0(overused: 0)
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.005 sec
Unrouted nets at iteration 24 (0.007 sec): 1
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 25 (0.002 sec): 1
----General net take 0.021 sec(route net take 0.002 sec, inc cost take 0.013 sec, iter times: 10)
----const net route take 0.000 sec
Unrouted nets at iteration 26 (0.021 sec): 0
Detailed routing takes 2.53 sec.
C: Route-2036: The clock path from CLMS_279_391:Q3 to CLMS_207_319:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.32 sec.
Sort Original Nets take 0.001 sec
Total net: 928, route succeed net: 928
Generate routing result take 0.003 sec
Handle PERMUX permutation take 0.232 sec
Handle const net take 0.002 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.006 sec
Used SRB routing arc is 12530.
Finish routing takes 0.26 sec.
Total routing takes 4.68 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 195      | 6575          | 3                  
|   FF                        | 65       | 52600         | 1                  
|   LUT                       | 635      | 26300         | 3                  
|   LUT-FF pairs              | 35       | 26300         | 1                  
| Use of CLMS                 | 67       | 2375          | 3                  
|   FF                        | 27       | 19000         | 1                  
|   LUT                       | 228      | 9500          | 3                  
|   LUT-FF pairs              | 26       | 9500          | 1                  
|   Distributed RAM           | 108      | 9500          | 2                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0.5      | 85            | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 74       | 5850          | 2                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 42       | 210           | 20                 
|   IOBD                      | 22       | 100           | 22                 
|   IOBS                      | 20       | 110           | 19                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 42       | 250           | 17                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:13s)
Action pnr: Real time elapsed is 0h:0m:29s
Action pnr: CPU time elapsed is 0h:0m:11s
Action pnr: Process CPU time elapsed is 0h:0m:13s
Current time: Mon Nov 11 14:47:34 2024
Action pnr: Peak memory pool usage is 923 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Nov 11 14:47:35 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6QL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKA' (gopDRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKB' (gopDRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/N364[11]/gateop_LUT6DL5Q_perm/CLK' (gopLUT6L5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Nov 11 14:47:50 2024
Action report_timing: Peak memory pool usage is 812 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Nov 11 14:47:50 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.078125 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 0.562500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:16s
Action gen_bit_stream: CPU time elapsed is 0h:0m:5s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Nov 11 14:48:05 2024
Action gen_bit_stream: Peak memory pool usage is 738 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v". 


Process "Compile" started.
Current time: Mon Nov 11 14:50:36 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.615s wall, 0.000s user + 0.047s system = 0.047s CPU (2.9%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 38)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 59)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 80)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 92)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 103)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
Executing : rtl-elaborate successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (81.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (155.4%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 5)] Latch is generated for signal ExtImm, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.068s wall, 0.016s user + 0.000s system = 0.016s CPU (22.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on Branch_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.031s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 11 14:50:39 2024
Action compile: Peak memory pool usage is 135 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 11 14:50:40 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/Extend1/N24' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.044s wall, 0.016s user + 0.000s system = 0.016s CPU (35.7%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[26]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[27]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[28]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[29]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[30]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[31]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.248s wall, 0.109s user + 0.000s system = 0.109s CPU (44.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 1.202s wall, 0.594s user + 0.031s system = 0.625s CPU (52.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.036s wall, 0.047s user + 0.000s system = 0.047s CPU (130.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.615s wall, 0.391s user + 0.000s system = 0.391s CPU (63.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.126s wall, 0.062s user + 0.000s system = 0.062s CPU (49.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.049s wall, 0.016s user + 0.000s system = 0.016s CPU (32.1%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    26 uses
GTP_DFF_CE                   32 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DFF_R                    30 uses
GTP_DFF_RE                    2 uses
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      7 uses
GTP_LUT2                     14 uses
GTP_LUT3                      1 use
GTP_LUT4                      8 uses
GTP_LUT5                    127 uses
GTP_LUT6                    271 uses
GTP_LUT6CARRY               163 uses
GTP_LUT6D                    87 uses
GTP_MUX2LUT7                 29 uses
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  36 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 822 of 35800 (2.30%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 714
Total Registers: 92 of 71600 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 1        | 1                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 1                 2
--------------------------------------------------------------
  The maximum fanout: 30
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                26
  NO              YES               NO                 30
  YES             NO                NO                 1
  YES             NO                YES                33
  YES             YES               NO                 2
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:12s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Nov 11 14:50:51 2024
Action synthesize: Peak memory pool usage is 303 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Nov 11 14:50:52 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N15_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N2_0_0/gateop, insts:32.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/sum_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N3_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.03 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 92       | 71600         | 1                  
| LUT                   | 822      | 35800         | 3                  
| Distributed RAM       | 108      | 9500          | 2                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 42       | 209           | 21                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:4s
Action dev_map: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Nov 11 14:51:03 2024
Action dev_map: Peak memory pool usage is 304 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Nov 11 14:51:03 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 7132.
1st GP placement takes 0.83 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.39 sec.

Pre global placement takes 2.16 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst DIP_ibuf[0]/opit_1 on IOLHR_292_96.
Placed fixed group with base inst DIP_ibuf[1]/opit_1 on IOLHR_292_102.
Placed fixed group with base inst DIP_ibuf[2]/opit_1 on IOLHR_292_108.
Placed fixed group with base inst DIP_ibuf[3]/opit_1 on IOLHR_292_114.
Placed fixed group with base inst DIP_ibuf[4]/opit_1 on IOLHR_292_120.
Placed fixed group with base inst DIP_ibuf[5]/opit_1 on IOLHR_292_126.
Placed fixed group with base inst DIP_ibuf[6]/opit_1 on IOLHR_292_132.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.64 sec.

Wirelength after global placement is 6390.
Global placement takes 0.66 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 406 LUT6 in collection, pack success:12
Packing LUT6D takes 0.11 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 6472.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995385.
	5 iterations finished.
	Final slack 997706.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.61 sec.

Wirelength after post global placement is 6255.
Packing LUT6D started.
I: LUT6D pack result: There are 382 LUT6 in collection, pack success:0
Packing LUT6D takes 0.11 sec.
Post global placement takes 0.83 sec.

Phase 4 Legalization started.
The average distance in LP is 0.969777.
Wirelength after legalization is 7436.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997542.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 7436.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997542, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997542, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 7436.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 997542, TNS after placement is 0.
Placement done.
Total placement takes 3.91 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.38 sec.
Setup STE netlist take 25 msec.
Dispose control chain take 15 msec.
Collect const net info take 36 msec.
Total nets for routing: 928.
Total loads for routing: 5120.
Direct connect net size: 151
Build all design net take 24 msec.
Processing design graph takes 0.10 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.66212273 MB
Route design total memory: 2.16948700 MB
Worst slack is 997542, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 926 subnets.
Unrouted clock nets at iteration 0 (0.192 sec): 1
Unrouted clock nets at iteration 1 (0.192 sec): 1
Unrouted clock nets at iteration 2 (0.191 sec): 1
Unrouted clock nets at iteration 3 (0.194 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 924
Unrouted general nets at iteration 5 (MT total route time: 0.319 sec): 794(overused: 6381)
Unrouted general nets at iteration 6 (MT total route time: 0.209 sec): 717(overused: 4456)
Unrouted general nets at iteration 7 (MT total route time: 0.188 sec): 635(overused: 3426)
Unrouted general nets at iteration 8 (MT total route time: 0.173 sec): 540(overused: 2494)
Unrouted general nets at iteration 9 (MT total route time: 0.141 sec): 484(overused: 1839)
Unrouted general nets at iteration 10 (MT total route time: 0.112 sec): 333(overused: 1362)
Unrouted general nets at iteration 11 (MT total route time: 0.100 sec): 270(overused: 1086)
Unrouted general nets at iteration 12 (MT total route time: 0.084 sec): 201(overused: 711)
Unrouted general nets at iteration 13 (MT total route time: 0.064 sec): 151(overused: 536)
Unrouted general nets at iteration 14 (MT total route time: 0.060 sec): 109(overused: 341)
Unrouted general nets at iteration 15 (MT total route time: 0.134 sec): 93(overused: 251)
Unrouted general nets at iteration 16 (MT total route time: 0.028 sec): 64(overused: 168)
Unrouted general nets at iteration 17 (MT total route time: 0.020 sec): 50(overused: 104)
Unrouted general nets at iteration 18 (MT total route time: 0.013 sec): 33(overused: 66)
Unrouted general nets at iteration 19 (MT total route time: 0.010 sec): 19(overused: 34)
Unrouted general nets at iteration 20 (MT total route time: 0.008 sec): 20(overused: 40)
Unrouted general nets at iteration 21 (MT total route time: 0.004 sec): 13(overused: 20)
Unrouted general nets at iteration 22 (MT total route time: 0.004 sec): 10(overused: 18)
Unrouted general nets at iteration 23 (MT total route time: 0.004 sec): 4(overused: 4)
Unrouted general nets at iteration 24 (MT total route time: 0.003 sec): 0(overused: 0)
----General net take 0.002 sec(route net take 0.000 sec, inc cost take 0.002 sec, iter times: 1)
----const net route take 0.007 sec
Unrouted nets at iteration 25 (0.017 sec): 0
Detailed routing takes 2.48 sec.
C: Route-2036: The clock path from CLMA_231_414:Q3 to CLMS_267_307:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.32 sec.
Sort Original Nets take 0.000 sec
Total net: 928, route succeed net: 928
Generate routing result take 0.003 sec
Handle PERMUX permutation take 0.246 sec
Handle const net take 0.001 sec
Handle route through take 0.001 sec
Handle loads' routing node take 0.005 sec
Used SRB routing arc is 12379.
Finish routing takes 0.27 sec.
Total routing takes 4.63 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 197      | 6575          | 3                  
|   FF                        | 66       | 52600         | 1                  
|   LUT                       | 623      | 26300         | 3                  
|   LUT-FF pairs              | 48       | 26300         | 1                  
| Use of CLMS                 | 70       | 2375          | 3                  
|   FF                        | 26       | 19000         | 1                  
|   LUT                       | 236      | 9500          | 3                  
|   LUT-FF pairs              | 13       | 9500          | 1                  
|   Distributed RAM           | 108      | 9500          | 2                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0.5      | 85            | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 72       | 5850          | 2                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 42       | 210           | 20                 
|   IOBD                      | 22       | 100           | 22                 
|   IOBS                      | 20       | 110           | 19                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 42       | 250           | 17                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:13s)
Action pnr: Real time elapsed is 0h:0m:30s
Action pnr: CPU time elapsed is 0h:0m:12s
Action pnr: Process CPU time elapsed is 0h:0m:13s
Current time: Mon Nov 11 14:51:32 2024
Action pnr: Peak memory pool usage is 922 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Nov 11 14:51:32 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6QL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKA' (gopDRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKB' (gopDRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/N326_mux1/gateop_LUT6DL5Q_perm/CLK' (gopLUT6L5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:7s
Action report_timing: Process CPU time elapsed is 0h:0m:7s
Current time: Mon Nov 11 14:51:47 2024
Action report_timing: Peak memory pool usage is 813 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Nov 11 14:51:48 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.000000 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 0.656250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:16s
Action gen_bit_stream: CPU time elapsed is 0h:0m:2s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Nov 11 14:52:03 2024
Action gen_bit_stream: Peak memory pool usage is 738 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v". 


Process "Compile" started.
Current time: Mon Nov 11 14:53:56 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.774s wall, 0.000s user + 0.031s system = 0.031s CPU (1.8%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 25)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 40)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 59)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 80)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 92)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 103)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
Executing : rtl-elaborate successfully. Time elapsed: 0.026s wall, 0.016s user + 0.000s system = 0.016s CPU (60.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 5)] Latch is generated for signal ExtImm, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.072s wall, 0.016s user + 0.000s system = 0.016s CPU (21.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (123.9%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on Branch_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.032s wall, 0.031s user + 0.000s system = 0.031s CPU (97.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 11 14:54:00 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 11 14:54:00 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/Extend1/N24' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.045s wall, 0.016s user + 0.000s system = 0.016s CPU (34.7%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[26]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[27]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[28]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[29]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[30]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/Extend1/ExtImm[31]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.259s wall, 0.094s user + 0.000s system = 0.094s CPU (36.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 1.181s wall, 0.219s user + 0.016s system = 0.234s CPU (19.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.035s wall, 0.016s user + 0.000s system = 0.016s CPU (44.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.600s wall, 0.172s user + 0.000s system = 0.172s CPU (28.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.124s wall, 0.031s user + 0.000s system = 0.031s CPU (25.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.049s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    26 uses
GTP_DFF_CE                   32 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DFF_R                    30 uses
GTP_DFF_RE                    2 uses
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      7 uses
GTP_LUT2                     14 uses
GTP_LUT3                      1 use
GTP_LUT4                      8 uses
GTP_LUT5                    127 uses
GTP_LUT6                    271 uses
GTP_LUT6CARRY               163 uses
GTP_LUT6D                    87 uses
GTP_MUX2LUT7                 29 uses
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  36 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 822 of 35800 (2.30%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 714
Total Registers: 92 of 71600 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 1        | 1                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 1                 2
--------------------------------------------------------------
  The maximum fanout: 30
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                26
  NO              YES               NO                 30
  YES             NO                NO                 1
  YES             NO                YES                33
  YES             YES               NO                 2
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:13s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Nov 11 14:54:12 2024
Action synthesize: Peak memory pool usage is 303 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Nov 11 14:54:12 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N15_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N2_0_0/gateop, insts:32.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/sum_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N3_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.03 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 92       | 71600         | 1                  
| LUT                   | 822      | 35800         | 3                  
| Distributed RAM       | 108      | 9500          | 2                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 42       | 209           | 21                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:4s
Action dev_map: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Nov 11 14:54:23 2024
Action dev_map: Peak memory pool usage is 304 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Nov 11 14:54:23 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 7132.
1st GP placement takes 0.97 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.48 sec.

Pre global placement takes 2.62 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst DIP_ibuf[0]/opit_1 on IOLHR_292_96.
Placed fixed group with base inst DIP_ibuf[1]/opit_1 on IOLHR_292_102.
Placed fixed group with base inst DIP_ibuf[2]/opit_1 on IOLHR_292_108.
Placed fixed group with base inst DIP_ibuf[3]/opit_1 on IOLHR_292_114.
Placed fixed group with base inst DIP_ibuf[4]/opit_1 on IOLHR_292_120.
Placed fixed group with base inst DIP_ibuf[5]/opit_1 on IOLHR_292_126.
Placed fixed group with base inst DIP_ibuf[6]/opit_1 on IOLHR_292_132.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.45 sec.

Wirelength after global placement is 6390.
Global placement takes 0.47 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 406 LUT6 in collection, pack success:12
Packing LUT6D takes 0.09 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 6472.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995385.
	5 iterations finished.
	Final slack 997706.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.52 sec.

Wirelength after post global placement is 6255.
Packing LUT6D started.
I: LUT6D pack result: There are 382 LUT6 in collection, pack success:0
Packing LUT6D takes 0.03 sec.
Post global placement takes 0.64 sec.

Phase 4 Legalization started.
The average distance in LP is 0.969777.
Wirelength after legalization is 7436.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997542.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 7436.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997542, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997542, TNS after detailed placement is 0. 
Swapping placement takes 0.03 sec.

Wirelength after detailed placement is 7436.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 997542, TNS after placement is 0.
Placement done.
Total placement takes 3.95 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.43 sec.
Setup STE netlist take 27 msec.
Dispose control chain take 15 msec.
Collect const net info take 37 msec.
Total nets for routing: 928.
Total loads for routing: 5120.
Direct connect net size: 151
Build all design net take 26 msec.
Processing design graph takes 0.11 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.66212273 MB
Route design total memory: 2.16948700 MB
Worst slack is 997542, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 926 subnets.
Unrouted clock nets at iteration 0 (0.188 sec): 1
Unrouted clock nets at iteration 1 (0.197 sec): 1
Unrouted clock nets at iteration 2 (0.191 sec): 1
Unrouted clock nets at iteration 3 (0.201 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 924
Unrouted general nets at iteration 5 (MT total route time: 0.311 sec): 794(overused: 6381)
Unrouted general nets at iteration 6 (MT total route time: 0.213 sec): 717(overused: 4456)
Unrouted general nets at iteration 7 (MT total route time: 0.194 sec): 635(overused: 3426)
Unrouted general nets at iteration 8 (MT total route time: 0.165 sec): 540(overused: 2494)
Unrouted general nets at iteration 9 (MT total route time: 0.146 sec): 484(overused: 1839)
Unrouted general nets at iteration 10 (MT total route time: 0.110 sec): 333(overused: 1362)
Unrouted general nets at iteration 11 (MT total route time: 0.103 sec): 270(overused: 1086)
Unrouted general nets at iteration 12 (MT total route time: 0.081 sec): 201(overused: 711)
Unrouted general nets at iteration 13 (MT total route time: 0.066 sec): 151(overused: 536)
Unrouted general nets at iteration 14 (MT total route time: 0.060 sec): 109(overused: 341)
Unrouted general nets at iteration 15 (MT total route time: 0.133 sec): 93(overused: 251)
Unrouted general nets at iteration 16 (MT total route time: 0.029 sec): 64(overused: 168)
Unrouted general nets at iteration 17 (MT total route time: 0.020 sec): 50(overused: 104)
Unrouted general nets at iteration 18 (MT total route time: 0.013 sec): 33(overused: 66)
Unrouted general nets at iteration 19 (MT total route time: 0.010 sec): 19(overused: 34)
Unrouted general nets at iteration 20 (MT total route time: 0.008 sec): 20(overused: 40)
Unrouted general nets at iteration 21 (MT total route time: 0.005 sec): 13(overused: 20)
Unrouted general nets at iteration 22 (MT total route time: 0.004 sec): 10(overused: 18)
Unrouted general nets at iteration 23 (MT total route time: 0.003 sec): 4(overused: 4)
Unrouted general nets at iteration 24 (MT total route time: 0.003 sec): 0(overused: 0)
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.008 sec
Unrouted nets at iteration 25 (0.010 sec): 0
Detailed routing takes 2.48 sec.
C: Route-2036: The clock path from CLMA_231_414:Q3 to CLMS_267_307:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.31 sec.
Sort Original Nets take 0.000 sec
Total net: 928, route succeed net: 928
Generate routing result take 0.003 sec
Handle PERMUX permutation take 0.241 sec
Handle const net take 0.002 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.006 sec
Used SRB routing arc is 12379.
Finish routing takes 0.26 sec.
Total routing takes 4.67 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 197      | 6575          | 3                  
|   FF                        | 66       | 52600         | 1                  
|   LUT                       | 623      | 26300         | 3                  
|   LUT-FF pairs              | 48       | 26300         | 1                  
| Use of CLMS                 | 70       | 2375          | 3                  
|   FF                        | 26       | 19000         | 1                  
|   LUT                       | 236      | 9500          | 3                  
|   LUT-FF pairs              | 13       | 9500          | 1                  
|   Distributed RAM           | 108      | 9500          | 2                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0.5      | 85            | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 72       | 5850          | 2                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 42       | 210           | 20                 
|   IOBD                      | 22       | 100           | 22                 
|   IOBS                      | 20       | 110           | 19                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 42       | 250           | 17                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:11s)
Action pnr: Real time elapsed is 0h:0m:30s
Action pnr: CPU time elapsed is 0h:0m:9s
Action pnr: Process CPU time elapsed is 0h:0m:11s
Current time: Mon Nov 11 14:54:52 2024
Action pnr: Peak memory pool usage is 922 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Nov 11 14:54:53 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6QL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKA' (gopDRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKB' (gopDRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/N326_mux1/gateop_LUT6DL5Q_perm/CLK' (gopLUT6L5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Nov 11 14:55:08 2024
Action report_timing: Peak memory pool usage is 813 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Nov 11 14:55:08 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.125000 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 1.000000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:16s
Action gen_bit_stream: CPU time elapsed is 0h:0m:5s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Nov 11 14:55:23 2024
Action gen_bit_stream: Peak memory pool usage is 738 MB
Process "Generate Bitstream" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v". 


Process "Compile" started.
Current time: Mon Nov 11 15:00:57 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.646s wall, 0.016s user + 0.047s system = 0.062s CPU (3.8%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 43)] Elaborating instance ctrlu
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 25)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 40)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 63)] Elaborating instance RF
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 76)] Elaborating instance etd
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 83)] Elaborating instance pcnt
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 94)] Elaborating instance alu
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 105)] Elaborating instance shift
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
Executing : rtl-elaborate successfully. Time elapsed: 0.023s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 5)] Latch is generated for signal ExtImm, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.071s wall, 0.016s user + 0.000s system = 0.016s CPU (22.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on Branch_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.032s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 11 15:01:00 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 11 15:01:00 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/etd/N24' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.044s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[26]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[27]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[28]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[29]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[30]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[31]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/ctrlu/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/ctrlu/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/ctrlu/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.248s wall, 0.016s user + 0.000s system = 0.016s CPU (6.3%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 1.155s wall, 0.188s user + 0.000s system = 0.188s CPU (16.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.036s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.607s wall, 0.047s user + 0.000s system = 0.047s CPU (7.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.122s wall, 0.031s user + 0.000s system = 0.031s CPU (25.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.048s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N12_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    26 uses
GTP_DFF_CE                   32 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DFF_R                    30 uses
GTP_DFF_RE                    2 uses
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      7 uses
GTP_LUT2                     14 uses
GTP_LUT3                      3 uses
GTP_LUT4                      8 uses
GTP_LUT5                    127 uses
GTP_LUT6                    271 uses
GTP_LUT6CARRY               163 uses
GTP_LUT6D                    86 uses
GTP_MUX2LUT7                 29 uses
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  36 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 823 of 35800 (2.30%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 715
Total Registers: 92 of 71600 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 1        | 1                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 1                 2
--------------------------------------------------------------
  The maximum fanout: 30
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                26
  NO              YES               NO                 30
  YES             NO                NO                 1
  YES             NO                YES                33
  YES             YES               NO                 2
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/ctrlu/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[2]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[3]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[4]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[5]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[6]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[7]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[8]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[9]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[10]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[11]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[12]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[13]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[14]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[15]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[16]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[17]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[18]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[19]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[20]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[21]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[22]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[23]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[24]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[25]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[26]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[27]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[28]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[29]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[30]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[31]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:12s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Mon Nov 11 15:01:12 2024
Action synthesize: Peak memory pool usage is 303 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Nov 11 15:01:12 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N12_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/alu/N2_0_0/gateop, insts:32.
I: Infer CARRY group, base inst: wrapper1/ARM1/alu/sum_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/pcnt/N3_0_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 92       | 71600         | 1                  
| LUT                   | 823      | 35800         | 3                  
| Distributed RAM       | 108      | 9500          | 2                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 42       | 209           | 21                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 11 15:01:23 2024
Action dev_map: Peak memory pool usage is 303 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Nov 11 15:01:23 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 7282.
1st GP placement takes 0.16 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.02 sec.

Pre global placement takes 0.27 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst DIP_ibuf[0]/opit_1 on IOLHR_292_96.
Placed fixed group with base inst DIP_ibuf[1]/opit_1 on IOLHR_292_102.
Placed fixed group with base inst DIP_ibuf[2]/opit_1 on IOLHR_292_108.
Placed fixed group with base inst DIP_ibuf[3]/opit_1 on IOLHR_292_114.
Placed fixed group with base inst DIP_ibuf[4]/opit_1 on IOLHR_292_120.
Placed fixed group with base inst DIP_ibuf[5]/opit_1 on IOLHR_292_126.
Placed fixed group with base inst DIP_ibuf[6]/opit_1 on IOLHR_292_132.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.09 sec.

Wirelength after global placement is 6732.
Global placement takes 0.09 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 408 LUT6 in collection, pack success:11
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 6897.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.03 sec.

Wirelength after post global placement is 6145.
Packing LUT6D started.
I: LUT6D pack result: There are 386 LUT6 in collection, pack success:1
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.05 sec.

Phase 4 Legalization started.
The average distance in LP is 0.959318.
Wirelength after legalization is 7274.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997660.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 7274.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997660, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997660, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 7274.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 997660, TNS after placement is 0.
Placement done.
Total placement takes 0.41 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.48 sec.
Setup STE netlist take 26 msec.
Dispose control chain take 13 msec.
Collect const net info take 36 msec.
Total nets for routing: 928.
Total loads for routing: 5106.
Direct connect net size: 150
Build all design net take 25 msec.
Processing design graph takes 0.10 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.66163063 MB
Route design total memory: 2.16931915 MB
Worst slack is 997660, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 926 subnets.
Unrouted clock nets at iteration 0 (0.193 sec): 1
Unrouted clock nets at iteration 1 (0.190 sec): 1
Unrouted clock nets at iteration 2 (0.197 sec): 1
Unrouted clock nets at iteration 3 (0.194 sec): 1
Unrouted clock nets at iteration 4 (0.002 sec): 0
Total route nets size: 924
Unrouted general nets at iteration 5 (MT total route time: 0.299 sec): 776(overused: 6218)
Unrouted general nets at iteration 6 (MT total route time: 0.214 sec): 721(overused: 4617)
Unrouted general nets at iteration 7 (MT total route time: 0.191 sec): 629(overused: 3330)
Unrouted general nets at iteration 8 (MT total route time: 0.162 sec): 565(overused: 2462)
Unrouted general nets at iteration 9 (MT total route time: 0.130 sec): 469(overused: 1691)
Unrouted general nets at iteration 10 (MT total route time: 0.098 sec): 306(overused: 1185)
Unrouted general nets at iteration 11 (MT total route time: 0.082 sec): 252(overused: 867)
Unrouted general nets at iteration 12 (MT total route time: 0.064 sec): 181(overused: 589)
Unrouted general nets at iteration 13 (MT total route time: 0.051 sec): 155(overused: 447)
Unrouted general nets at iteration 14 (MT total route time: 0.042 sec): 116(overused: 266)
Unrouted general nets at iteration 15 (MT total route time: 0.115 sec): 88(overused: 203)
Unrouted general nets at iteration 16 (MT total route time: 0.024 sec): 66(overused: 135)
Unrouted general nets at iteration 17 (MT total route time: 0.018 sec): 49(overused: 129)
Unrouted general nets at iteration 18 (MT total route time: 0.013 sec): 35(overused: 52)
Unrouted general nets at iteration 19 (MT total route time: 0.009 sec): 22(overused: 40)
Unrouted general nets at iteration 20 (MT total route time: 0.008 sec): 21(overused: 24)
Unrouted general nets at iteration 21 (MT total route time: 0.008 sec): 20(overused: 31)
Unrouted general nets at iteration 22 (MT total route time: 0.006 sec): 9(overused: 18)
Unrouted general nets at iteration 23 (MT total route time: 0.004 sec): 9(overused: 12)
Unrouted general nets at iteration 24 (MT total route time: 0.003 sec): 6(overused: 10)
Unrouted general nets at iteration 25 (MT total route time: 0.091 sec): 3(overused: 4)
Unrouted general nets at iteration 26 (MT total route time: 0.002 sec): 2(overused: 2)
Unrouted general nets at iteration 27 (MT total route time: 0.002 sec): 2(overused: 2)
Unrouted general nets at iteration 28 (MT total route time: 0.002 sec): 2(overused: 2)
Unrouted general nets at iteration 29 (MT total route time: 0.002 sec): 2(overused: 2)
Unrouted general nets at iteration 30 (MT total route time: 0.003 sec): 2(overused: 2)
Unrouted general nets at iteration 31 (MT total route time: 0.001 sec): 2(overused: 2)
Unrouted general nets at iteration 32 (MT total route time: 0.002 sec): 0(overused: 0)
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.006 sec
Unrouted nets at iteration 33 (0.008 sec): 0
Detailed routing takes 2.45 sec.
C: Route-2036: The clock path from CLMA_219_313:Q3 to CLMA_255_396:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.31 sec.
Sort Original Nets take 0.000 sec
Total net: 928, route succeed net: 928
Generate routing result take 0.003 sec
Handle PERMUX permutation take 0.246 sec
Handle const net take 0.002 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.007 sec
Used SRB routing arc is 12210.
Finish routing takes 0.27 sec.
Total routing takes 4.69 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 196      | 6575          | 3                  
|   FF                        | 64       | 52600         | 1                  
|   LUT                       | 656      | 26300         | 3                  
|   LUT-FF pairs              | 49       | 26300         | 1                  
| Use of CLMS                 | 72       | 2375          | 4                  
|   FF                        | 28       | 19000         | 1                  
|   LUT                       | 237      | 9500          | 3                  
|   LUT-FF pairs              | 12       | 9500          | 1                  
|   Distributed RAM           | 108      | 9500          | 2                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0.5      | 85            | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 64       | 5850          | 2                  
| Use of HCKB                 | 2        | 72            | 3                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 42       | 210           | 20                 
|   IOBD                      | 22       | 100           | 22                 
|   IOBS                      | 20       | 110           | 19                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 42       | 250           | 17                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:29s
Action pnr: CPU time elapsed is 0h:0m:1s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Nov 11 15:01:52 2024
Action pnr: Peak memory pool usage is 923 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Nov 11 15:01:52 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/ctrlu/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[0]/opit_0_inv_L6QL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[18]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[19]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[20]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[22]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[23]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[24]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[25]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[26]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKA' (gopDRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKB' (gopDRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/N326_mux1/gateop_LUT6DL5Q_perm/CLK' (gopLUT6L5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Mon Nov 11 15:02:07 2024
Action report_timing: Peak memory pool usage is 812 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Nov 11 15:02:07 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.046875 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 0.593750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:16s
Action gen_bit_stream: CPU time elapsed is 0h:0m:2s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Nov 11 15:02:22 2024
Action gen_bit_stream: Peak memory pool usage is 738 MB
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v". 


Process "Compile" started.
Current time: Mon Nov 11 15:25:05 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.692s wall, 0.000s user + 0.031s system = 0.031s CPU (1.8%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 43)] Elaborating instance ctrlu
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 25)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 40)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 63)] Elaborating instance RF
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 76)] Elaborating instance etd
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 83)] Elaborating instance pcnt
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 94)] Elaborating instance alu
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 105)] Elaborating instance shift
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
Executing : rtl-elaborate successfully. Time elapsed: 0.027s wall, 0.031s user + 0.000s system = 0.031s CPU (116.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 5)] Latch is generated for signal ExtImm, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.071s wall, 0.000s user + 0.031s system = 0.031s CPU (43.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on Branch_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.031s wall, 0.016s user + 0.000s system = 0.016s CPU (50.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 11 15:25:09 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 11 15:25:09 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/etd/N24' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.044s wall, 0.047s user + 0.000s system = 0.047s CPU (105.7%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[26]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[27]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[28]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[29]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[30]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/etd/ExtImm[31]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/ctrlu/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/ctrlu/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/ctrlu/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.247s wall, 0.062s user + 0.000s system = 0.062s CPU (25.3%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 1.280s wall, 0.328s user + 0.000s system = 0.328s CPU (25.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.034s wall, 0.016s user + 0.000s system = 0.016s CPU (46.2%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.589s wall, 0.141s user + 0.000s system = 0.141s CPU (23.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.170s wall, 0.109s user + 0.000s system = 0.109s CPU (64.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.055s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N12_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N12_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    26 uses
GTP_DFF_CE                   32 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DFF_R                    30 uses
GTP_DFF_RE                    2 uses
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      7 uses
GTP_LUT2                     10 uses
GTP_LUT3                      4 uses
GTP_LUT4                     10 uses
GTP_LUT5                    153 uses
GTP_LUT6                    267 uses
GTP_LUT6CARRY               162 uses
GTP_LUT6D                   109 uses
GTP_MUX2LUT7                 31 uses
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  36 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 866 of 35800 (2.42%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 758
Total Registers: 92 of 71600 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 1        | 1                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 1                 2
--------------------------------------------------------------
  The maximum fanout: 30
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                26
  NO              YES               NO                 30
  YES             NO                NO                 1
  YES             NO                YES                33
  YES             YES               NO                 2
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/ctrlu/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[2]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[3]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[4]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[5]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[6]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[7]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[8]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[9]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[10]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[11]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[12]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[13]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[14]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[15]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[16]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[17]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[18]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[19]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[20]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[21]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[22]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[23]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[24]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[25]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[26]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[27]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[28]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[29]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[30]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[31]/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:12s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Nov 11 15:25:20 2024
Action synthesize: Peak memory pool usage is 301 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Nov 11 15:25:21 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N12_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/alu/N2_0_1/gateop, insts:31.
I: Infer CARRY group, base inst: wrapper1/ARM1/alu/sum_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/pcnt/N3_0_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 92       | 71600         | 1                  
| LUT                   | 866      | 35800         | 3                  
| Distributed RAM       | 108      | 9500          | 2                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 42       | 209           | 21                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Nov 11 15:25:32 2024
Action dev_map: Peak memory pool usage is 304 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Nov 11 15:25:32 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 7707.
1st GP placement takes 0.39 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.22 sec.

Pre global placement takes 1.31 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst DIP_ibuf[0]/opit_1 on IOLHR_292_96.
Placed fixed group with base inst DIP_ibuf[1]/opit_1 on IOLHR_292_102.
Placed fixed group with base inst DIP_ibuf[2]/opit_1 on IOLHR_292_108.
Placed fixed group with base inst DIP_ibuf[3]/opit_1 on IOLHR_292_114.
Placed fixed group with base inst DIP_ibuf[4]/opit_1 on IOLHR_292_120.
Placed fixed group with base inst DIP_ibuf[5]/opit_1 on IOLHR_292_126.
Placed fixed group with base inst DIP_ibuf[6]/opit_1 on IOLHR_292_132.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.30 sec.

Wirelength after global placement is 7766.
Global placement takes 0.30 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 425 LUT6 in collection, pack success:8
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 7810.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995426.
	6 iterations finished.
	Final slack 998062.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.27 sec.

Wirelength after post global placement is 7728.
Packing LUT6D started.
I: LUT6D pack result: There are 409 LUT6 in collection, pack success:1
Packing LUT6D takes 0.06 sec.
Post global placement takes 0.33 sec.

Phase 4 Legalization started.
The average distance in LP is 0.764268.
Wirelength after legalization is 8364.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997972.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 8364.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997972, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997972, TNS after detailed placement is 0. 
Swapping placement takes 0.03 sec.

Wirelength after detailed placement is 8364.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 997972, TNS after placement is 0.
Placement done.
Total placement takes 2.05 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.46 sec.
Setup STE netlist take 26 msec.
Dispose control chain take 19 msec.
Collect const net info take 36 msec.
Total nets for routing: 993.
Total loads for routing: 5312.
Direct connect net size: 152
Build all design net take 26 msec.
Processing design graph takes 0.11 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.68607521 MB
Route design total memory: 2.22900391 MB
Worst slack is 997972, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 991 subnets.
Unrouted clock nets at iteration 0 (0.196 sec): 1
Unrouted clock nets at iteration 1 (0.197 sec): 1
Unrouted clock nets at iteration 2 (0.197 sec): 1
Unrouted clock nets at iteration 3 (0.198 sec): 1
Unrouted clock nets at iteration 4 (0.002 sec): 0
Total route nets size: 989
Unrouted general nets at iteration 5 (MT total route time: 0.315 sec): 832(overused: 6956)
Unrouted general nets at iteration 6 (MT total route time: 0.214 sec): 762(overused: 5046)
Unrouted general nets at iteration 7 (MT total route time: 0.194 sec): 704(overused: 3946)
Unrouted general nets at iteration 8 (MT total route time: 0.171 sec): 631(overused: 3062)
Unrouted general nets at iteration 9 (MT total route time: 0.139 sec): 550(overused: 2067)
Unrouted general nets at iteration 10 (MT total route time: 0.109 sec): 416(overused: 1584)
Unrouted general nets at iteration 11 (MT total route time: 0.104 sec): 330(overused: 1185)
Unrouted general nets at iteration 12 (MT total route time: 0.093 sec): 273(overused: 922)
Unrouted general nets at iteration 13 (MT total route time: 0.073 sec): 228(overused: 669)
Unrouted general nets at iteration 14 (MT total route time: 0.071 sec): 194(overused: 537)
Unrouted general nets at iteration 15 (MT total route time: 0.156 sec): 153(overused: 383)
Unrouted general nets at iteration 16 (MT total route time: 0.041 sec): 110(overused: 261)
Unrouted general nets at iteration 17 (MT total route time: 0.038 sec): 92(overused: 208)
Unrouted general nets at iteration 18 (MT total route time: 0.027 sec): 58(overused: 120)
Unrouted general nets at iteration 19 (MT total route time: 0.017 sec): 38(overused: 58)
Unrouted general nets at iteration 20 (MT total route time: 0.011 sec): 23(overused: 36)
Unrouted general nets at iteration 21 (MT total route time: 0.008 sec): 16(overused: 28)
Unrouted general nets at iteration 22 (MT total route time: 0.008 sec): 14(overused: 22)
Unrouted general nets at iteration 23 (MT total route time: 0.008 sec): 16(overused: 32)
Unrouted general nets at iteration 24 (MT total route time: 0.006 sec): 14(overused: 18)
Unrouted general nets at iteration 25 (MT total route time: 0.116 sec): 14(overused: 16)
Unrouted general nets at iteration 26 (MT total route time: 0.004 sec): 9(overused: 14)
Unrouted general nets at iteration 27 (MT total route time: 0.004 sec): 4(overused: 6)
Unrouted general nets at iteration 28 (MT total route time: 0.002 sec): 0(overused: 0)
----General net take 0.001 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.007 sec
Unrouted nets at iteration 29 (0.009 sec): 0
Detailed routing takes 2.75 sec.
C: Route-2036: The clock path from CLMA_219_319:Q3 to CLMS_273_373:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.34 sec.
Sort Original Nets take 0.000 sec
Total net: 993, route succeed net: 993
Generate routing result take 0.003 sec
Handle PERMUX permutation take 0.247 sec
Handle const net take 0.002 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.006 sec
Used SRB routing arc is 13367.
Finish routing takes 0.27 sec.
Total routing takes 5.01 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 205      | 6575          | 4                  
|   FF                        | 57       | 52600         | 1                  
|   LUT                       | 648      | 26300         | 3                  
|   LUT-FF pairs              | 40       | 26300         | 1                  
| Use of CLMS                 | 82       | 2375          | 4                  
|   FF                        | 35       | 19000         | 1                  
|   LUT                       | 282      | 9500          | 3                  
|   LUT-FF pairs              | 21       | 9500          | 1                  
|   Distributed RAM           | 108      | 9500          | 2                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0.5      | 85            | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 75       | 5850          | 2                  
| Use of HCKB                 | 2        | 72            | 3                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 42       | 210           | 20                 
|   IOBD                      | 22       | 100           | 22                 
|   IOBS                      | 20       | 110           | 19                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 42       | 250           | 17                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:05s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
Action pnr: Real time elapsed is 0h:0m:31s
Action pnr: CPU time elapsed is 0h:0m:5s
Action pnr: Process CPU time elapsed is 0h:0m:6s
Current time: Mon Nov 11 15:26:02 2024
Action pnr: Peak memory pool usage is 926 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Nov 11 15:26:03 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/RF/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/ctrlu/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[0]/opit_0_inv_L6QL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[9]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[13]/opit_0_inv_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[14]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[15]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[16]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[18]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[20]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[22]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[27]/opit_0_inv_L6QL5Q_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/pcnt/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKA' (gopDRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKB' (gopDRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:15s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Nov 11 15:26:17 2024
Action report_timing: Peak memory pool usage is 813 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Nov 11 15:26:18 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.015625 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 0.468750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:16s
Action gen_bit_stream: CPU time elapsed is 0h:0m:3s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Nov 11 15:26:33 2024
Action gen_bit_stream: Peak memory pool usage is 739 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v". 


Process "Compile" started.
Current time: Mon Nov 11 15:36:12 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.744s wall, 0.000s user + 0.031s system = 0.031s CPU (1.8%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 19)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 36)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 23)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 1)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ControlUnit.v(line number: 38)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 59)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 80)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 92)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ARM.v(line number: 103)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
Executing : rtl-elaborate successfully. Time elapsed: 0.023s wall, 0.016s user + 0.016s system = 0.031s CPU (134.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/RegisterFile.v(line number: 22)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.070s wall, 0.031s user + 0.000s system = 0.031s CPU (44.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUSrc_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on Branch_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N108 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.032s wall, 0.047s user + 0.000s system = 0.047s CPU (148.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 11 15:36:16 2024
Action compile: Peak memory pool usage is 134 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 11 15:36:16 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 159)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 167)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 175)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 183)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 191)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 199)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Constraint_Source/Top.fdc(line number: 207)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.039s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.166s wall, 0.062s user + 0.016s system = 0.078s CPU (47.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 1.286s wall, 0.641s user + 0.031s system = 0.672s CPU (52.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.034s wall, 0.031s user + 0.000s system = 0.031s CPU (91.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.514s wall, 0.250s user + 0.000s system = 0.250s CPU (48.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.140s wall, 0.078s user + 0.000s system = 0.078s CPU (55.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.060s wall, 0.031s user + 0.000s system = 0.031s CPU (52.3%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N15_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    56 uses
GTP_DFF_CE                   34 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      7 uses
GTP_LUT2                     13 uses
GTP_LUT3                      3 uses
GTP_LUT4                     42 uses
GTP_LUT5                    131 uses
GTP_LUT6                    295 uses
GTP_LUT6CARRY               131 uses
GTP_LUT6D                   100 uses
GTP_MUX2LUT7                 15 uses
GTP_RAM128X1SP               32 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  36 uses

I/O ports: 42
GTP_INBUF                  10 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 866 of 35800 (2.42%)
	LUTs as dram: 108 of 9500 (1.14%)
	LUTs as logic: 758
Total Registers: 92 of 71600 (0.13%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 42 of 209 (20.10%)


Overview of Control Sets:

Number of unique control sets : 6

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 38
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                56
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                35
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/WCLK' (GTP_RAM128X1SP.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKA' (GTP_DRM18K_E1.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/CLKB' (GTP_DRM18K_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:13s
Action synthesize: CPU time elapsed is 0h:0m:7s
Action synthesize: Process CPU time elapsed is 0h:0m:7s
Current time: Mon Nov 11 15:36:28 2024
Action synthesize: Peak memory pool usage is 300 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Nov 11 15:36:28 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'TOP'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_CLK_undiv in design, driver pin O(instance CLK_undiv_ibuf) -> load pin CLK(instance count_fast[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N8_0_1/gateop, insts:24.
I: Infer CARRY group, base inst: N14_0_1/gateop, insts:16.
I: Infer CARRY group, base inst: wrapper1/ARM1/N15_0_1/gateop, insts:29.
I: Infer CARRY group, base inst: wrapper1/ARM1/ALU1/N7_1_0/gateop, insts:33.
I: Infer CARRY group, base inst: wrapper1/ARM1/u_PC/N2_1_1/gateop, insts:29.
Device mapping done.
Total device mapping takes 0.09 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 92       | 71600         | 1                  
| LUT                   | 866      | 35800         | 3                  
| Distributed RAM       | 108      | 9500          | 2                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 42       | 209           | 21                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'TOP' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Nov 11 15:36:39 2024
Action dev_map: Peak memory pool usage is 303 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Nov 11 15:36:39 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 7592.
1st GP placement takes 0.88 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.44 sec.

Pre global placement takes 2.16 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst DIP_ibuf[0]/opit_1 on IOLHR_292_96.
Placed fixed group with base inst DIP_ibuf[1]/opit_1 on IOLHR_292_102.
Placed fixed group with base inst DIP_ibuf[2]/opit_1 on IOLHR_292_108.
Placed fixed group with base inst DIP_ibuf[3]/opit_1 on IOLHR_292_114.
Placed fixed group with base inst DIP_ibuf[4]/opit_1 on IOLHR_292_120.
Placed fixed group with base inst DIP_ibuf[5]/opit_1 on IOLHR_292_126.
Placed fixed group with base inst DIP_ibuf[6]/opit_1 on IOLHR_292_132.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.67 sec.

Wirelength after global placement is 7750.
Global placement takes 0.69 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 497 LUT6 in collection, pack success:10
Packing LUT6D takes 0.14 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 7783.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.58 sec.

Wirelength after post global placement is 7225.
Packing LUT6D started.
I: LUT6D pack result: There are 477 LUT6 in collection, pack success:0
Packing LUT6D takes 0.19 sec.
Post global placement takes 0.91 sec.

Phase 4 Legalization started.
The average distance in LP is 0.802680.
Wirelength after legalization is 7825.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997958.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 7825.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997958, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997958, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 7825.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 997958, TNS after placement is 0.
Placement done.
Total placement takes 3.91 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.37 sec.
Setup STE netlist take 26 msec.
Dispose control chain take 16 msec.
Collect const net info take 37 msec.
Total nets for routing: 1000.
Total loads for routing: 5419.
Direct connect net size: 144
Build all design net take 26 msec.
Processing design graph takes 0.11 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.69141197 MB
Route design total memory: 2.23123932 MB
Worst slack is 997958, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 998 subnets.
Unrouted clock nets at iteration 0 (0.193 sec): 1
Unrouted clock nets at iteration 1 (0.189 sec): 1
Unrouted clock nets at iteration 2 (0.197 sec): 1
Unrouted clock nets at iteration 3 (0.197 sec): 1
Unrouted clock nets at iteration 4 (0.002 sec): 0
Total route nets size: 996
Unrouted general nets at iteration 5 (MT total route time: 0.309 sec): 839(overused: 7072)
Unrouted general nets at iteration 6 (MT total route time: 0.224 sec): 782(overused: 4956)
Unrouted general nets at iteration 7 (MT total route time: 0.203 sec): 725(overused: 3818)
Unrouted general nets at iteration 8 (MT total route time: 0.177 sec): 637(overused: 2715)
Unrouted general nets at iteration 9 (MT total route time: 0.149 sec): 550(overused: 2031)
Unrouted general nets at iteration 10 (MT total route time: 0.108 sec): 401(overused: 1431)
Unrouted general nets at iteration 11 (MT total route time: 0.097 sec): 321(overused: 1108)
Unrouted general nets at iteration 12 (MT total route time: 0.085 sec): 257(overused: 835)
Unrouted general nets at iteration 13 (MT total route time: 0.068 sec): 195(overused: 601)
Unrouted general nets at iteration 14 (MT total route time: 0.064 sec): 156(overused: 429)
Unrouted general nets at iteration 15 (MT total route time: 0.147 sec): 133(overused: 316)
Unrouted general nets at iteration 16 (MT total route time: 0.041 sec): 111(overused: 297)
Unrouted general nets at iteration 17 (MT total route time: 0.032 sec): 86(overused: 194)
Unrouted general nets at iteration 18 (MT total route time: 0.024 sec): 78(overused: 158)
Unrouted general nets at iteration 19 (MT total route time: 0.020 sec): 59(overused: 104)
Unrouted general nets at iteration 20 (MT total route time: 0.017 sec): 55(overused: 88)
Unrouted general nets at iteration 21 (MT total route time: 0.017 sec): 48(overused: 100)
Unrouted general nets at iteration 22 (MT total route time: 0.012 sec): 32(overused: 64)
Unrouted general nets at iteration 23 (MT total route time: 0.014 sec): 38(overused: 84)
Unrouted general nets at iteration 24 (MT total route time: 0.012 sec): 35(overused: 66)
Unrouted general nets at iteration 25 (MT total route time: 0.110 sec): 26(overused: 58)
Unrouted general nets at iteration 26 (MT total route time: 0.012 sec): 20(overused: 40)
Unrouted general nets at iteration 27 (MT total route time: 0.006 sec): 14(overused: 18)
Unrouted general nets at iteration 28 (MT total route time: 0.004 sec): 10(overused: 16)
Unrouted general nets at iteration 29 (MT total route time: 0.004 sec): 7(overused: 8)
Unrouted general nets at iteration 30 (MT total route time: 0.004 sec): 2(overused: 2)
Unrouted general nets at iteration 31 (MT total route time: 0.003 sec): 0(overused: 0)
----General net take 0.002 sec(route net take 0.000 sec, inc cost take 0.001 sec, iter times: 1)
----const net route take 0.005 sec
Unrouted nets at iteration 32 (0.008 sec): 1
----General net take 0.002 sec(route net take 0.000 sec, inc cost take 0.002 sec, iter times: 1)
----const net route take 0.000 sec
Unrouted nets at iteration 33 (0.002 sec): 1
----General net take 0.021 sec(route net take 0.005 sec, inc cost take 0.011 sec, iter times: 8)
----const net route take 0.000 sec
Unrouted nets at iteration 34 (0.021 sec): 0
Detailed routing takes 2.80 sec.
C: Route-2036: The clock path from CLMA_279_324:Q3 to CLMS_207_397:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.31 sec.
Sort Original Nets take 0.000 sec
Total net: 1000, route succeed net: 1000
Generate routing result take 0.003 sec
Handle PERMUX permutation take 0.263 sec
Handle const net take 0.002 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.006 sec
Used SRB routing arc is 13145.
Finish routing takes 0.29 sec.
Total routing takes 4.95 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 207      | 6575          | 4                  
|   FF                        | 78       | 52600         | 1                  
|   LUT                       | 680      | 26300         | 3                  
|   LUT-FF pairs              | 48       | 26300         | 1                  
| Use of CLMS                 | 75       | 2375          | 4                  
|   FF                        | 14       | 19000         | 1                  
|   LUT                       | 251      | 9500          | 3                  
|   LUT-FF pairs              | 13       | 9500          | 1                  
|   Distributed RAM           | 108      | 9500          | 2                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0.5      | 85            | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 74       | 5850          | 2                  
| Use of HCKB                 | 2        | 72            | 3                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 42       | 210           | 20                 
|   IOBD                      | 22       | 100           | 22                 
|   IOBS                      | 20       | 110           | 19                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 42       | 250           | 17                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:04s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:11s)
Action pnr: Real time elapsed is 0h:0m:30s
Action pnr: CPU time elapsed is 0h:0m:10s
Action pnr: Process CPU time elapsed is 0h:0m:11s
Current time: Mon Nov 11 15:37:09 2024
Action pnr: Peak memory pool usage is 925 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Nov 11 15:37:09 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/opit_0_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/opit_0_inv_L6QL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/opit_0_inv_L6QL5Q1_perm/CLK' (gopLUT6QL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2A/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2B/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2C/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/ram32x2D/CLK' (gopRAM32X2S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_0/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_1/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_2/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_3/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_4/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_5/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_6/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_7/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_8/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_9/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_10/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_11/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_12/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_13/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_14/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_15/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_16/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_17/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_18/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_19/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_20/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_21/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_22/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_23/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_24/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_25/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_26/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_27/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_28/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_29/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_30/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_a_31/ram128x1s/CLK' (gopRAM128X1S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKA' (gopDRM18K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/DATA_VAR_MEM_b/gopdrm_18k_inv/CLKB' (gopDRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:2s
Action report_timing: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Nov 11 15:37:24 2024
Action report_timing: Peak memory pool usage is 813 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Nov 11 15:37:24 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/project.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.031250 sec.
Generating architecture configuration.
The bitstream file is "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/generate_bitstream/TOP.sbit"
Generate programming file takes 0.968750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:16s
Action gen_bit_stream: CPU time elapsed is 0h:0m:3s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Nov 11 15:37:40 2024
Action gen_bit_stream: Peak memory pool usage is 738 MB
Process "Generate Bitstream" done.
Process exit normally.
