# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=2
HOSTNAME=ip-172-31-34-244.ec2.internal
XILINX_DSP=
SHELL=/bin/bash
TERM=xterm-256color
MAKEFLAGS=
HISTSIZE=1000
SSH_CLIENT=171.78.178.11 58280 22
MYVIVADO=
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2021.1/tps/lnx64
HDK_SHELL_DIR=/home/ec2-user/aws-fpga/hdk/common/shell_v04261818
HDI_PROCESSOR=x86_64
HDK_SHELL_DESIGN_DIR=/home/ec2-user/aws-fpga/hdk/common/shell_v04261818/design
SYNTH_COMMON=/tools/Xilinx/Vitis/2021.1/scripts/rt/data
SSH_TTY=/dev/pts/0
LC_ALL=en_US.UTF-8
RDI_JAVA_VERSION=11.0.2
RT_TCL_PATH=/tools/Xilinx/Vitis/2021.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2021.1/bin
RDI_OPT_EXT=.o
USER=ec2-user
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o:/tools/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib/:/tools/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib//server:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o:/tools/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
XCL_EMULATION_MODE=sw_emu
XILINX_ENABLE_AWS_WHITELIST=095707098027
RDI_PATCHROOT=
TCL_LIBRARY=/tools/Xilinx/Vitis/2021.1/tps/tcl/tcl8.5
RDI_PLATFORM=lnx64
AWS_PLATFORM=/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
RT_LIBPATH=/tools/Xilinx/Vitis/2021.1/scripts/rt/data
RDI_LIBDIR=/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o
RELEASE_VER=2021.1
PATH=/tools/Xilinx/Vivado/2021.1/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2021.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2021.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2021.1/tps/lnx64/gcc-6.2.0/bin:/tools/Xilinx/Vivado/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/bin:/tools/Xilinx/Vivado/2021.1/bin:/opt/xilinx/xrt/bin:/home/ec2-user/aws-fpga/shared/bin/scripts:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/home/ec2-user/.local/bin:/home/ec2-user/bin
MAIL=/var/spool/mail/ec2-user
XILINX_VITIS=/tools/Xilinx/Vitis/2021.1
HDK_DIR=/home/ec2-user/aws-fpga/hdk
SDK_DIR=/home/ec2-user/aws-fpga/sdk
PWD=/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
SDACCEL_DIR=/home/ec2-user/aws-fpga/SDAccel
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2021.1
LANG=en_US.UTF-8
HDK_COMMON_DIR=/home/ec2-user/aws-fpga/hdk/common
HDI_APPROOT=/tools/Xilinx/Vitis/2021.1
AWS_PLATFORM_201920_2=/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2021.1
VITIS_DIR=/home/ec2-user/aws-fpga/Vitis
XILINX_VIVADO=/tools/Xilinx/Vivado/2021.1
XILINX_SDK=/tools/Xilinx/Vitis/2021.1
HISTCONTROL=ignoredups
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2021.1/tps/isl
VIVADO_TOOL_VERSION=2021.1
HOME=/home/ec2-user
SHLVL=3
RDI_BASEROOT=/tools/Xilinx/Vitis
LANGUAGE=en_US:en
RDI_APPROOT=/tools/Xilinx/Vitis/2021.1
LOGNAME=ec2-user
PYTHONPATH=/opt/xilinx/xrt/python:/home/ec2-user/aws-fpga/shared/lib:/home/ec2-user/aws-fpga/shared/bin/scripts:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/opt/xilinx/xrt/bin
RDI_JAVA_PLATFORM=
XDG_DATA_DIRS=/home/ec2-user/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
SSH_CONNECTION=171.78.178.11 58280 172.31.34.244 22
RDI_BINROOT=/tools/Xilinx/Vitis/2021.1/bin
VIVADO_TOOL_VER=2021.1
LESSOPEN=||/usr/bin/lesspipe.sh %s
RDI_PROG=/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1000
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2021.1
AWS_FPGA_REPO_DIR=/home/ec2-user/aws-fpga
HDIPRELDPATH=/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Default:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o:/tools/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2021.1
RDI_DATADIR=/tools/Xilinx/Vitis/2021.1/data
RDI_INSTALLROOT=/tools/Xilinx
BASH_FUNC_allow_non_root()=() {  [ ! -z ${AWS_FPGA_ALLOW_NON_ROOT} ]
}
_=/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=43763
XILINX_CD_SESSION=a9e8f39f-b899-4234-a89d-c193230c0c34
XILINX_RS_PORT=38483
XILINX_RS_SESSION=888b005a-3f5f-4764-94e3-63193e3e3abb


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++ --target sw_emu --platform /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --save-temps -g --temp_dir temp_dir -l -o./build/kernel.link.xclbin kernel.xo 

FINAL PROGRAM OPTIONS
--debug
--input_files kernel.xo
--link
--optimize 0
--output ./build/kernel.link.xclbin
--platform /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
--report_level 0
--save-temps
--target sw_emu
--temp_dir temp_dir

PARSED COMMAND LINE OPTIONS
--target sw_emu 
--platform /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm 
--save-temps 
-g 
--temp_dir temp_dir 
-l 
-o./build/kernel.link.xclbin 
kernel.xo 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"

HARDWARE PLATFORM PARAMETERS
--xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true} 

FINAL PLATFORM PATH
/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 19 Oct 2021 11:26:28
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 19 Oct 2021 11:26:28
output: /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/kernel.link.xml
------------------------------------------
V++ internal step: running regiongen
timestamp: 19 Oct 2021 11:26:28
launch dir: /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int
cmd: /tools/Xilinx/Vitis/2021.1/bin/../runtime/bin/regiongen_new -v -m /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/kernel.link.xml -t alg -o xcl_top
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 19 Oct 2021 11:26:30
launch dir: /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/krnl_vadd
cmd: /tools/Xilinx/Vivado/2021.1/tps/lnx64/gcc-6.2.0/bin/gcc -I . -I /tools/Xilinx/Vitis_HLS/2021.1/bin/../include -I /tools/Xilinx/Vitis_HLS/2021.1/bin/../lnx64/tools/auto_cc/include -I /tools/Xilinx/Vitis_HLS/2021.1/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2021.1/bin/../common/technology/autopilot/opencl -std=c++14 -g -I /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/includes -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/kernel.o -MP -MF obj/kernel.Cd /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/xo/krnl_vadd/krnl_vadd/cpu_sources/kernel.cpp -o obj/kernel.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 19 Oct 2021 11:26:30
launch dir: /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/krnl_vadd
cmd: /tools/Xilinx/Vivado/2021.1/tps/lnx64/binutils-2.26/bin/ar -cr /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/krnl_vadd/krnl_vadd.csim_cu.a /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/krnl_vadd/obj/kernel.o
V++ internal step status: success
------------------------------------------
V++ internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 19 Oct 2021 11:26:30
launch dir: /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int
cmd: /tools/Xilinx/Vivado/2021.1/tps/lnx64/gcc-6.2.0/bin/g++ -I . -I /tools/Xilinx/Vitis_HLS/2021.1/bin/../include -I /tools/Xilinx/Vitis_HLS/2021.1/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2021.1/bin/../common/technology/autopilot/opencl -I /tools/Xilinx/Vitis/2021.1/bin/../data/emulation/include -I /tools/Xilinx/Vitis_HLS/2021.1/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++14 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
V++ internal step status: success
------------------------------------------
V++ internal step: running g++ to generate .so
timestamp: 19 Oct 2021 11:26:31
launch dir: /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int
cmd: /tools/Xilinx/Vivado/2021.1/tps/lnx64/gcc-6.2.0/bin/g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++14 -Wall -shared -Wl,--whole-archive,-soname,kernel.link.so -o kernel.link.so krnl_vadd/krnl_vadd.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /tools/Xilinx/Vitis_HLS/2021.1/bin/../lib/lnx64.o -lhlsmathsim -L /tools/Xilinx/Vitis_HLS/2021.1/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/tools/Xilinx/Vitis_HLS/2021.1/bin/../lnx64/tools/fpo_v7_0 -L /tools/Xilinx/Vitis_HLS/2021.1/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /tools/Xilinx/Vitis_HLS/2021.1/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /tools/Xilinx/Vitis_HLS/2021.1/bin/../lnx64/lib/csim -lhlsmc++-GCC46 -L /tools/Xilinx/Vivado/2021.1/tps/lnx64/gcc-6.2.0/bin/../lib/gcc/x86_64-pc-linux-gnu/6.2.0/ -lgcov
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin
timestamp: 19 Oct 2021 11:26:31
launch dir: /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int
cmd: /tools/Xilinx/Vitis/2021.1/bin/xclbinutil --add-section BITSTREAM:RAW:/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/kernel.link.so --force --target sw_emu --add-section :JSON:/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/kernel.link.rtd --append-section :JSON:/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/kernel.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/kernel.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int/kernel.link.xml --add-section DEBUG_DATA:RAW:/dev/null --output /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/./build/kernel.link.xclbin
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin info
timestamp: 19 Oct 2021 11:26:31
launch dir: /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/link/int
cmd: /tools/Xilinx/Vitis/2021.1/bin/xclbinutil --quiet --info --input /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/./build/kernel.link.xclbin
V++ internal step status: success
------------------------------------------
sw emulation completed
timestamp: 19 Oct 2021 11:26:31
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 19 Oct 2021 11:26:31
output: /home/ec2-user/FPGA_go_brrrr/practice/simple_malloc/temp_dir/reports/link/system_estimate_kernel.link.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 19 Oct 2021 11:26:31
