#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun 13 23:45:59 2020
# Process ID: 11820
# Current directory: C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/MyMultiplier16.runs/synth_2
# Command line: vivado.exe -log TopMultiplier.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopMultiplier.tcl
# Log file: C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/MyMultiplier16.runs/synth_2/TopMultiplier.vds
# Journal file: C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/MyMultiplier16.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source TopMultiplier.tcl -notrace
Command: synth_design -top TopMultiplier -part xc7vx485tffg1157-1 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.441 ; gain = 234.063
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopMultiplier' [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/TopMultiplier.v:3]
INFO: [Synth 8-6157] synthesizing module 'Booth' [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/Booth.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Booth' (1#1) [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/Booth.v:7]
INFO: [Synth 8-6157] synthesizing module 'WallaceTree16' [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/WallaceTree16.v:6]
INFO: [Synth 8-6157] synthesizing module 'HalfAdder' [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/HalfAdder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'HalfAdder' (2#1) [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/HalfAdder.v:5]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/FullAdder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (3#1) [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/FullAdder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'WallaceTree16' (4#1) [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/WallaceTree16.v:6]
INFO: [Synth 8-6157] synthesizing module 'SRCS_Adder32' [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/SRCS_Adder32.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SRCS_Adder32' (5#1) [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/SRCS_Adder32.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TopMultiplier' (6#1) [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/TopMultiplier.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1209.090 ; gain = 307.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.090 ; gain = 307.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1209.090 ; gain = 307.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1209.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'v_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc:3]
Finished Parsing XDC File [C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1330.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1330.332 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1330.332 ; gain = 428.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1330.332 ; gain = 428.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1330.332 ; gain = 428.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1330.332 ; gain = 428.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 6     
	   3 Input      6 Bit         XORs := 3     
	   3 Input      5 Bit         XORs := 3     
	   3 Input      4 Bit         XORs := 3     
	   3 Input      3 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 52    
	   3 Input      1 Bit         XORs := 200   
+---Muxes : 
	   3 Input     16 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Booth 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 16    
Module HalfAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module SRCS_Adder32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      7 Bit         XORs := 2     
	   3 Input      6 Bit         XORs := 1     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 1347.844 ; gain = 446.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1347.844 ; gain = 446.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:22 . Memory (MB): peak = 1532.895 ; gain = 631.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:23 . Memory (MB): peak = 1532.895 ; gain = 631.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:16 ; elapsed = 00:02:31 . Memory (MB): peak = 1533.738 ; gain = 632.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:16 ; elapsed = 00:02:31 . Memory (MB): peak = 1533.738 ; gain = 632.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:16 ; elapsed = 00:02:31 . Memory (MB): peak = 1533.738 ; gain = 632.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:31 . Memory (MB): peak = 1533.738 ; gain = 632.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:02:31 . Memory (MB): peak = 1533.738 ; gain = 632.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:16 ; elapsed = 00:02:31 . Memory (MB): peak = 1533.738 ; gain = 632.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |    16|
|3     |LUT2   |    10|
|4     |LUT3   |   105|
|5     |LUT4   |   152|
|6     |LUT5   |   112|
|7     |LUT6   |   253|
|8     |IBUF   |    32|
|9     |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   716|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:16 ; elapsed = 00:02:31 . Memory (MB): peak = 1533.738 ; gain = 632.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:02:20 . Memory (MB): peak = 1533.738 ; gain = 511.117
Synthesis Optimization Complete : Time (s): cpu = 00:02:17 ; elapsed = 00:02:32 . Memory (MB): peak = 1533.738 ; gain = 632.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1533.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1533.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:52 . Memory (MB): peak = 1533.738 ; gain = 1095.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1533.738 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/MyMultiplier16.runs/synth_2/TopMultiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopMultiplier_utilization_synth.rpt -pb TopMultiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 23:49:04 2020...
