EDA Netlist Writer report for sigma_delta
Wed Nov 23 15:05:50 2016
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Board-Level Settings
  4. Board-Level Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                    ;
+---------------------------------------+---------------------------------------+
; EDA Netlist Writer Status             ; Successful - Wed Nov 23 15:05:50 2016 ;
; Revision Name                         ; sigma_delta                           ;
; Top-level Entity Name                 ; sigma_delta                           ;
; Family                                ; Stratix II                            ;
; Board Signal Integrity Files Creation ; Successful                            ;
+---------------------------------------+---------------------------------------+


+-----------------------------------------+
; Board-Level Settings                    ;
+-------------------------------+---------+
; Option                        ; Setting ;
+-------------------------------+---------+
; Board Signal Integrity Format ; IBIS    ;
+-------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                    ;
+------------------------------------------------------------------------------------------------+
; Generated Files                                                                                ;
+------------------------------------------------------------------------------------------------+
; Board Signal Integrity                                                                         ;
;     C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/board/ibis/sigma_delta.ibs ;
+------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Nov 23 15:05:49 2016
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta
Info: Model for 1 configuration pin(s) is not included in the IBIS output file
    Info: Pin "~CRC_ERROR~" has no supported IBIS model
Info: IBIS models for 2 clock pin(s) are not included in the IBIS output file
    Info: Clock pin "master_clock0(n)" has no supported IBIS model
    Info: Clock pin "master_clock0" has no supported IBIS model
Info: Generated IBIS Output File C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/board/ibis/sigma_delta.ibs for board level analysis
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 290 megabytes
    Info: Processing ended: Wed Nov 23 15:05:50 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


