

================================================================
== Synthesis Summary Report of 'acti_proc'
================================================================
+ General Information: 
    * Date:           Mon Apr  8 23:46:10 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        dma_ps
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------+------+------+--------------------+-----------+-----------------+--------------------+----------+----------+----------+---------+-------------+-------------+-----+
    |                        Modules                        | Issue|      |      Latency       |  Latency  |    Iteration    |                    |   Trip   |          |          |         |             |             |     |
    |                        & Loops                        | Type | Slack|      (cycles)      |    (ns)   |     Latency     |      Interval      |   Count  | Pipelined|   BRAM   |   DSP   |      FF     |     LUT     | URAM|
    +-------------------------------------------------------+------+------+--------------------+-----------+-----------------+--------------------+----------+----------+----------+---------+-------------+-------------+-----+
    |+ acti_proc                                            |     -|  0.00|  923289956842430976|  9.233e+18|                -|  923289956842430976|         -|        no|  66 (10%)|  54 (3%)|  47081 (10%)|  27980 (12%)|    -|
    | o VITIS_LOOP_85_1                                     |     -|  7.20|  923289956842430976|  9.233e+18|  923289956842431|                   -|      1000|        no|         -|        -|            -|            -|    -|
    |  + matmul                                             |     -|  0.00|     923289956842413|  9.233e+15|                -|     923289956842413|         -|        no|         -|  54 (3%)|   42153 (9%)|   22884 (9%)|    -|
    |   o VITIS_LOOP_29_1_VITIS_LOOP_31_2                   |     -|  7.20|     923289956842412|  9.233e+15|         13761452|                   -|  67092481|        no|         -|        -|            -|            -|    -|
    |    + matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4  |     -|  4.35|                 258|  2.580e+03|                -|                 258|         -|        no|         -|        -|    8213 (1%)|    2959 (1%)|    -|
    |     o VITIS_LOOP_33_3_VITIS_LOOP_35_4                 |     -|  7.20|                 256|  2.560e+03|                1|                   1|       256|       yes|         -|        -|            -|            -|    -|
    |    + matmul_Pipeline_VITIS_LOOP_64_10                 |     -|  0.00|                 309|  3.090e+03|                -|                 309|         -|        no|         -|  21 (1%)|   3985 (~0%)|    3533 (1%)|    -|
    |     o VITIS_LOOP_64_10                                |    II|  7.20|                 307|  3.070e+03|               23|                  19|        16|       yes|         -|        -|            -|            -|    -|
    |    o VITIS_LOOP_40_5_VITIS_LOOP_42_6                  |     -|  7.20|            13760880|  1.376e+08|              105|                   -|    131056|        no|         -|        -|            -|            -|    -|
    |     + matmul_Pipeline_VITIS_LOOP_45_7                 |     -|  4.46|                  18|    180.000|                -|                  18|         -|        no|         -|        -|    519 (~0%)|    2367 (1%)|    -|
    |      o VITIS_LOOP_45_7                                |     -|  7.20|                  16|    160.000|                1|                   1|        16|       yes|         -|        -|            -|            -|    -|
    |     + matmul_Pipeline_VITIS_LOOP_51_8                 |     -|  0.00|                  69|    690.000|                -|                  69|         -|        no|         -|  19 (1%)|   10305 (2%)|    9386 (4%)|    -|
    |      o VITIS_LOOP_51_8                                |    II|  7.20|                  67|    670.000|               23|                   3|        16|       yes|         -|        -|            -|            -|    -|
    |  + activ                                              |     -|  0.00|              139249|  1.392e+06|                -|              139249|         -|        no|         -|        -|   1702 (~0%)|   1734 (~0%)|    -|
    |   o LBB                                               |    II|  7.20|              139247|  1.392e+06|               18|                  17|      8191|       yes|         -|        -|            -|            -|    -|
    +-------------------------------------------------------+------+------+--------------------+-----------+-----------------+--------------------+----------+----------+----------+---------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_imem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_mem  | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=58           |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | insts_1      | 0x10   | 32    | W      | Data signal of insts             |                                                                      |
| s_axi_control | insts_2      | 0x14   | 32    | W      | Data signal of insts             |                                                                      |
| s_axi_control | mem_offset_1 | 0x1c   | 32    | W      | Data signal of mem_offset        |                                                                      |
| s_axi_control | mem_offset_2 | 0x20   | 32    | W      | Data signal of mem_offset        |                                                                      |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| insts    | inout     | ap_int<64>*        |
| mem      | inout     | vector<float, 16>* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| insts    | m_axi_imem    | interface |          |                                   |
| insts    | s_axi_control | register  | offset   | name=insts_1 offset=0x10 range=32 |
| insts    | s_axi_control | register  | offset   | name=insts_2 offset=0x14 range=32 |
| mem      | m_axi_mem     | interface |          |                                   |
| mem      | s_axi_control | interface | offset   |                                   |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+----------+------------------+-----------+--------------+------------------+------------------+------------+------------------------------+
| HW Interface | Variable | Access Location  | Direction | Burst Status | Loop             | Loop Location    | Resolution | Problem                      |
+--------------+----------+------------------+-----------+--------------+------------------+------------------+------------+------------------------------+
| m_axi_mem    | A        | dma_ps.cpp:8:8   | read      | Fail         |                  |                  | 214-231    | Access is clobbered by store |
| m_axi_mem    | A        | dma_ps.cpp:15:11 | write     | Fail         |                  |                  | 214-231    | Access is clobbered by load  |
| m_axi_mem    | mem      | dma_ps.cpp:44:13 | read      | Fail         | VITIS_LOOP_42_6  | dma_ps.cpp:42:22 | 214-230    | Stride is incompatible       |
| m_axi_mem    | mem      | dma_ps.cpp:54:13 | read      | Fail         | VITIS_LOOP_51_8  | dma_ps.cpp:51:23 | 214-230    | Stride is incompatible       |
| m_axi_mem    | mem      | dma_ps.cpp:67:18 | read      | Fail         | VITIS_LOOP_64_10 | dma_ps.cpp:64:22 | 214-230    | Stride is incompatible       |
| m_axi_mem    | mem      | dma_ps.cpp:72:39 | write     | Fail         | VITIS_LOOP_64_10 | dma_ps.cpp:64:22 | 214-230    | Stride is incompatible       |
+--------------+----------+------------------+-----------+--------------+------------------+------------------+------------+------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+------------+------+-----------+---------+
| Name                                                | DSP | Pragma | Variable   | Op   | Impl      | Latency |
+-----------------------------------------------------+-----+--------+------------+------+-----------+---------+
| + acti_proc                                         | 54  |        |            |      |           |         |
|   add_ln85_fu_187_p2                                |     |        | add_ln85   | add  | fabric    | 0       |
|   add_ln87_fu_205_p2                                |     |        | add_ln87   | add  | fabric    | 0       |
|  + matmul                                           | 54  |        |            |      |           |         |
|    mul_13ns_13ns_26_1_1_U1408                       | 1   |        | bound46    | mul  | auto      | 0       |
|    add_ln29_fu_7866_p2                              |     |        | add_ln29   | add  | fabric    | 0       |
|    add_ln29_1_fu_8915_p2                            |     |        | add_ln29_1 | add  | fabric    | 0       |
|    add_ln40_fu_9714_p2                              |     |        | add_ln40   | add  | fabric    | 0       |
|    add_ln40_1_fu_9734_p2                            |     |        | add_ln40_1 | add  | fabric    | 0       |
|    ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U1409    | 1   |        | add_ln44   | add  | dsp_slice | 3       |
|    ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U1409    | 1   |        | mul_ln44   | mul  | dsp_slice | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U1410             | 1   |        | add_ln44_1 | add  | dsp_slice | 3       |
|    add_ln44_2_fu_11068_p2                           |     |        | add_ln44_2 | add  | fabric    | 0       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U1412             |     |        | add_ln44_3 | add  | fabric    | 0       |
|    add_ln42_fu_9764_p2                              |     |        | add_ln42   | add  | fabric    | 0       |
|    add_ln31_fu_9770_p2                              |     |        | add_ln31   | add  | fabric    | 0       |
|   + matmul_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_35_4 | 0   |        |            |      |           |         |
|     add_ln33_fu_6758_p2                             |     |        | add_ln33   | add  | fabric    | 0       |
|     add_ln33_1_fu_6784_p2                           |     |        | add_ln33_1 | add  | fabric    | 0       |
|     add_ln35_fu_8086_p2                             |     |        | add_ln35   | add  | fabric    | 0       |
|   + matmul_Pipeline_VITIS_LOOP_64_10                | 21  |        |            |      |           |         |
|     add_ln64_fu_2370_p2                             |     |        | add_ln64   | add  | fabric    | 0       |
|     ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U1145   | 1   |        | add_ln67   | add  | dsp_slice | 3       |
|     ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U1145   | 1   |        | mul_ln67   | mul  | dsp_slice | 3       |
|     ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U1145   | 1   |        | add_ln67_1 | add  | dsp_slice | 3       |
|     add_ln67_2_fu_3541_p2                           |     |        | add_ln67_2 | add  | fabric    | 0       |
|     add_ln67_3_fu_3557_p2                           |     |        | add_ln67_3 | add  | fabric    | 0       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U1119            | 2   |        | add103_6   | fadd | fulldsp   | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U1120            | 2   |        | add103_7   | fadd | fulldsp   | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U1121            | 2   |        | add103_8   | fadd | fulldsp   | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U1122            | 2   |        | add103_9   | fadd | fulldsp   | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U1123            | 2   |        | add103_s   | fadd | fulldsp   | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U1124            | 2   |        | add103_10  | fadd | fulldsp   | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U1125            | 2   |        | add103_11  | fadd | fulldsp   | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U1126            | 2   |        | add103_12  | fadd | fulldsp   | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U1127            | 2   |        | add103_13  | fadd | fulldsp   | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U1128            | 2   |        | add103_14  | fadd | fulldsp   | 3       |
|   + matmul_Pipeline_VITIS_LOOP_45_7                 | 0   |        |            |      |           |         |
|     add_ln45_fu_502_p2                              |     |        | add_ln45   | add  | fabric    | 0       |
|   + matmul_Pipeline_VITIS_LOOP_51_8                 | 19  |        |            |      |           |         |
|     add_ln51_fu_7026_p2                             |     |        | add_ln51   | add  | fabric    | 0       |
|     ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U574    | 1   |        | add_ln54   | add  | dsp_slice | 3       |
|     ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U574    | 1   |        | mul_ln54   | mul  | dsp_slice | 3       |
|     ama_addmuladd_5ns_17ns_13ns_16ns_30_4_1_U574    | 1   |        | add_ln54_1 | add  | dsp_slice | 3       |
|     add_ln54_2_fu_7044_p2                           |     |        | add_ln54_2 | add  | fabric    | 0       |
|     add_ln54_3_fu_7060_p2                           |     |        | add_ln54_3 | add  | fabric    | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U552              | 3   |        | mul        | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U553              | 3   |        | mul62_1    | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U554              | 3   |        | mul62_2    | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U555              | 3   |        | mul62_3    | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U556              | 3   |        | mul62_4    | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U557              | 3   |        | mul62_5    | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U552              | 3   |        | mul62_6    | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U553              | 3   |        | mul62_7    | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U554              | 3   |        | mul62_8    | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U555              | 3   |        | mul62_9    | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U556              | 3   |        | mul62_s    | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U557              | 3   |        | mul62_10   | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U552              | 3   |        | mul62_11   | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U553              | 3   |        | mul62_12   | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U554              | 3   |        | mul62_13   | fmul | maxdsp    | 2       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U555              | 3   |        | mul62_14   | fmul | maxdsp    | 2       |
|  + activ                                            | 0   |        |            |      |           |         |
|    add_ln5_fu_396_p2                                |     |        | add_ln5    | add  | fabric    | 0       |
|    add_ln8_fu_406_p2                                |     |        | add_ln8    | add  | fabric    | 0       |
|    add_ln8_1_fu_424_p2                              |     |        | add_ln8_1  | add  | fabric    | 0       |
|    add_ln15_fu_440_p2                               |     |        | add_ln15   | add  | fabric    | 0       |
|    add_ln15_1_fu_458_p2                             |     |        | add_ln15_1 | add  | fabric    | 0       |
+-----------------------------------------------------+-----+--------+------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + acti_proc       |           |           | 66   | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   imem_m_axi_U    | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   mem_m_axi_U     | interface | m_axi     | 58   |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------+------------------------------------+
| Type            | Options                               | Location                           |
+-----------------+---------------------------------------+------------------------------------+
| array_partition | dim=0 type=complete variable=AB_block | dma_ps.cpp:25 in matmul, AB_block  |
| array_partition | variable=B_line type=complete dim=1   | dma_ps.cpp:26 in matmul, B_line    |
| pipeline        | II = 1                                | dma_ps.cpp:47 in matmul            |
| pipeline        | II = 1                                | dma_ps.cpp:53 in matmul            |
| unroll          |                                       | dma_ps.cpp:57 in matmul            |
| interface       | s_axilite port=return                 | dma_ps.cpp:80 in acti_proc, return |
| interface       | m_axi port=mem bundle=mem             | dma_ps.cpp:81 in acti_proc, mem    |
| interface       | m_axi port=insts bundle=imem          | dma_ps.cpp:82 in acti_proc, insts  |
| pipeline        | off                                   | dma_ps.cpp:86 in acti_proc         |
+-----------------+---------------------------------------+------------------------------------+


