The following files were generated for 'AutoCorr_mem_1' in directory 
C:\Users\Sean\Documents\My Dropbox\Senior Design\G.729 Verilog Code\LPC Mem\SD_LPC\:

AutoCorr_mem_1.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

AutoCorr_mem_1.v:
   Verilog wrapper file provided to support functional simulation.
   This file contains simulation model customization data that is
   passed to a parameterized simulation model for the core.

AutoCorr_mem_1.veo:
   VEO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a Verilog design.

AutoCorr_mem_1.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

AutoCorr_mem_1_blk_mem_gen_v2_4_xst_1_vhdl.prj:
   Please see the core data sheet.

AutoCorr_mem_1_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

AutoCorr_mem_1_readme.txt:
   Text file indicating the files generated and how they are used.

AutoCorr_mem_1_xmdf.tcl:
   Please see the core data sheet.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

