INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/FPGA_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/REGI_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGI_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/SLAVE_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLAVE_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/SPI_SLAVE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_SLAVE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sources_1/user_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUMMY_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/proj_VolumeDisplay/fpga/SONICSLAVE/SONICSLAVE.srcs/sim_1/tb_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TOP
