--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml WarpLC.twx WarpLC.ncd -o WarpLC.twr WarpLC.pcf -ucf PLL.ucf

Design file:              WarpLC.ncd
Physical constraint file: WarpLC.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLKGEN_inst/instance_name/clkin1" PERIOD = 30 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKGEN_inst/instance_name/clkin1" PERIOD = 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 20.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 20.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 22.630ns (max period limit - period)
  Period: 30.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLKGEN_inst/instance_name/clkout0" 
derived from  NET "CLKGEN_inst/instance_name/clkin1" PERIOD = 30 ns HIGH 50%;  
divided by 2.00 to 15 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.700ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AR_5 (FF)
  Destination:          OUTt (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.188 - 0.206)
  Source Clock:         FSBCLK rising at 0.000ns
  Destination Clock:    FSBCLK rising at 15.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AR_5 to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y18.BQ       Tcko                  0.525   AR<7>
                                                       AR_5
    SLICE_X0Y19.B1       net (fanout=1)        1.129   AR<5>
    SLICE_X0Y19.COUT     Topcyb                0.483   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<1>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (1.399ns logic, 1.135ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AR_9 (FF)
  Destination:          OUTt (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.458ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.188 - 0.207)
  Source Clock:         FSBCLK rising at 0.000ns
  Destination Clock:    FSBCLK rising at 15.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AR_9 to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y17.BQ       Tcko                  0.525   AR<11>
                                                       AR_9
    SLICE_X0Y19.D1       net (fanout=1)        1.224   AR<9>
    SLICE_X0Y19.COUT     Topcyd                0.312   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (1.228ns logic, 1.230ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AR_4 (FF)
  Destination:          OUTt (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.426ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.188 - 0.206)
  Source Clock:         FSBCLK rising at 0.000ns
  Destination Clock:    FSBCLK rising at 15.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AR_4 to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y18.AQ       Tcko                  0.525   AR<7>
                                                       AR_4
    SLICE_X0Y19.B5       net (fanout=1)        1.021   AR<4>
    SLICE_X0Y19.COUT     Topcyb                0.483   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<1>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (1.399ns logic, 1.027ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AR_27 (FF)
  Destination:          OUTt (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.348ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.333 - 0.345)
  Source Clock:         FSBCLK rising at 0.000ns
  Destination Clock:    FSBCLK rising at 15.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AR_27 to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.DQ       Tcko                  0.525   AR<27>
                                                       AR_27
    SLICE_X0Y21.B3       net (fanout=1)        1.135   AR<27>
    SLICE_X0Y21.CLK      Tas                   0.688   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<9>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (1.213ns logic, 1.135ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point CLKGEN_inst/FPUCLK_inst (OLOGIC_X0Y47.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLKGEN_inst/CPUCLKr (FF)
  Destination:          CLKGEN_inst/FPUCLK_inst (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.532ns (0.882 - 0.350)
  Source Clock:         FSBCLK rising at 0.000ns
  Destination Clock:    FSBCLK rising at 15.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLKGEN_inst/CPUCLKr to CLKGEN_inst/FPUCLK_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.DQ       Tcko                  0.525   CLKGEN_inst/CPUCLKr
                                                       CLKGEN_inst/CPUCLKr
    OLOGIC_X0Y47.D2      net (fanout=3)        1.497   CLKGEN_inst/CPUCLKr
    OLOGIC_X0Y47.CLK0    Todck                 0.831   FPUCLK_OBUF
                                                       CLKGEN_inst/FPUCLK_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.853ns (1.356ns logic, 1.497ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLKGEN_inst/instance_name/clkout0" derived from
 NET "CLKGEN_inst/instance_name/clkin1" PERIOD = 30 ns HIGH 50%;
 divided by 2.00 to 15 nS  

--------------------------------------------------------------------------------

Paths for end point CLKGEN_inst/CPUCLKr (SLICE_X0Y53.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLKGEN_inst/CPUCLKr (FF)
  Destination:          CLKGEN_inst/CPUCLKr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FSBCLK rising at 15.000ns
  Destination Clock:    FSBCLK rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLKGEN_inst/CPUCLKr to CLKGEN_inst/CPUCLKr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.DQ       Tcko                  0.234   CLKGEN_inst/CPUCLKr
                                                       CLKGEN_inst/CPUCLKr
    SLICE_X0Y53.D6       net (fanout=3)        0.026   CLKGEN_inst/CPUCLKr
    SLICE_X0Y53.CLK      Tah         (-Th)    -0.197   CLKGEN_inst/CPUCLKr
                                                       CLKGEN_inst/CPUCLKr_rstpot1_INV_0
                                                       CLKGEN_inst/CPUCLKr
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.431ns logic, 0.026ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point CLKGEN_inst/FPUCLK_inst (OLOGIC_X0Y47.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLKGEN_inst/CPUCLKr (FF)
  Destination:          CLKGEN_inst/FPUCLK_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.256ns (0.366 - 0.110)
  Source Clock:         FSBCLK rising at 15.000ns
  Destination Clock:    FSBCLK rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLKGEN_inst/CPUCLKr to CLKGEN_inst/FPUCLK_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.DQ       Tcko                  0.234   CLKGEN_inst/CPUCLKr
                                                       CLKGEN_inst/CPUCLKr
    OLOGIC_X0Y47.D1      net (fanout=3)        0.274   CLKGEN_inst/CPUCLKr
    OLOGIC_X0Y47.CLK0    Tockd       (-Th)    -0.330   FPUCLK_OBUF
                                                       CLKGEN_inst/FPUCLK_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.564ns logic, 0.274ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AR_13 (FF)
  Destination:          OUTt (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         FSBCLK rising at 15.000ns
  Destination Clock:    FSBCLK rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: AR_13 to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y20.BQ       Tcko                  0.198   AR<15>
                                                       AR_13
    SLICE_X0Y20.A5       net (fanout=1)        0.070   AR<13>
    SLICE_X0Y20.COUT     Topcya                0.272   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<4>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.619ns logic, 0.071ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AR_6 (FF)
  Destination:          OUTt (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.036 - 0.041)
  Source Clock:         FSBCLK rising at 15.000ns
  Destination Clock:    FSBCLK rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: AR_6 to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y18.CQ       Tcko                  0.234   AR<7>
                                                       AR_6
    SLICE_X0Y19.C5       net (fanout=1)        0.156   AR<6>
    SLICE_X0Y19.COUT     Topcyc                0.203   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<2>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.618ns logic, 0.158ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AR_15 (FF)
  Destination:          OUTt (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         FSBCLK rising at 15.000ns
  Destination Clock:    FSBCLK rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: AR_15 to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y20.DQ       Tcko                  0.198   AR<15>
                                                       AR_15
    SLICE_X0Y20.B1       net (fanout=1)        0.250   AR<15>
    SLICE_X0Y20.COUT     Topcyb                0.264   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<5>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.611ns logic, 0.251ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLKGEN_inst/instance_name/clkout0" derived from
 NET "CLKGEN_inst/instance_name/clkin1" PERIOD = 30 ns HIGH 50%;
 divided by 2.00 to 15 nS  

--------------------------------------------------------------------------------
Slack: 12.334ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLKGEN_inst/instance_name/clkout1_buf/I0
  Logical resource: CLKGEN_inst/instance_name/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: CLKGEN_inst/instance_name/clkout0
--------------------------------------------------------------------------------
Slack: 12.751ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: RAMCLK0_OBUF/CLK0
  Logical resource: CLKGEN_inst/RAMCLK0_inst/CK0
  Location pin: OLOGIC_X0Y44.CLK0
  Clock network: FSBCLK
--------------------------------------------------------------------------------
Slack: 12.751ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: RAMCLK1_OBUF/CLK0
  Logical resource: CLKGEN_inst/RAMCLK1_inst/CK0
  Location pin: OLOGIC_X0Y45.CLK0
  Clock network: FSBCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLKGEN_inst/instance_name/clkfbout" 
derived from  NET "CLKGEN_inst/instance_name/clkin1" PERIOD = 30 ns HIGH 50%;  
duty cycle corrected to 30 nS  HIGH 15 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLKGEN_inst/instance_name/clkfbout" derived from
 NET "CLKGEN_inst/instance_name/clkin1" PERIOD = 30 ns HIGH 50%;
 duty cycle corrected to 30 nS  HIGH 15 nS 

--------------------------------------------------------------------------------
Slack: 22.630ns (max period limit - period)
  Period: 30.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: CLKGEN_inst/instance_name/clkfbout
--------------------------------------------------------------------------------
Slack: 27.334ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLKGEN_inst/instance_name/clkfbout_bufg/I0
  Logical resource: CLKGEN_inst/instance_name/clkfbout_bufg/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLKGEN_inst/instance_name/clkfbout
--------------------------------------------------------------------------------
Slack: 27.751ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: CLKFB_OUT_OBUF/CLK0
  Logical resource: CLKGEN_inst/instance_name/clkfbout_oddr/CK0
  Location pin: OLOGIC_X0Y49.CLK0
  Clock network: CLKGEN_inst/instance_name/clkfb_bufg_out
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<31>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.247ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.753ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<31> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 2)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<31> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L4.I                 Tiopi                 1.557   FSB_A<31>
                                                       FSB_A<31>
                                                       FSB_A_31_IBUF
                                                       ProtoComp10.IMUX.13
    SLICE_X0Y21.C5       net (fanout=2)        3.840   FSB_A_31_IBUF
    SLICE_X0Y21.CLK      Tas                   0.533   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<10>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (2.090ns logic, 3.840ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_31 (SLICE_X0Y22.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.593ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<31> (PAD)
  Destination:          AR_31 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.087ns (Levels of Logic = 1)
  Clock Path Delay:     -3.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<31> to AR_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L4.I                 Tiopi                 1.557   FSB_A<31>
                                                       FSB_A<31>
                                                       FSB_A_31_IBUF
                                                       ProtoComp10.IMUX.13
    SLICE_X0Y22.DX       net (fanout=2)        3.445   FSB_A_31_IBUF
    SLICE_X0Y22.CLK      Tdick                 0.085   AR<31>
                                                       AR_31
    -------------------------------------------------  ---------------------------
    Total                                      5.087ns (1.642ns logic, 3.445ns route)
                                                       (32.3% logic, 67.7% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.853   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.906ns (-6.300ns logic, 2.394ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<31>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_31 (SLICE_X0Y22.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.707ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<31> (PAD)
  Destination:          AR_31 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.421ns (Levels of Logic = 1)
  Clock Path Delay:     -1.700ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<31> to AR_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L4.I                 Tiopi                 0.763   FSB_A<31>
                                                       FSB_A<31>
                                                       FSB_A_31_IBUF
                                                       ProtoComp10.IMUX.13
    SLICE_X0Y22.DX       net (fanout=2)        1.617   FSB_A_31_IBUF
    SLICE_X0Y22.CLK      Tckdi       (-Th)    -0.041   AR<31>
                                                       AR_31
    -------------------------------------------------  ---------------------------
    Total                                      2.421ns (0.804ns logic, 1.617ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.795   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.700ns (-3.199ns logic, 1.499ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.160ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<31> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.877ns (Levels of Logic = 2)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<31> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L4.I                 Tiopi                 0.763   FSB_A<31>
                                                       FSB_A<31>
                                                       FSB_A_31_IBUF
                                                       ProtoComp10.IMUX.13
    SLICE_X0Y21.C5       net (fanout=2)        1.794   FSB_A_31_IBUF
    SLICE_X0Y21.CLK      Tah         (-Th)    -0.320   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<10>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (1.083ns logic, 1.794ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<30>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.847ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.153ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<30> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 2)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<30> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H5.I                 Tiopi                 1.557   FSB_A<30>
                                                       FSB_A<30>
                                                       FSB_A_30_IBUF
                                                       ProtoComp10.IMUX.10
    SLICE_X0Y21.C4       net (fanout=2)        3.440   FSB_A_30_IBUF
    SLICE_X0Y21.CLK      Tas                   0.533   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<10>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (2.090ns logic, 3.440ns route)
                                                       (37.8% logic, 62.2% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_30 (SLICE_X0Y22.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.628ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<30> (PAD)
  Destination:          AR_30 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.052ns (Levels of Logic = 1)
  Clock Path Delay:     -3.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<30> to AR_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H5.I                 Tiopi                 1.557   FSB_A<30>
                                                       FSB_A<30>
                                                       FSB_A_30_IBUF
                                                       ProtoComp10.IMUX.10
    SLICE_X0Y22.CX       net (fanout=2)        3.410   FSB_A_30_IBUF
    SLICE_X0Y22.CLK      Tdick                 0.085   AR<31>
                                                       AR_30
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.642ns logic, 3.410ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.853   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.906ns (-6.300ns logic, 2.394ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<30>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_30 (SLICE_X0Y22.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.725ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<30> (PAD)
  Destination:          AR_30 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.439ns (Levels of Logic = 1)
  Clock Path Delay:     -1.700ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<30> to AR_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H5.I                 Tiopi                 0.763   FSB_A<30>
                                                       FSB_A<30>
                                                       FSB_A_30_IBUF
                                                       ProtoComp10.IMUX.10
    SLICE_X0Y22.CX       net (fanout=2)        1.635   FSB_A_30_IBUF
    SLICE_X0Y22.CLK      Tckdi       (-Th)    -0.041   AR<31>
                                                       AR_30
    -------------------------------------------------  ---------------------------
    Total                                      2.439ns (0.804ns logic, 1.635ns route)
                                                       (33.0% logic, 67.0% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.795   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.700ns (-3.199ns logic, 1.499ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.050ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<30> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.767ns (Levels of Logic = 2)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<30> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H5.I                 Tiopi                 0.763   FSB_A<30>
                                                       FSB_A<30>
                                                       FSB_A_30_IBUF
                                                       ProtoComp10.IMUX.10
    SLICE_X0Y21.C4       net (fanout=2)        1.684   FSB_A_30_IBUF
    SLICE_X0Y21.CLK      Tah         (-Th)    -0.320   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<10>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (1.083ns logic, 1.684ns route)
                                                       (39.1% logic, 60.9% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<29>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.864ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.136ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<29> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.547ns (Levels of Logic = 2)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<29> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 1.557   FSB_A<29>
                                                       FSB_A<29>
                                                       FSB_A_29_IBUF
                                                       ProtoComp10.IMUX.24
    SLICE_X0Y21.B4       net (fanout=2)        3.302   FSB_A_29_IBUF
    SLICE_X0Y21.CLK      Tas                   0.688   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<9>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.547ns (2.245ns logic, 3.302ns route)
                                                       (40.5% logic, 59.5% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_29 (SLICE_X0Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.127ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<29> (PAD)
  Destination:          AR_29 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 1)
  Clock Path Delay:     -3.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<29> to AR_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 1.557   FSB_A<29>
                                                       FSB_A<29>
                                                       FSB_A_29_IBUF
                                                       ProtoComp10.IMUX.24
    SLICE_X0Y22.BX       net (fanout=2)        2.911   FSB_A_29_IBUF
    SLICE_X0Y22.CLK      Tdick                 0.085   AR<31>
                                                       AR_29
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (1.642ns logic, 2.911ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.853   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.906ns (-6.300ns logic, 2.394ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<29>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_29 (SLICE_X0Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.448ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<29> (PAD)
  Destination:          AR_29 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.162ns (Levels of Logic = 1)
  Clock Path Delay:     -1.700ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<29> to AR_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 0.763   FSB_A<29>
                                                       FSB_A<29>
                                                       FSB_A_29_IBUF
                                                       ProtoComp10.IMUX.24
    SLICE_X0Y22.BX       net (fanout=2)        1.358   FSB_A_29_IBUF
    SLICE_X0Y22.CLK      Tckdi       (-Th)    -0.041   AR<31>
                                                       AR_29
    -------------------------------------------------  ---------------------------
    Total                                      2.162ns (0.804ns logic, 1.358ns route)
                                                       (37.2% logic, 62.8% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.795   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.700ns (-3.199ns logic, 1.499ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.001ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<29> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.718ns (Levels of Logic = 2)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<29> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 0.763   FSB_A<29>
                                                       FSB_A<29>
                                                       FSB_A_29_IBUF
                                                       ProtoComp10.IMUX.24
    SLICE_X0Y21.B4       net (fanout=2)        1.574   FSB_A_29_IBUF
    SLICE_X0Y21.CLK      Tah         (-Th)    -0.381   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<9>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.718ns (1.144ns logic, 1.574ns route)
                                                       (42.1% logic, 57.9% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<28>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.261ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.739ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<28> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.944ns (Levels of Logic = 2)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<28> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.557   FSB_A<28>
                                                       FSB_A<28>
                                                       FSB_A_28_IBUF
                                                       ProtoComp10.IMUX.23
    SLICE_X0Y21.B2       net (fanout=2)        3.699   FSB_A_28_IBUF
    SLICE_X0Y21.CLK      Tas                   0.688   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<9>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.944ns (2.245ns logic, 3.699ns route)
                                                       (37.8% logic, 62.2% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_28 (SLICE_X0Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.044ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<28> (PAD)
  Destination:          AR_28 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.636ns (Levels of Logic = 1)
  Clock Path Delay:     -3.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<28> to AR_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.557   FSB_A<28>
                                                       FSB_A<28>
                                                       FSB_A_28_IBUF
                                                       ProtoComp10.IMUX.23
    SLICE_X0Y22.AX       net (fanout=2)        2.994   FSB_A_28_IBUF
    SLICE_X0Y22.CLK      Tdick                 0.085   AR<31>
                                                       AR_28
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (1.642ns logic, 2.994ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.853   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.906ns (-6.300ns logic, 2.394ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<28>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_28 (SLICE_X0Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.510ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<28> (PAD)
  Destination:          AR_28 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.224ns (Levels of Logic = 1)
  Clock Path Delay:     -1.700ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<28> to AR_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   FSB_A<28>
                                                       FSB_A<28>
                                                       FSB_A_28_IBUF
                                                       ProtoComp10.IMUX.23
    SLICE_X0Y22.AX       net (fanout=2)        1.420   FSB_A_28_IBUF
    SLICE_X0Y22.CLK      Tckdi       (-Th)    -0.041   AR<31>
                                                       AR_28
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (0.804ns logic, 1.420ns route)
                                                       (36.2% logic, 63.8% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.795   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.700ns (-3.199ns logic, 1.499ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.203ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<28> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 2)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<28> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   FSB_A<28>
                                                       FSB_A<28>
                                                       FSB_A_28_IBUF
                                                       ProtoComp10.IMUX.23
    SLICE_X0Y21.B2       net (fanout=2)        1.776   FSB_A_28_IBUF
    SLICE_X0Y21.CLK      Tah         (-Th)    -0.381   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<9>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (1.144ns logic, 1.776ns route)
                                                       (39.2% logic, 60.8% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<27>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.334ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.666ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<27> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      6.017ns (Levels of Logic = 2)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<27> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E1.I                 Tiopi                 1.557   FSB_A<27>
                                                       FSB_A<27>
                                                       FSB_A_27_IBUF
                                                       ProtoComp10.IMUX.22
    SLICE_X0Y21.B6       net (fanout=2)        3.772   FSB_A_27_IBUF
    SLICE_X0Y21.CLK      Tas                   0.688   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<9>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      6.017ns (2.245ns logic, 3.772ns route)
                                                       (37.3% logic, 62.7% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_27 (SLICE_X0Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.639ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<27> (PAD)
  Destination:          AR_27 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.039ns (Levels of Logic = 1)
  Clock Path Delay:     -3.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<27> to AR_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E1.I                 Tiopi                 1.557   FSB_A<27>
                                                       FSB_A<27>
                                                       FSB_A_27_IBUF
                                                       ProtoComp10.IMUX.22
    SLICE_X0Y24.DX       net (fanout=2)        3.397   FSB_A_27_IBUF
    SLICE_X0Y24.CLK      Tdick                 0.085   AR<27>
                                                       AR_27
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.642ns logic, 3.397ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y24.CLK      net (fanout=17)       0.851   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.908ns (-6.300ns logic, 2.392ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<27>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_27 (SLICE_X0Y24.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.698ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<27> (PAD)
  Destination:          AR_27 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.410ns (Levels of Logic = 1)
  Clock Path Delay:     -1.702ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<27> to AR_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E1.I                 Tiopi                 0.763   FSB_A<27>
                                                       FSB_A<27>
                                                       FSB_A_27_IBUF
                                                       ProtoComp10.IMUX.22
    SLICE_X0Y24.DX       net (fanout=2)        1.606   FSB_A_27_IBUF
    SLICE_X0Y24.CLK      Tckdi       (-Th)    -0.041   AR<27>
                                                       AR_27
    -------------------------------------------------  ---------------------------
    Total                                      2.410ns (0.804ns logic, 1.606ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y24.CLK      net (fanout=17)       0.793   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.702ns (-3.199ns logic, 1.497ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.280ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<27> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.997ns (Levels of Logic = 2)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<27> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E1.I                 Tiopi                 0.763   FSB_A<27>
                                                       FSB_A<27>
                                                       FSB_A_27_IBUF
                                                       ProtoComp10.IMUX.22
    SLICE_X0Y21.B6       net (fanout=2)        1.853   FSB_A_27_IBUF
    SLICE_X0Y21.CLK      Tah         (-Th)    -0.381   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<9>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (1.144ns logic, 1.853ns route)
                                                       (38.2% logic, 61.8% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<26>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.657ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.343ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<26> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.340ns (Levels of Logic = 2)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<26> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 1.557   FSB_A<26>
                                                       FSB_A<26>
                                                       FSB_A_26_IBUF
                                                       ProtoComp10.IMUX.19
    SLICE_X0Y21.A3       net (fanout=2)        3.104   FSB_A_26_IBUF
    SLICE_X0Y21.CLK      Tas                   0.679   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<8>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.340ns (2.236ns logic, 3.104ns route)
                                                       (41.9% logic, 58.1% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_26 (SLICE_X0Y24.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.412ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<26> (PAD)
  Destination:          AR_26 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.266ns (Levels of Logic = 1)
  Clock Path Delay:     -3.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<26> to AR_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 1.557   FSB_A<26>
                                                       FSB_A<26>
                                                       FSB_A_26_IBUF
                                                       ProtoComp10.IMUX.19
    SLICE_X0Y24.CX       net (fanout=2)        2.624   FSB_A_26_IBUF
    SLICE_X0Y24.CLK      Tdick                 0.085   AR<27>
                                                       AR_26
    -------------------------------------------------  ---------------------------
    Total                                      4.266ns (1.642ns logic, 2.624ns route)
                                                       (38.5% logic, 61.5% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y24.CLK      net (fanout=17)       0.851   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.908ns (-6.300ns logic, 2.392ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<26>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_26 (SLICE_X0Y24.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.292ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<26> (PAD)
  Destination:          AR_26 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.004ns (Levels of Logic = 1)
  Clock Path Delay:     -1.702ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<26> to AR_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.763   FSB_A<26>
                                                       FSB_A<26>
                                                       FSB_A_26_IBUF
                                                       ProtoComp10.IMUX.19
    SLICE_X0Y24.CX       net (fanout=2)        1.200   FSB_A_26_IBUF
    SLICE_X0Y24.CLK      Tckdi       (-Th)    -0.041   AR<27>
                                                       AR_26
    -------------------------------------------------  ---------------------------
    Total                                      2.004ns (0.804ns logic, 1.200ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y24.CLK      net (fanout=17)       0.793   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.702ns (-3.199ns logic, 1.497ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.901ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<26> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 2)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<26> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.763   FSB_A<26>
                                                       FSB_A<26>
                                                       FSB_A_26_IBUF
                                                       ProtoComp10.IMUX.19
    SLICE_X0Y21.A3       net (fanout=2)        1.466   FSB_A_26_IBUF
    SLICE_X0Y21.CLK      Tah         (-Th)    -0.389   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<8>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (1.152ns logic, 1.466ns route)
                                                       (44.0% logic, 56.0% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<25>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.883ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.117ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<25> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.566ns (Levels of Logic = 2)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<25> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H2.I                 Tiopi                 1.557   FSB_A<25>
                                                       FSB_A<25>
                                                       FSB_A_25_IBUF
                                                       ProtoComp10.IMUX.17
    SLICE_X0Y21.A2       net (fanout=2)        3.330   FSB_A_25_IBUF
    SLICE_X0Y21.CLK      Tas                   0.679   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<8>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.566ns (2.236ns logic, 3.330ns route)
                                                       (40.2% logic, 59.8% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_25 (SLICE_X0Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.388ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<25> (PAD)
  Destination:          AR_25 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 1)
  Clock Path Delay:     -3.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<25> to AR_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H2.I                 Tiopi                 1.557   FSB_A<25>
                                                       FSB_A<25>
                                                       FSB_A_25_IBUF
                                                       ProtoComp10.IMUX.17
    SLICE_X0Y24.BX       net (fanout=2)        2.648   FSB_A_25_IBUF
    SLICE_X0Y24.CLK      Tdick                 0.085   AR<27>
                                                       AR_25
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (1.642ns logic, 2.648ns route)
                                                       (38.3% logic, 61.7% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y24.CLK      net (fanout=17)       0.851   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.908ns (-6.300ns logic, 2.392ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<25>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_25 (SLICE_X0Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.244ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<25> (PAD)
  Destination:          AR_25 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 1)
  Clock Path Delay:     -1.702ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<25> to AR_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H2.I                 Tiopi                 0.763   FSB_A<25>
                                                       FSB_A<25>
                                                       FSB_A_25_IBUF
                                                       ProtoComp10.IMUX.17
    SLICE_X0Y24.BX       net (fanout=2)        1.152   FSB_A_25_IBUF
    SLICE_X0Y24.CLK      Tckdi       (-Th)    -0.041   AR<27>
                                                       AR_25
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (0.804ns logic, 1.152ns route)
                                                       (41.1% logic, 58.9% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y24.CLK      net (fanout=17)       0.793   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.702ns (-3.199ns logic, 1.497ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.974ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<25> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.691ns (Levels of Logic = 2)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<25> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H2.I                 Tiopi                 0.763   FSB_A<25>
                                                       FSB_A<25>
                                                       FSB_A_25_IBUF
                                                       ProtoComp10.IMUX.17
    SLICE_X0Y21.A2       net (fanout=2)        1.539   FSB_A_25_IBUF
    SLICE_X0Y21.CLK      Tah         (-Th)    -0.389   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<8>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.691ns (1.152ns logic, 1.539ns route)
                                                       (42.8% logic, 57.2% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<24>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.026ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.974ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<24> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.709ns (Levels of Logic = 2)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<24> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E2.I                 Tiopi                 1.557   FSB_A<24>
                                                       FSB_A<24>
                                                       FSB_A_24_IBUF
                                                       ProtoComp10.IMUX.15
    SLICE_X0Y21.A6       net (fanout=2)        3.473   FSB_A_24_IBUF
    SLICE_X0Y21.CLK      Tas                   0.679   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<8>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (2.236ns logic, 3.473ns route)
                                                       (39.2% logic, 60.8% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_24 (SLICE_X0Y24.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.633ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<24> (PAD)
  Destination:          AR_24 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.045ns (Levels of Logic = 1)
  Clock Path Delay:     -3.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<24> to AR_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E2.I                 Tiopi                 1.557   FSB_A<24>
                                                       FSB_A<24>
                                                       FSB_A_24_IBUF
                                                       ProtoComp10.IMUX.15
    SLICE_X0Y24.AX       net (fanout=2)        3.403   FSB_A_24_IBUF
    SLICE_X0Y24.CLK      Tdick                 0.085   AR<27>
                                                       AR_24
    -------------------------------------------------  ---------------------------
    Total                                      5.045ns (1.642ns logic, 3.403ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y24.CLK      net (fanout=17)       0.851   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.908ns (-6.300ns logic, 2.392ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<24>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_24 (SLICE_X0Y24.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.679ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<24> (PAD)
  Destination:          AR_24 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.391ns (Levels of Logic = 1)
  Clock Path Delay:     -1.702ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<24> to AR_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E2.I                 Tiopi                 0.763   FSB_A<24>
                                                       FSB_A<24>
                                                       FSB_A_24_IBUF
                                                       ProtoComp10.IMUX.15
    SLICE_X0Y24.AX       net (fanout=2)        1.587   FSB_A_24_IBUF
    SLICE_X0Y24.CLK      Tckdi       (-Th)    -0.041   AR<27>
                                                       AR_24
    -------------------------------------------------  ---------------------------
    Total                                      2.391ns (0.804ns logic, 1.587ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y24.CLK      net (fanout=17)       0.793   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.702ns (-3.199ns logic, 1.497ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.040ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<24> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 2)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<24> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E2.I                 Tiopi                 0.763   FSB_A<24>
                                                       FSB_A<24>
                                                       FSB_A_24_IBUF
                                                       ProtoComp10.IMUX.15
    SLICE_X0Y21.A6       net (fanout=2)        1.605   FSB_A_24_IBUF
    SLICE_X0Y21.CLK      Tah         (-Th)    -0.389   OUTt_OBUF
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<8>
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (1.152ns logic, 1.605ns route)
                                                       (41.8% logic, 58.2% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<23>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.737ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.263ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<23> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.420ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<23> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.I                 Tiopi                 1.557   FSB_A<23>
                                                       FSB_A<23>
                                                       FSB_A_23_IBUF
                                                       ProtoComp10.IMUX.12
    SLICE_X0Y20.D5       net (fanout=2)        3.250   FSB_A_23_IBUF
    SLICE_X0Y20.COUT     Topcyd                0.312   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.420ns (2.167ns logic, 3.253ns route)
                                                       (40.0% logic, 60.0% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_23 (SLICE_X0Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.095ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<23> (PAD)
  Destination:          AR_23 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.583ns (Levels of Logic = 1)
  Clock Path Delay:     -3.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<23> to AR_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.I                 Tiopi                 1.557   FSB_A<23>
                                                       FSB_A<23>
                                                       FSB_A_23_IBUF
                                                       ProtoComp10.IMUX.12
    SLICE_X0Y23.DX       net (fanout=2)        2.941   FSB_A_23_IBUF
    SLICE_X0Y23.CLK      Tdick                 0.085   AR<23>
                                                       AR_23
    -------------------------------------------------  ---------------------------
    Total                                      4.583ns (1.642ns logic, 2.941ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y23.CLK      net (fanout=17)       0.851   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.908ns (-6.300ns logic, 2.392ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<23>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_23 (SLICE_X0Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<23> (PAD)
  Destination:          AR_23 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.184ns (Levels of Logic = 1)
  Clock Path Delay:     -1.702ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<23> to AR_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.I                 Tiopi                 0.763   FSB_A<23>
                                                       FSB_A<23>
                                                       FSB_A_23_IBUF
                                                       ProtoComp10.IMUX.12
    SLICE_X0Y23.DX       net (fanout=2)        1.380   FSB_A_23_IBUF
    SLICE_X0Y23.CLK      Tckdi       (-Th)    -0.041   AR<23>
                                                       AR_23
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (0.804ns logic, 1.380ns route)
                                                       (36.8% logic, 63.2% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y23.CLK      net (fanout=17)       0.793   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.702ns (-3.199ns logic, 1.497ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.916ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<23> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.633ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<23> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.I                 Tiopi                 0.763   FSB_A<23>
                                                       FSB_A<23>
                                                       FSB_A_23_IBUF
                                                       ProtoComp10.IMUX.12
    SLICE_X0Y20.D5       net (fanout=2)        1.533   FSB_A_23_IBUF
    SLICE_X0Y20.COUT     Topcyd                0.187   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.633ns (1.099ns logic, 1.534ns route)
                                                       (41.7% logic, 58.3% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<22>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.907ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.093ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<22> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.590ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<22> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 1.557   FSB_A<22>
                                                       FSB_A<22>
                                                       FSB_A_22_IBUF
                                                       ProtoComp10.IMUX.9
    SLICE_X0Y20.D3       net (fanout=2)        3.420   FSB_A_22_IBUF
    SLICE_X0Y20.COUT     Topcyd                0.312   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.590ns (2.167ns logic, 3.423ns route)
                                                       (38.8% logic, 61.2% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_22 (SLICE_X0Y23.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.712ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<22> (PAD)
  Destination:          AR_22 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.966ns (Levels of Logic = 1)
  Clock Path Delay:     -3.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<22> to AR_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 1.557   FSB_A<22>
                                                       FSB_A<22>
                                                       FSB_A_22_IBUF
                                                       ProtoComp10.IMUX.9
    SLICE_X0Y23.CX       net (fanout=2)        3.324   FSB_A_22_IBUF
    SLICE_X0Y23.CLK      Tdick                 0.085   AR<23>
                                                       AR_22
    -------------------------------------------------  ---------------------------
    Total                                      4.966ns (1.642ns logic, 3.324ns route)
                                                       (33.1% logic, 66.9% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y23.CLK      net (fanout=17)       0.851   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.908ns (-6.300ns logic, 2.392ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<22>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_22 (SLICE_X0Y23.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.637ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<22> (PAD)
  Destination:          AR_22 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.349ns (Levels of Logic = 1)
  Clock Path Delay:     -1.702ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<22> to AR_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 0.763   FSB_A<22>
                                                       FSB_A<22>
                                                       FSB_A_22_IBUF
                                                       ProtoComp10.IMUX.9
    SLICE_X0Y23.CX       net (fanout=2)        1.545   FSB_A_22_IBUF
    SLICE_X0Y23.CLK      Tckdi       (-Th)    -0.041   AR<23>
                                                       AR_22
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (0.804ns logic, 1.545ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y23.CLK      net (fanout=17)       0.793   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.702ns (-3.199ns logic, 1.497ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.965ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<22> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.682ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<22> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 0.763   FSB_A<22>
                                                       FSB_A<22>
                                                       FSB_A_22_IBUF
                                                       ProtoComp10.IMUX.9
    SLICE_X0Y20.D3       net (fanout=2)        1.582   FSB_A_22_IBUF
    SLICE_X0Y20.COUT     Topcyd                0.187   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (1.099ns logic, 1.583ns route)
                                                       (41.0% logic, 59.0% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<21>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.275ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.725ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<21> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.958ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<21> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J6.I                 Tiopi                 1.557   FSB_A<21>
                                                       FSB_A<21>
                                                       FSB_A_21_IBUF
                                                       ProtoComp10.IMUX.7
    SLICE_X0Y20.D6       net (fanout=2)        3.788   FSB_A_21_IBUF
    SLICE_X0Y20.COUT     Topcyd                0.312   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (2.167ns logic, 3.791ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_21 (SLICE_X0Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.601ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<21> (PAD)
  Destination:          AR_21 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 1)
  Clock Path Delay:     -3.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<21> to AR_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J6.I                 Tiopi                 1.557   FSB_A<21>
                                                       FSB_A<21>
                                                       FSB_A_21_IBUF
                                                       ProtoComp10.IMUX.7
    SLICE_X0Y23.BX       net (fanout=2)        3.435   FSB_A_21_IBUF
    SLICE_X0Y23.CLK      Tdick                 0.085   AR<23>
                                                       AR_21
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (1.642ns logic, 3.435ns route)
                                                       (32.3% logic, 67.7% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y23.CLK      net (fanout=17)       0.851   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.908ns (-6.300ns logic, 2.392ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<21>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_21 (SLICE_X0Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.718ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<21> (PAD)
  Destination:          AR_21 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.430ns (Levels of Logic = 1)
  Clock Path Delay:     -1.702ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<21> to AR_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J6.I                 Tiopi                 0.763   FSB_A<21>
                                                       FSB_A<21>
                                                       FSB_A_21_IBUF
                                                       ProtoComp10.IMUX.7
    SLICE_X0Y23.BX       net (fanout=2)        1.626   FSB_A_21_IBUF
    SLICE_X0Y23.CLK      Tckdi       (-Th)    -0.041   AR<23>
                                                       AR_21
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (0.804ns logic, 1.626ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y23.CLK      net (fanout=17)       0.793   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.702ns (-3.199ns logic, 1.497ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.203ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<21> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<21> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J6.I                 Tiopi                 0.763   FSB_A<21>
                                                       FSB_A<21>
                                                       FSB_A_21_IBUF
                                                       ProtoComp10.IMUX.7
    SLICE_X0Y20.D6       net (fanout=2)        1.820   FSB_A_21_IBUF
    SLICE_X0Y20.COUT     Topcyd                0.187   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (1.099ns logic, 1.821ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<20>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.064ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.936ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<20> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.747ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<20> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L5.I                 Tiopi                 1.557   FSB_A<20>
                                                       FSB_A<20>
                                                       FSB_A_20_IBUF
                                                       ProtoComp10.IMUX.4
    SLICE_X0Y20.C5       net (fanout=2)        3.561   FSB_A_20_IBUF
    SLICE_X0Y20.COUT     Topcyc                0.328   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<6>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (2.183ns logic, 3.564ns route)
                                                       (38.0% logic, 62.0% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_20 (SLICE_X0Y23.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.969ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<20> (PAD)
  Destination:          AR_20 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 1)
  Clock Path Delay:     -3.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<20> to AR_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L5.I                 Tiopi                 1.557   FSB_A<20>
                                                       FSB_A<20>
                                                       FSB_A_20_IBUF
                                                       ProtoComp10.IMUX.4
    SLICE_X0Y23.AX       net (fanout=2)        3.067   FSB_A_20_IBUF
    SLICE_X0Y23.CLK      Tdick                 0.085   AR<23>
                                                       AR_20
    -------------------------------------------------  ---------------------------
    Total                                      4.709ns (1.642ns logic, 3.067ns route)
                                                       (34.9% logic, 65.1% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y23.CLK      net (fanout=17)       0.851   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.908ns (-6.300ns logic, 2.392ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<20>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_20 (SLICE_X0Y23.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.578ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<20> (PAD)
  Destination:          AR_20 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.290ns (Levels of Logic = 1)
  Clock Path Delay:     -1.702ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<20> to AR_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L5.I                 Tiopi                 0.763   FSB_A<20>
                                                       FSB_A<20>
                                                       FSB_A_20_IBUF
                                                       ProtoComp10.IMUX.4
    SLICE_X0Y23.AX       net (fanout=2)        1.486   FSB_A_20_IBUF
    SLICE_X0Y23.CLK      Tckdi       (-Th)    -0.041   AR<23>
                                                       AR_20
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.804ns logic, 1.486ns route)
                                                       (35.1% logic, 64.9% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y23.CLK      net (fanout=17)       0.793   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.702ns (-3.199ns logic, 1.497ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.126ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<20> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.843ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<20> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L5.I                 Tiopi                 0.763   FSB_A<20>
                                                       FSB_A<20>
                                                       FSB_A_20_IBUF
                                                       ProtoComp10.IMUX.4
    SLICE_X0Y20.C5       net (fanout=2)        1.727   FSB_A_20_IBUF
    SLICE_X0Y20.COUT     Topcyc                0.203   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<6>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (1.115ns logic, 1.728ns route)
                                                       (39.2% logic, 60.8% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<19>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.995ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.005ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<19> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.678ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<19> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.557   FSB_A<19>
                                                       FSB_A<19>
                                                       FSB_A_19_IBUF
                                                       ProtoComp10.IMUX.21
    SLICE_X0Y20.C3       net (fanout=2)        3.492   FSB_A_19_IBUF
    SLICE_X0Y20.COUT     Topcyc                0.328   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<6>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.678ns (2.183ns logic, 3.495ns route)
                                                       (38.4% logic, 61.6% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_19 (SLICE_X0Y22.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.556ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<19> (PAD)
  Destination:          AR_19 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.124ns (Levels of Logic = 2)
  Clock Path Delay:     -3.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<19> to AR_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.557   FSB_A<19>
                                                       FSB_A<19>
                                                       FSB_A_19_IBUF
                                                       ProtoComp10.IMUX.21
    SLICE_X0Y22.D4       net (fanout=2)        3.367   FSB_A_19_IBUF
    SLICE_X0Y22.CLK      Tas                   0.200   AR<31>
                                                       FSB_A_19_IBUF_rt
                                                       AR_19
    -------------------------------------------------  ---------------------------
    Total                                      5.124ns (1.757ns logic, 3.367ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.853   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.906ns (-6.300ns logic, 2.394ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<19>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_19 (SLICE_X0Y22.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.722ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<19> (PAD)
  Destination:          AR_19 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 2)
  Clock Path Delay:     -1.700ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<19> to AR_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 0.763   FSB_A<19>
                                                       FSB_A<19>
                                                       FSB_A_19_IBUF
                                                       ProtoComp10.IMUX.21
    SLICE_X0Y22.D4       net (fanout=2)        1.542   FSB_A_19_IBUF
    SLICE_X0Y22.CLK      Tah         (-Th)    -0.131   AR<31>
                                                       FSB_A_19_IBUF_rt
                                                       AR_19
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (0.894ns logic, 1.542ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.795   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.700ns (-3.199ns logic, 1.499ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.047ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<19> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.764ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<19> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 0.763   FSB_A<19>
                                                       FSB_A<19>
                                                       FSB_A_19_IBUF
                                                       ProtoComp10.IMUX.21
    SLICE_X0Y20.C3       net (fanout=2)        1.648   FSB_A_19_IBUF
    SLICE_X0Y20.COUT     Topcyc                0.203   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<6>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.764ns (1.115ns logic, 1.649ns route)
                                                       (40.3% logic, 59.7% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<18>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.868ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<18> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.551ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<18> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K6.I                 Tiopi                 1.557   FSB_A<18>
                                                       FSB_A<18>
                                                       FSB_A_18_IBUF
                                                       ProtoComp10.IMUX.18
    SLICE_X0Y20.C6       net (fanout=2)        3.365   FSB_A_18_IBUF
    SLICE_X0Y20.COUT     Topcyc                0.328   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<6>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (2.183ns logic, 3.368ns route)
                                                       (39.3% logic, 60.7% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_18 (SLICE_X0Y22.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.537ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<18> (PAD)
  Destination:          AR_18 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.143ns (Levels of Logic = 2)
  Clock Path Delay:     -3.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<18> to AR_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K6.I                 Tiopi                 1.557   FSB_A<18>
                                                       FSB_A<18>
                                                       FSB_A_18_IBUF
                                                       ProtoComp10.IMUX.18
    SLICE_X0Y22.C5       net (fanout=2)        3.386   FSB_A_18_IBUF
    SLICE_X0Y22.CLK      Tas                   0.200   AR<31>
                                                       FSB_A_18_IBUF_rt
                                                       AR_18
    -------------------------------------------------  ---------------------------
    Total                                      5.143ns (1.757ns logic, 3.386ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.853   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.906ns (-6.300ns logic, 2.394ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<18>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_18 (SLICE_X0Y22.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.829ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<18> (PAD)
  Destination:          AR_18 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.543ns (Levels of Logic = 2)
  Clock Path Delay:     -1.700ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<18> to AR_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K6.I                 Tiopi                 0.763   FSB_A<18>
                                                       FSB_A<18>
                                                       FSB_A_18_IBUF
                                                       ProtoComp10.IMUX.18
    SLICE_X0Y22.C5       net (fanout=2)        1.649   FSB_A_18_IBUF
    SLICE_X0Y22.CLK      Tah         (-Th)    -0.131   AR<31>
                                                       FSB_A_18_IBUF_rt
                                                       AR_18
    -------------------------------------------------  ---------------------------
    Total                                      2.543ns (0.894ns logic, 1.649ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.795   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.700ns (-3.199ns logic, 1.499ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.024ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<18> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<18> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K6.I                 Tiopi                 0.763   FSB_A<18>
                                                       FSB_A<18>
                                                       FSB_A_18_IBUF
                                                       ProtoComp10.IMUX.18
    SLICE_X0Y20.C6       net (fanout=2)        1.625   FSB_A_18_IBUF
    SLICE_X0Y20.COUT     Topcyc                0.203   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<6>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (1.115ns logic, 1.626ns route)
                                                       (40.7% logic, 59.3% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<17>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.261ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.739ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<17> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<17> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J1.I                 Tiopi                 1.557   FSB_A<17>
                                                       FSB_A<17>
                                                       FSB_A_17_IBUF
                                                       ProtoComp10.IMUX.16
    SLICE_X0Y20.B5       net (fanout=2)        2.603   FSB_A_17_IBUF
    SLICE_X0Y20.COUT     Topcyb                0.483   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<5>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      4.944ns (2.338ns logic, 2.606ns route)
                                                       (47.3% logic, 52.7% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_17 (SLICE_X0Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.107ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<17> (PAD)
  Destination:          AR_17 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 2)
  Clock Path Delay:     -3.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<17> to AR_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J1.I                 Tiopi                 1.557   FSB_A<17>
                                                       FSB_A<17>
                                                       FSB_A_17_IBUF
                                                       ProtoComp10.IMUX.16
    SLICE_X0Y22.B5       net (fanout=2)        2.816   FSB_A_17_IBUF
    SLICE_X0Y22.CLK      Tas                   0.200   AR<31>
                                                       FSB_A_17_IBUF_rt
                                                       AR_17
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (1.757ns logic, 2.816ns route)
                                                       (38.4% logic, 61.6% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.853   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.906ns (-6.300ns logic, 2.394ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<17>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_17 (SLICE_X0Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.474ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<17> (PAD)
  Destination:          AR_17 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.188ns (Levels of Logic = 2)
  Clock Path Delay:     -1.700ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<17> to AR_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J1.I                 Tiopi                 0.763   FSB_A<17>
                                                       FSB_A<17>
                                                       FSB_A_17_IBUF
                                                       ProtoComp10.IMUX.16
    SLICE_X0Y22.B5       net (fanout=2)        1.294   FSB_A_17_IBUF
    SLICE_X0Y22.CLK      Tah         (-Th)    -0.131   AR<31>
                                                       FSB_A_17_IBUF_rt
                                                       AR_17
    -------------------------------------------------  ---------------------------
    Total                                      2.188ns (0.894ns logic, 1.294ns route)
                                                       (40.9% logic, 59.1% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.795   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.700ns (-3.199ns logic, 1.499ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.642ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<17> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.359ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<17> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J1.I                 Tiopi                 0.763   FSB_A<17>
                                                       FSB_A<17>
                                                       FSB_A_17_IBUF
                                                       ProtoComp10.IMUX.16
    SLICE_X0Y20.B5       net (fanout=2)        1.182   FSB_A_17_IBUF
    SLICE_X0Y20.COUT     Topcyb                0.264   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<5>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (1.176ns logic, 1.183ns route)
                                                       (49.9% logic, 50.1% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<16>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.565ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.435ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<16> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.248ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<16> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.557   FSB_A<16>
                                                       FSB_A<16>
                                                       FSB_A_16_IBUF
                                                       ProtoComp10.IMUX.14
    SLICE_X0Y20.B2       net (fanout=2)        2.907   FSB_A_16_IBUF
    SLICE_X0Y20.COUT     Topcyb                0.483   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<5>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.248ns (2.338ns logic, 2.910ns route)
                                                       (44.6% logic, 55.4% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_16 (SLICE_X0Y22.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.047ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<16> (PAD)
  Destination:          AR_16 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 2)
  Clock Path Delay:     -3.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<16> to AR_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.557   FSB_A<16>
                                                       FSB_A<16>
                                                       FSB_A_16_IBUF
                                                       ProtoComp10.IMUX.14
    SLICE_X0Y22.A2       net (fanout=2)        2.876   FSB_A_16_IBUF
    SLICE_X0Y22.CLK      Tas                   0.200   AR<31>
                                                       FSB_A_16_IBUF_rt
                                                       AR_16
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (1.757ns logic, 2.876ns route)
                                                       (37.9% logic, 62.1% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.853   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.906ns (-6.300ns logic, 2.394ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<16>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_16 (SLICE_X0Y22.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.493ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<16> (PAD)
  Destination:          AR_16 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.207ns (Levels of Logic = 2)
  Clock Path Delay:     -1.700ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<16> to AR_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.763   FSB_A<16>
                                                       FSB_A<16>
                                                       FSB_A_16_IBUF
                                                       ProtoComp10.IMUX.14
    SLICE_X0Y22.A2       net (fanout=2)        1.313   FSB_A_16_IBUF
    SLICE_X0Y22.CLK      Tah         (-Th)    -0.131   AR<31>
                                                       FSB_A_16_IBUF_rt
                                                       AR_16
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (0.894ns logic, 1.313ns route)
                                                       (40.5% logic, 59.5% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y22.CLK      net (fanout=17)       0.795   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.700ns (-3.199ns logic, 1.499ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.745ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<16> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<16> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.763   FSB_A<16>
                                                       FSB_A<16>
                                                       FSB_A_16_IBUF
                                                       ProtoComp10.IMUX.14
    SLICE_X0Y20.B2       net (fanout=2)        1.285   FSB_A_16_IBUF
    SLICE_X0Y20.COUT     Topcyb                0.264   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<5>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (1.176ns logic, 1.286ns route)
                                                       (47.8% logic, 52.2% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<15>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.096ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.904ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<15> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.779ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<15> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M5.I                 Tiopi                 1.557   FSB_A<15>
                                                       FSB_A<15>
                                                       FSB_A_15_IBUF
                                                       ProtoComp10.IMUX.11
    SLICE_X0Y20.B6       net (fanout=2)        3.438   FSB_A_15_IBUF
    SLICE_X0Y20.COUT     Topcyb                0.483   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<5>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (2.338ns logic, 3.441ns route)
                                                       (40.5% logic, 59.5% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_15 (SLICE_X1Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.288ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<15> (PAD)
  Destination:          AR_15 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 1)
  Clock Path Delay:     -3.900ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<15> to AR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M5.I                 Tiopi                 1.557   FSB_A<15>
                                                       FSB_A<15>
                                                       FSB_A_15_IBUF
                                                       ProtoComp10.IMUX.11
    SLICE_X1Y20.DX       net (fanout=2)        3.727   FSB_A_15_IBUF
    SLICE_X1Y20.CLK      Tdick                 0.114   AR<15>
                                                       AR_15
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (1.671ns logic, 3.727ns route)
                                                       (31.0% logic, 69.0% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X1Y20.CLK      net (fanout=17)       0.859   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.900ns (-6.300ns logic, 2.400ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<15>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_15 (SLICE_X1Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.834ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<15> (PAD)
  Destination:          AR_15 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Clock Path Delay:     -1.694ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<15> to AR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M5.I                 Tiopi                 0.763   FSB_A<15>
                                                       FSB_A<15>
                                                       FSB_A_15_IBUF
                                                       ProtoComp10.IMUX.11
    SLICE_X1Y20.DX       net (fanout=2)        1.732   FSB_A_15_IBUF
    SLICE_X1Y20.CLK      Tckdi       (-Th)    -0.059   AR<15>
                                                       AR_15
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.822ns logic, 1.732ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X1Y20.CLK      net (fanout=17)       0.801   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.694ns (-3.199ns logic, 1.505ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.030ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<15> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<15> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M5.I                 Tiopi                 0.763   FSB_A<15>
                                                       FSB_A<15>
                                                       FSB_A_15_IBUF
                                                       ProtoComp10.IMUX.11
    SLICE_X0Y20.B6       net (fanout=2)        1.570   FSB_A_15_IBUF
    SLICE_X0Y20.COUT     Topcyb                0.264   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<5>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.176ns logic, 1.571ns route)
                                                       (42.8% logic, 57.2% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<14>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.084ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.916ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<14> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<14> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.I                 Tiopi                 1.557   FSB_A<14>
                                                       FSB_A<14>
                                                       FSB_A_14_IBUF
                                                       ProtoComp10.IMUX.8
    SLICE_X0Y20.A4       net (fanout=2)        2.435   FSB_A_14_IBUF
    SLICE_X0Y20.COUT     Topcya                0.474   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<4>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (2.329ns logic, 2.438ns route)
                                                       (48.9% logic, 51.1% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_14 (SLICE_X1Y20.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.418ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<14> (PAD)
  Destination:          AR_14 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.268ns (Levels of Logic = 1)
  Clock Path Delay:     -3.900ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<14> to AR_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.I                 Tiopi                 1.557   FSB_A<14>
                                                       FSB_A<14>
                                                       FSB_A_14_IBUF
                                                       ProtoComp10.IMUX.8
    SLICE_X1Y20.CX       net (fanout=2)        2.597   FSB_A_14_IBUF
    SLICE_X1Y20.CLK      Tdick                 0.114   AR<15>
                                                       AR_14
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (1.671ns logic, 2.597ns route)
                                                       (39.2% logic, 60.8% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X1Y20.CLK      net (fanout=17)       0.859   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.900ns (-6.300ns logic, 2.400ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<14>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_14 (SLICE_X1Y20.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<14> (PAD)
  Destination:          AR_14 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Clock Path Delay:     -1.694ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<14> to AR_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.I                 Tiopi                 0.763   FSB_A<14>
                                                       FSB_A<14>
                                                       FSB_A_14_IBUF
                                                       ProtoComp10.IMUX.8
    SLICE_X1Y20.CX       net (fanout=2)        1.140   FSB_A_14_IBUF
    SLICE_X1Y20.CLK      Tckdi       (-Th)    -0.059   AR<15>
                                                       AR_14
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.822ns logic, 1.140ns route)
                                                       (41.9% logic, 58.1% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X1Y20.CLK      net (fanout=17)       0.801   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.694ns (-3.199ns logic, 1.505ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<14> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.206ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<14> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.I                 Tiopi                 0.763   FSB_A<14>
                                                       FSB_A<14>
                                                       FSB_A_14_IBUF
                                                       ProtoComp10.IMUX.8
    SLICE_X0Y20.A4       net (fanout=2)        1.021   FSB_A_14_IBUF
    SLICE_X0Y20.COUT     Topcya                0.272   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<4>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (1.184ns logic, 1.022ns route)
                                                       (53.7% logic, 46.3% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<13>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.011ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.989ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<13> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.694ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<13> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N3.I                 Tiopi                 1.557   FSB_A<13>
                                                       FSB_A<13>
                                                       FSB_A_13_IBUF
                                                       ProtoComp10.IMUX.6
    SLICE_X0Y20.A3       net (fanout=2)        3.362   FSB_A_13_IBUF
    SLICE_X0Y20.COUT     Topcya                0.474   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<4>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (2.329ns logic, 3.365ns route)
                                                       (40.9% logic, 59.1% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_13 (SLICE_X1Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.551ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<13> (PAD)
  Destination:          AR_13 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.135ns (Levels of Logic = 1)
  Clock Path Delay:     -3.900ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<13> to AR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N3.I                 Tiopi                 1.557   FSB_A<13>
                                                       FSB_A<13>
                                                       FSB_A_13_IBUF
                                                       ProtoComp10.IMUX.6
    SLICE_X1Y20.BX       net (fanout=2)        3.464   FSB_A_13_IBUF
    SLICE_X1Y20.CLK      Tdick                 0.114   AR<15>
                                                       AR_13
    -------------------------------------------------  ---------------------------
    Total                                      5.135ns (1.671ns logic, 3.464ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X1Y20.CLK      net (fanout=17)       0.859   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.900ns (-6.300ns logic, 2.400ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<13>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_13 (SLICE_X1Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.709ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<13> (PAD)
  Destination:          AR_13 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.429ns (Levels of Logic = 1)
  Clock Path Delay:     -1.694ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<13> to AR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N3.I                 Tiopi                 0.763   FSB_A<13>
                                                       FSB_A<13>
                                                       FSB_A_13_IBUF
                                                       ProtoComp10.IMUX.6
    SLICE_X1Y20.BX       net (fanout=2)        1.607   FSB_A_13_IBUF
    SLICE_X1Y20.CLK      Tckdi       (-Th)    -0.059   AR<15>
                                                       AR_13
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.822ns logic, 1.607ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X1Y20.CLK      net (fanout=17)       0.801   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.694ns (-3.199ns logic, 1.505ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.009ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<13> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.726ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<13> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N3.I                 Tiopi                 0.763   FSB_A<13>
                                                       FSB_A<13>
                                                       FSB_A_13_IBUF
                                                       ProtoComp10.IMUX.6
    SLICE_X0Y20.A3       net (fanout=2)        1.541   FSB_A_13_IBUF
    SLICE_X0Y20.COUT     Topcya                0.272   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<4>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (1.184ns logic, 1.542ns route)
                                                       (43.4% logic, 56.6% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<12>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.821ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.179ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<12> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.504ns (Levels of Logic = 3)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<12> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P2.I                 Tiopi                 1.557   FSB_A<12>
                                                       FSB_A<12>
                                                       FSB_A_12_IBUF
                                                       ProtoComp10.IMUX.3
    SLICE_X0Y20.A6       net (fanout=2)        3.172   FSB_A_12_IBUF
    SLICE_X0Y20.COUT     Topcya                0.474   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<4>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.504ns (2.329ns logic, 3.175ns route)
                                                       (42.3% logic, 57.7% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_12 (SLICE_X1Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.724ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<12> (PAD)
  Destination:          AR_12 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 1)
  Clock Path Delay:     -3.900ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<12> to AR_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P2.I                 Tiopi                 1.557   FSB_A<12>
                                                       FSB_A<12>
                                                       FSB_A_12_IBUF
                                                       ProtoComp10.IMUX.3
    SLICE_X1Y20.AX       net (fanout=2)        3.291   FSB_A_12_IBUF
    SLICE_X1Y20.CLK      Tdick                 0.114   AR<15>
                                                       AR_12
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.671ns logic, 3.291ns route)
                                                       (33.7% logic, 66.3% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X1Y20.CLK      net (fanout=17)       0.859   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.900ns (-6.300ns logic, 2.400ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<12>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_12 (SLICE_X1Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.605ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<12> (PAD)
  Destination:          AR_12 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.325ns (Levels of Logic = 1)
  Clock Path Delay:     -1.694ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<12> to AR_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P2.I                 Tiopi                 0.763   FSB_A<12>
                                                       FSB_A<12>
                                                       FSB_A_12_IBUF
                                                       ProtoComp10.IMUX.3
    SLICE_X1Y20.AX       net (fanout=2)        1.503   FSB_A_12_IBUF
    SLICE_X1Y20.CLK      Tckdi       (-Th)    -0.059   AR<15>
                                                       AR_12
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (0.822ns logic, 1.503ns route)
                                                       (35.4% logic, 64.6% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X1Y20.CLK      net (fanout=17)       0.801   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.694ns (-3.199ns logic, 1.505ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.895ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<12> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 3)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<12> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P2.I                 Tiopi                 0.763   FSB_A<12>
                                                       FSB_A<12>
                                                       FSB_A_12_IBUF
                                                       ProtoComp10.IMUX.3
    SLICE_X0Y20.A6       net (fanout=2)        1.427   FSB_A_12_IBUF
    SLICE_X0Y20.COUT     Topcya                0.272   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<4>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (1.184ns logic, 1.428ns route)
                                                       (45.3% logic, 54.7% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<11>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.522ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.478ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<11> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.205ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<11> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L1.I                 Tiopi                 1.557   FSB_A<11>
                                                       FSB_A<11>
                                                       FSB_A_11_IBUF
                                                       ProtoComp10.IMUX.2
    SLICE_X0Y19.D3       net (fanout=2)        2.939   FSB_A_11_IBUF
    SLICE_X0Y19.COUT     Topcyd                0.312   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.205ns (2.260ns logic, 2.945ns route)
                                                       (43.4% logic, 56.6% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_11 (SLICE_X0Y17.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.494ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<11> (PAD)
  Destination:          AR_11 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 1)
  Clock Path Delay:     -3.895ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<11> to AR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L1.I                 Tiopi                 1.557   FSB_A<11>
                                                       FSB_A<11>
                                                       FSB_A_11_IBUF
                                                       ProtoComp10.IMUX.2
    SLICE_X0Y17.DX       net (fanout=2)        2.555   FSB_A_11_IBUF
    SLICE_X0Y17.CLK      Tdick                 0.085   AR<11>
                                                       AR_11
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (1.642ns logic, 2.555ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y17.CLK      net (fanout=17)       0.864   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.895ns (-6.300ns logic, 2.405ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<11>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_11 (SLICE_X0Y17.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.200ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<11> (PAD)
  Destination:          AR_11 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 1)
  Clock Path Delay:     -1.689ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<11> to AR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L1.I                 Tiopi                 0.763   FSB_A<11>
                                                       FSB_A<11>
                                                       FSB_A_11_IBUF
                                                       ProtoComp10.IMUX.2
    SLICE_X0Y17.DX       net (fanout=2)        1.121   FSB_A_11_IBUF
    SLICE_X0Y17.CLK      Tckdi       (-Th)    -0.041   AR<11>
                                                       AR_11
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (0.804ns logic, 1.121ns route)
                                                       (41.8% logic, 58.2% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y17.CLK      net (fanout=17)       0.806   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.689ns (-3.199ns logic, 1.510ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.798ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<11> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.515ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<11> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L1.I                 Tiopi                 0.763   FSB_A<11>
                                                       FSB_A<11>
                                                       FSB_A_11_IBUF
                                                       ProtoComp10.IMUX.2
    SLICE_X0Y19.D3       net (fanout=2)        1.382   FSB_A_11_IBUF
    SLICE_X0Y19.COUT     Topcyd                0.187   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (1.131ns logic, 1.384ns route)
                                                       (45.0% logic, 55.0% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<10>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.562ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.438ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<10> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<10> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N1.I                 Tiopi                 1.557   FSB_A<10>
                                                       FSB_A<10>
                                                       FSB_A_10_IBUF
                                                       ProtoComp10.IMUX
    SLICE_X0Y19.D4       net (fanout=2)        2.979   FSB_A_10_IBUF
    SLICE_X0Y19.COUT     Topcyd                0.312   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (2.260ns logic, 2.985ns route)
                                                       (43.1% logic, 56.9% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_10 (SLICE_X0Y17.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.113ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<10> (PAD)
  Destination:          AR_10 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 1)
  Clock Path Delay:     -3.895ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<10> to AR_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N1.I                 Tiopi                 1.557   FSB_A<10>
                                                       FSB_A<10>
                                                       FSB_A_10_IBUF
                                                       ProtoComp10.IMUX
    SLICE_X0Y17.CX       net (fanout=2)        2.936   FSB_A_10_IBUF
    SLICE_X0Y17.CLK      Tdick                 0.085   AR<11>
                                                       AR_10
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (1.642ns logic, 2.936ns route)
                                                       (35.9% logic, 64.1% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y17.CLK      net (fanout=17)       0.864   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.895ns (-6.300ns logic, 2.405ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<10>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_10 (SLICE_X0Y17.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.463ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<10> (PAD)
  Destination:          AR_10 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.188ns (Levels of Logic = 1)
  Clock Path Delay:     -1.689ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<10> to AR_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N1.I                 Tiopi                 0.763   FSB_A<10>
                                                       FSB_A<10>
                                                       FSB_A_10_IBUF
                                                       ProtoComp10.IMUX
    SLICE_X0Y17.CX       net (fanout=2)        1.384   FSB_A_10_IBUF
    SLICE_X0Y17.CLK      Tckdi       (-Th)    -0.041   AR<11>
                                                       AR_10
    -------------------------------------------------  ---------------------------
    Total                                      2.188ns (0.804ns logic, 1.384ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y17.CLK      net (fanout=17)       0.806   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.689ns (-3.199ns logic, 1.510ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.800ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<10> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<10> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N1.I                 Tiopi                 0.763   FSB_A<10>
                                                       FSB_A<10>
                                                       FSB_A_10_IBUF
                                                       ProtoComp10.IMUX
    SLICE_X0Y19.D4       net (fanout=2)        1.384   FSB_A_10_IBUF
    SLICE_X0Y19.COUT     Topcyd                0.187   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (1.131ns logic, 1.386ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<9>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.009ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.991ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<9> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.692ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<9> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R1.I                 Tiopi                 1.557   FSB_A<9>
                                                       FSB_A<9>
                                                       FSB_A_9_IBUF
                                                       ProtoComp10.IMUX.34
    SLICE_X0Y19.D6       net (fanout=2)        3.426   FSB_A_9_IBUF
    SLICE_X0Y19.COUT     Topcyd                0.312   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.692ns (2.260ns logic, 3.432ns route)
                                                       (39.7% logic, 60.3% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_9 (SLICE_X0Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.827ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<9> (PAD)
  Destination:          AR_9 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.864ns (Levels of Logic = 1)
  Clock Path Delay:     -3.895ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<9> to AR_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R1.I                 Tiopi                 1.557   FSB_A<9>
                                                       FSB_A<9>
                                                       FSB_A_9_IBUF
                                                       ProtoComp10.IMUX.34
    SLICE_X0Y17.BX       net (fanout=2)        3.222   FSB_A_9_IBUF
    SLICE_X0Y17.CLK      Tdick                 0.085   AR<11>
                                                       AR_9
    -------------------------------------------------  ---------------------------
    Total                                      4.864ns (1.642ns logic, 3.222ns route)
                                                       (33.8% logic, 66.2% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y17.CLK      net (fanout=17)       0.864   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.895ns (-6.300ns logic, 2.405ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<9>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_9 (SLICE_X0Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.618ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<9> (PAD)
  Destination:          AR_9 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.343ns (Levels of Logic = 1)
  Clock Path Delay:     -1.689ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<9> to AR_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R1.I                 Tiopi                 0.763   FSB_A<9>
                                                       FSB_A<9>
                                                       FSB_A_9_IBUF
                                                       ProtoComp10.IMUX.34
    SLICE_X0Y17.BX       net (fanout=2)        1.539   FSB_A_9_IBUF
    SLICE_X0Y17.CLK      Tckdi       (-Th)    -0.041   AR<11>
                                                       AR_9
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.804ns logic, 1.539ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y17.CLK      net (fanout=17)       0.806   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.689ns (-3.199ns logic, 1.510ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.045ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<9> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.762ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<9> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R1.I                 Tiopi                 0.763   FSB_A<9>
                                                       FSB_A<9>
                                                       FSB_A_9_IBUF
                                                       ProtoComp10.IMUX.34
    SLICE_X0Y19.D6       net (fanout=2)        1.629   FSB_A_9_IBUF
    SLICE_X0Y19.COUT     Topcyd                0.187   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (1.131ns logic, 1.631ns route)
                                                       (40.9% logic, 59.1% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<8>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.287ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.713ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<8> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.970ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<8> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M4.I                 Tiopi                 1.557   FSB_A<8>
                                                       FSB_A<8>
                                                       FSB_A_8_IBUF
                                                       ProtoComp10.IMUX.33
    SLICE_X0Y19.C6       net (fanout=2)        3.688   FSB_A_8_IBUF
    SLICE_X0Y19.COUT     Topcyc                0.328   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<2>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (2.276ns logic, 3.694ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_8 (SLICE_X0Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.446ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<8> (PAD)
  Destination:          AR_8 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 1)
  Clock Path Delay:     -3.895ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<8> to AR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M4.I                 Tiopi                 1.557   FSB_A<8>
                                                       FSB_A<8>
                                                       FSB_A_8_IBUF
                                                       ProtoComp10.IMUX.33
    SLICE_X0Y17.AX       net (fanout=2)        3.603   FSB_A_8_IBUF
    SLICE_X0Y17.CLK      Tdick                 0.085   AR<11>
                                                       AR_8
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (1.642ns logic, 3.603ns route)
                                                       (31.3% logic, 68.7% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y17.CLK      net (fanout=17)       0.864   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.895ns (-6.300ns logic, 2.405ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<8>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_8 (SLICE_X0Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.756ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<8> (PAD)
  Destination:          AR_8 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.481ns (Levels of Logic = 1)
  Clock Path Delay:     -1.689ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<8> to AR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M4.I                 Tiopi                 0.763   FSB_A<8>
                                                       FSB_A<8>
                                                       FSB_A_8_IBUF
                                                       ProtoComp10.IMUX.33
    SLICE_X0Y17.AX       net (fanout=2)        1.677   FSB_A_8_IBUF
    SLICE_X0Y17.CLK      Tckdi       (-Th)    -0.041   AR<11>
                                                       AR_8
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (0.804ns logic, 1.677ns route)
                                                       (32.4% logic, 67.6% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y17.CLK      net (fanout=17)       0.806   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.689ns (-3.199ns logic, 1.510ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.144ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<8> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.861ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<8> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M4.I                 Tiopi                 0.763   FSB_A<8>
                                                       FSB_A<8>
                                                       FSB_A_8_IBUF
                                                       ProtoComp10.IMUX.33
    SLICE_X0Y19.C6       net (fanout=2)        1.712   FSB_A_8_IBUF
    SLICE_X0Y19.COUT     Topcyc                0.203   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<2>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (1.147ns logic, 1.714ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<7>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.757ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.243ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<7> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.440ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<7> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 1.557   FSB_A<7>
                                                       FSB_A<7>
                                                       FSB_A_7_IBUF
                                                       ProtoComp10.IMUX.32
    SLICE_X0Y19.C4       net (fanout=2)        3.158   FSB_A_7_IBUF
    SLICE_X0Y19.COUT     Topcyc                0.328   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<2>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.440ns (2.276ns logic, 3.164ns route)
                                                       (41.8% logic, 58.2% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_7 (SLICE_X0Y18.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.106ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<7> (PAD)
  Destination:          AR_7 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 1)
  Clock Path Delay:     -3.896ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<7> to AR_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 1.557   FSB_A<7>
                                                       FSB_A<7>
                                                       FSB_A_7_IBUF
                                                       ProtoComp10.IMUX.32
    SLICE_X0Y18.DX       net (fanout=2)        2.942   FSB_A_7_IBUF
    SLICE_X0Y18.CLK      Tdick                 0.085   AR<7>
                                                       AR_7
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (1.642ns logic, 2.942ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y18.CLK      net (fanout=17)       0.863   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.896ns (-6.300ns logic, 2.404ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<7>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_7 (SLICE_X0Y18.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.464ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<7> (PAD)
  Destination:          AR_7 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.188ns (Levels of Logic = 1)
  Clock Path Delay:     -1.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<7> to AR_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.763   FSB_A<7>
                                                       FSB_A<7>
                                                       FSB_A_7_IBUF
                                                       ProtoComp10.IMUX.32
    SLICE_X0Y18.DX       net (fanout=2)        1.384   FSB_A_7_IBUF
    SLICE_X0Y18.CLK      Tckdi       (-Th)    -0.041   AR<7>
                                                       AR_7
    -------------------------------------------------  ---------------------------
    Total                                      2.188ns (0.804ns logic, 1.384ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y18.CLK      net (fanout=17)       0.805   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.690ns (-3.199ns logic, 1.509ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.935ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<7> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.652ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<7> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 0.763   FSB_A<7>
                                                       FSB_A<7>
                                                       FSB_A_7_IBUF
                                                       ProtoComp10.IMUX.32
    SLICE_X0Y19.C4       net (fanout=2)        1.503   FSB_A_7_IBUF
    SLICE_X0Y19.COUT     Topcyc                0.203   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<2>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (1.147ns logic, 1.505ns route)
                                                       (43.3% logic, 56.7% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<6>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.919ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.081ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<6> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<6> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M3.I                 Tiopi                 1.557   FSB_A<6>
                                                       FSB_A<6>
                                                       FSB_A_6_IBUF
                                                       ProtoComp10.IMUX.31
    SLICE_X0Y19.C3       net (fanout=2)        3.320   FSB_A_6_IBUF
    SLICE_X0Y19.COUT     Topcyc                0.328   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<2>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (2.276ns logic, 3.326ns route)
                                                       (40.6% logic, 59.4% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_6 (SLICE_X0Y18.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.819ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<6> (PAD)
  Destination:          AR_6 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.871ns (Levels of Logic = 1)
  Clock Path Delay:     -3.896ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<6> to AR_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M3.I                 Tiopi                 1.557   FSB_A<6>
                                                       FSB_A<6>
                                                       FSB_A_6_IBUF
                                                       ProtoComp10.IMUX.31
    SLICE_X0Y18.CX       net (fanout=2)        3.229   FSB_A_6_IBUF
    SLICE_X0Y18.CLK      Tdick                 0.085   AR<7>
                                                       AR_6
    -------------------------------------------------  ---------------------------
    Total                                      4.871ns (1.642ns logic, 3.229ns route)
                                                       (33.7% logic, 66.3% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y18.CLK      net (fanout=17)       0.863   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.896ns (-6.300ns logic, 2.404ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<6>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_6 (SLICE_X0Y18.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.621ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<6> (PAD)
  Destination:          AR_6 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Clock Path Delay:     -1.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<6> to AR_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M3.I                 Tiopi                 0.763   FSB_A<6>
                                                       FSB_A<6>
                                                       FSB_A_6_IBUF
                                                       ProtoComp10.IMUX.31
    SLICE_X0Y18.CX       net (fanout=2)        1.541   FSB_A_6_IBUF
    SLICE_X0Y18.CLK      Tckdi       (-Th)    -0.041   AR<7>
                                                       AR_6
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.804ns logic, 1.541ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y18.CLK      net (fanout=17)       0.805   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.690ns (-3.199ns logic, 1.509ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.035ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<6> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.752ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<6> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M3.I                 Tiopi                 0.763   FSB_A<6>
                                                       FSB_A<6>
                                                       FSB_A_6_IBUF
                                                       ProtoComp10.IMUX.31
    SLICE_X0Y19.C3       net (fanout=2)        1.603   FSB_A_6_IBUF
    SLICE_X0Y19.COUT     Topcyc                0.203   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<2>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (1.147ns logic, 1.605ns route)
                                                       (41.7% logic, 58.3% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<5>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.265ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.735ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<5> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.948ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<5> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K1.I                 Tiopi                 1.557   FSB_A<5>
                                                       FSB_A<5>
                                                       FSB_A_5_IBUF
                                                       ProtoComp10.IMUX.30
    SLICE_X0Y19.B2       net (fanout=2)        2.511   FSB_A_5_IBUF
    SLICE_X0Y19.COUT     Topcyb                0.483   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<1>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (2.431ns logic, 2.517ns route)
                                                       (49.1% logic, 50.9% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_5 (SLICE_X0Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.569ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<5> (PAD)
  Destination:          AR_5 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 1)
  Clock Path Delay:     -3.896ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<5> to AR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K1.I                 Tiopi                 1.557   FSB_A<5>
                                                       FSB_A<5>
                                                       FSB_A_5_IBUF
                                                       ProtoComp10.IMUX.30
    SLICE_X0Y18.BX       net (fanout=2)        2.479   FSB_A_5_IBUF
    SLICE_X0Y18.CLK      Tdick                 0.085   AR<7>
                                                       AR_5
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (1.642ns logic, 2.479ns route)
                                                       (39.8% logic, 60.2% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y18.CLK      net (fanout=17)       0.863   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.896ns (-6.300ns logic, 2.404ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<5>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_5 (SLICE_X0Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.204ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<5> (PAD)
  Destination:          AR_5 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.928ns (Levels of Logic = 1)
  Clock Path Delay:     -1.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<5> to AR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K1.I                 Tiopi                 0.763   FSB_A<5>
                                                       FSB_A<5>
                                                       FSB_A_5_IBUF
                                                       ProtoComp10.IMUX.30
    SLICE_X0Y18.BX       net (fanout=2)        1.124   FSB_A_5_IBUF
    SLICE_X0Y18.CLK      Tckdi       (-Th)    -0.041   AR<7>
                                                       AR_5
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.804ns logic, 1.124ns route)
                                                       (41.7% logic, 58.3% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y18.CLK      net (fanout=17)       0.805   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.690ns (-3.199ns logic, 1.509ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.631ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<5> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.348ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<5> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K1.I                 Tiopi                 0.763   FSB_A<5>
                                                       FSB_A<5>
                                                       FSB_A_5_IBUF
                                                       ProtoComp10.IMUX.30
    SLICE_X0Y19.B2       net (fanout=2)        1.138   FSB_A_5_IBUF
    SLICE_X0Y19.COUT     Topcyb                0.264   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<1>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (1.208ns logic, 1.140ns route)
                                                       (51.4% logic, 48.6% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<4>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.766ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.234ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<4> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.449ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<4> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.I                 Tiopi                 1.557   FSB_A<4>
                                                       FSB_A<4>
                                                       FSB_A_4_IBUF
                                                       ProtoComp10.IMUX.29
    SLICE_X0Y19.B3       net (fanout=2)        3.012   FSB_A_4_IBUF
    SLICE_X0Y19.COUT     Topcyb                0.483   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<1>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.449ns (2.431ns logic, 3.018ns route)
                                                       (44.6% logic, 55.4% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_4 (SLICE_X0Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.246ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<4> (PAD)
  Destination:          AR_4 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 1)
  Clock Path Delay:     -3.896ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<4> to AR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.I                 Tiopi                 1.557   FSB_A<4>
                                                       FSB_A<4>
                                                       FSB_A_4_IBUF
                                                       ProtoComp10.IMUX.29
    SLICE_X0Y18.AX       net (fanout=2)        2.802   FSB_A_4_IBUF
    SLICE_X0Y18.CLK      Tdick                 0.085   AR<7>
                                                       AR_4
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (1.642ns logic, 2.802ns route)
                                                       (36.9% logic, 63.1% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y18.CLK      net (fanout=17)       0.863   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.896ns (-6.300ns logic, 2.404ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<4>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_4 (SLICE_X0Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.288ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<4> (PAD)
  Destination:          AR_4 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.012ns (Levels of Logic = 1)
  Clock Path Delay:     -1.690ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<4> to AR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.I                 Tiopi                 0.763   FSB_A<4>
                                                       FSB_A<4>
                                                       FSB_A_4_IBUF
                                                       ProtoComp10.IMUX.29
    SLICE_X0Y18.AX       net (fanout=2)        1.208   FSB_A_4_IBUF
    SLICE_X0Y18.CLK      Tckdi       (-Th)    -0.041   AR<7>
                                                       AR_4
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.804ns logic, 1.208ns route)
                                                       (40.0% logic, 60.0% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y18.CLK      net (fanout=17)       0.805   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.690ns (-3.199ns logic, 1.509ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.832ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<4> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.549ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<4> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.I                 Tiopi                 0.763   FSB_A<4>
                                                       FSB_A<4>
                                                       FSB_A_4_IBUF
                                                       ProtoComp10.IMUX.29
    SLICE_X0Y19.B3       net (fanout=2)        1.339   FSB_A_4_IBUF
    SLICE_X0Y19.COUT     Topcyb                0.264   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<1>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.549ns (1.208ns logic, 1.341ns route)
                                                       (47.4% logic, 52.6% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<3>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.480ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.520ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<3> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      6.163ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<3> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R2.I                 Tiopi                 1.557   FSB_A<3>
                                                       FSB_A<3>
                                                       FSB_A_3_IBUF
                                                       ProtoComp10.IMUX.28
    SLICE_X0Y19.B6       net (fanout=2)        3.726   FSB_A_3_IBUF
    SLICE_X0Y19.COUT     Topcyb                0.483   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<1>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      6.163ns (2.431ns logic, 3.732ns route)
                                                       (39.4% logic, 60.6% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_3 (SLICE_X0Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.439ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<3> (PAD)
  Destination:          AR_3 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.252ns (Levels of Logic = 1)
  Clock Path Delay:     -3.895ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<3> to AR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R2.I                 Tiopi                 1.557   FSB_A<3>
                                                       FSB_A<3>
                                                       FSB_A_3_IBUF
                                                       ProtoComp10.IMUX.28
    SLICE_X0Y16.DX       net (fanout=2)        3.610   FSB_A_3_IBUF
    SLICE_X0Y16.CLK      Tdick                 0.085   AR<3>
                                                       AR_3
    -------------------------------------------------  ---------------------------
    Total                                      5.252ns (1.642ns logic, 3.610ns route)
                                                       (31.3% logic, 68.7% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y16.CLK      net (fanout=17)       0.864   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.895ns (-6.300ns logic, 2.405ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<3>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_3 (SLICE_X0Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.772ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<3> (PAD)
  Destination:          AR_3 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.497ns (Levels of Logic = 1)
  Clock Path Delay:     -1.689ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<3> to AR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R2.I                 Tiopi                 0.763   FSB_A<3>
                                                       FSB_A<3>
                                                       FSB_A_3_IBUF
                                                       ProtoComp10.IMUX.28
    SLICE_X0Y16.DX       net (fanout=2)        1.693   FSB_A_3_IBUF
    SLICE_X0Y16.CLK      Tckdi       (-Th)    -0.041   AR<3>
                                                       AR_3
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (0.804ns logic, 1.693ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y16.CLK      net (fanout=17)       0.806   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.689ns (-3.199ns logic, 1.510ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.244ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<3> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.961ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<3> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R2.I                 Tiopi                 0.763   FSB_A<3>
                                                       FSB_A<3>
                                                       FSB_A_3_IBUF
                                                       ProtoComp10.IMUX.28
    SLICE_X0Y19.B6       net (fanout=2)        1.751   FSB_A_3_IBUF
    SLICE_X0Y19.COUT     Topcyb                0.264   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<1>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (1.208ns logic, 1.753ns route)
                                                       (40.8% logic, 59.2% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<2>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.842ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.158ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<2> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.525ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<2> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M2.I                 Tiopi                 1.557   FSB_A<2>
                                                       FSB_A<2>
                                                       FSB_A_2_IBUF
                                                       ProtoComp10.IMUX.27
    SLICE_X0Y19.A3       net (fanout=2)        3.097   FSB_A_2_IBUF
    SLICE_X0Y19.COUT     Topcya                0.474   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<0>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.525ns (2.422ns logic, 3.103ns route)
                                                       (43.8% logic, 56.2% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_2 (SLICE_X0Y16.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.407ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<2> (PAD)
  Destination:          AR_2 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 1)
  Clock Path Delay:     -3.895ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<2> to AR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M2.I                 Tiopi                 1.557   FSB_A<2>
                                                       FSB_A<2>
                                                       FSB_A_2_IBUF
                                                       ProtoComp10.IMUX.27
    SLICE_X0Y16.CX       net (fanout=2)        2.642   FSB_A_2_IBUF
    SLICE_X0Y16.CLK      Tdick                 0.085   AR<3>
                                                       AR_2
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (1.642ns logic, 2.642ns route)
                                                       (38.3% logic, 61.7% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y16.CLK      net (fanout=17)       0.864   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.895ns (-6.300ns logic, 2.405ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<2>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_2 (SLICE_X0Y16.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.237ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<2> (PAD)
  Destination:          AR_2 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Clock Path Delay:     -1.689ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<2> to AR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M2.I                 Tiopi                 0.763   FSB_A<2>
                                                       FSB_A<2>
                                                       FSB_A_2_IBUF
                                                       ProtoComp10.IMUX.27
    SLICE_X0Y16.CX       net (fanout=2)        1.158   FSB_A_2_IBUF
    SLICE_X0Y16.CLK      Tckdi       (-Th)    -0.041   AR<3>
                                                       AR_2
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.804ns logic, 1.158ns route)
                                                       (41.0% logic, 59.0% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y16.CLK      net (fanout=17)       0.806   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.689ns (-3.199ns logic, 1.510ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.900ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<2> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.617ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<2> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M2.I                 Tiopi                 0.763   FSB_A<2>
                                                       FSB_A<2>
                                                       FSB_A_2_IBUF
                                                       ProtoComp10.IMUX.27
    SLICE_X0Y19.A3       net (fanout=2)        1.399   FSB_A_2_IBUF
    SLICE_X0Y19.COUT     Topcya                0.272   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<0>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.216ns logic, 1.401ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<1>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.876ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.124ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<1> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.559ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<1> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M1.I                 Tiopi                 1.557   FSB_A<1>
                                                       FSB_A<1>
                                                       FSB_A_1_IBUF
                                                       ProtoComp10.IMUX.26
    SLICE_X0Y19.A2       net (fanout=2)        3.131   FSB_A_1_IBUF
    SLICE_X0Y19.COUT     Topcya                0.474   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<0>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.559ns (2.422ns logic, 3.137ns route)
                                                       (43.6% logic, 56.4% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_1 (SLICE_X0Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.520ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<1> (PAD)
  Destination:          AR_1 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      4.171ns (Levels of Logic = 1)
  Clock Path Delay:     -3.895ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<1> to AR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M1.I                 Tiopi                 1.557   FSB_A<1>
                                                       FSB_A<1>
                                                       FSB_A_1_IBUF
                                                       ProtoComp10.IMUX.26
    SLICE_X0Y16.BX       net (fanout=2)        2.529   FSB_A_1_IBUF
    SLICE_X0Y16.CLK      Tdick                 0.085   AR<3>
                                                       AR_1
    -------------------------------------------------  ---------------------------
    Total                                      4.171ns (1.642ns logic, 2.529ns route)
                                                       (39.4% logic, 60.6% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y16.CLK      net (fanout=17)       0.864   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.895ns (-6.300ns logic, 2.405ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<1>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_1 (SLICE_X0Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.242ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<1> (PAD)
  Destination:          AR_1 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.967ns (Levels of Logic = 1)
  Clock Path Delay:     -1.689ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<1> to AR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M1.I                 Tiopi                 0.763   FSB_A<1>
                                                       FSB_A<1>
                                                       FSB_A_1_IBUF
                                                       ProtoComp10.IMUX.26
    SLICE_X0Y16.BX       net (fanout=2)        1.163   FSB_A_1_IBUF
    SLICE_X0Y16.CLK      Tckdi       (-Th)    -0.041   AR<3>
                                                       AR_1
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (0.804ns logic, 1.163ns route)
                                                       (40.9% logic, 59.1% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y16.CLK      net (fanout=17)       0.806   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.689ns (-3.199ns logic, 1.510ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.992ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<1> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.709ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<1> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M1.I                 Tiopi                 0.763   FSB_A<1>
                                                       FSB_A<1>
                                                       FSB_A_1_IBUF
                                                       ProtoComp10.IMUX.26
    SLICE_X0Y19.A2       net (fanout=2)        1.491   FSB_A_1_IBUF
    SLICE_X0Y19.COUT     Topcya                0.272   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<0>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (1.216ns logic, 1.493ns route)
                                                       (44.9% logic, 55.1% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FSB_A<0>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.028ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.972ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<0> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.711ns (Levels of Logic = 4)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<0> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N4.I                 Tiopi                 1.557   FSB_A<0>
                                                       FSB_A<0>
                                                       FSB_A_0_IBUF
                                                       ProtoComp10.IMUX.25
    SLICE_X0Y19.A6       net (fanout=2)        3.283   FSB_A_0_IBUF
    SLICE_X0Y19.COUT     Topcya                0.474   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<0>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.093   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.003   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tcinck                0.298   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.711ns (2.422ns logic, 3.289ns route)
                                                       (42.4% logic, 57.6% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Paths for end point AR_0 (SLICE_X0Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.661ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FSB_A<0> (PAD)
  Destination:          AR_0 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 1)
  Clock Path Delay:     -3.895ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: FSB_A<0> to AR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N4.I                 Tiopi                 1.557   FSB_A<0>
                                                       FSB_A<0>
                                                       FSB_A_0_IBUF
                                                       ProtoComp10.IMUX.25
    SLICE_X0Y16.AX       net (fanout=2)        3.388   FSB_A_0_IBUF
    SLICE_X0Y16.CLK      Tdick                 0.085   AR<3>
                                                       AR_0
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (1.642ns logic, 3.388ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to AR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y16.CLK      net (fanout=17)       0.864   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.895ns (-6.300ns logic, 2.405ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "FSB_A<0>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point AR_0 (SLICE_X0Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.706ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<0> (PAD)
  Destination:          AR_0 (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.431ns (Levels of Logic = 1)
  Clock Path Delay:     -1.689ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<0> to AR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N4.I                 Tiopi                 0.763   FSB_A<0>
                                                       FSB_A<0>
                                                       FSB_A_0_IBUF
                                                       ProtoComp10.IMUX.25
    SLICE_X0Y16.AX       net (fanout=2)        1.627   FSB_A_0_IBUF
    SLICE_X0Y16.CLK      Tckdi       (-Th)    -0.041   AR<3>
                                                       AR_0
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (0.804ns logic, 1.627ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to AR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y16.CLK      net (fanout=17)       0.806   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.689ns (-3.199ns logic, 1.510ns route)

--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.CIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.057ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               FSB_A<0> (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.774ns (Levels of Logic = 4)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: FSB_A<0> to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N4.I                 Tiopi                 0.763   FSB_A<0>
                                                       FSB_A<0>
                                                       FSB_A_0_IBUF
                                                       ProtoComp10.IMUX.25
    SLICE_X0Y19.A6       net (fanout=2)        1.556   FSB_A_0_IBUF
    SLICE_X0Y19.COUT     Topcya                0.272   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<0>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>
    SLICE_X0Y20.COUT     Tbyp                  0.032   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
                                                       Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CIN      net (fanout=1)        0.001   Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>
    SLICE_X0Y21.CLK      Tckcin      (-Th)    -0.149   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.774ns (1.216ns logic, 1.558ns route)
                                                       (43.8% logic, 56.2% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "CPU_nAS" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.641ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.359ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CPU_nAS (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      5.324ns (Levels of Logic = 2)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: CPU_nAS to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.557   CPU_nAS
                                                       CPU_nAS
                                                       CPU_nAS_IBUF
                                                       ProtoComp10.IMUX.20
    SLICE_X0Y21.D4       net (fanout=1)        3.250   CPU_nAS_IBUF
    SLICE_X0Y21.CLK      Tas                   0.517   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_lut
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.324ns (2.074ns logic, 3.250ns route)
                                                       (39.0% logic, 61.0% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "CPU_nAS" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.896ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CPU_nAS (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.613ns (Levels of Logic = 2)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: CPU_nAS to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.763   CPU_nAS
                                                       CPU_nAS
                                                       CPU_nAS_IBUF
                                                       ProtoComp10.IMUX.20
    SLICE_X0Y21.D4       net (fanout=1)        1.546   CPU_nAS_IBUF
    SLICE_X0Y21.CLK      Tah         (-Th)    -0.304   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_lut
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (1.067ns logic, 1.546ns route)
                                                       (40.8% logic, 59.2% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "INt" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP 
"CLKIN";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.332ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.668ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               INt (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      6.015ns (Levels of Logic = 2)
  Clock Path Delay:     -3.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Data Path at Slow Process Corner: INt to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C2.I                 Tiopi                 1.557   INt
                                                       INt
                                                       INt_IBUF
                                                       ProtoComp10.IMUX.35
    SLICE_X0Y21.D5       net (fanout=1)        3.941   INt_IBUF
    SLICE_X0Y21.CLK      Tas                   0.517   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_lut
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      6.015ns (2.074ns logic, 3.941ns route)
                                                       (34.5% logic, 65.5% route)

  Minimum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.902   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.368   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.733   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -7.578   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.440   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.856   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -3.903ns (-6.300ns logic, 2.397ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "INt" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point OUTt (SLICE_X0Y21.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.292ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               INt (PAD)
  Destination:          OUTt (FF)
  Destination Clock:    FSBCLK rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.009ns (Levels of Logic = 2)
  Clock Path Delay:     -1.697ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Data Path at Fast Process Corner: INt to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C2.I                 Tiopi                 0.763   INt
                                                       INt
                                                       INt_IBUF
                                                       ProtoComp10.IMUX.35
    SLICE_X0Y21.D5       net (fanout=1)        1.942   INt_IBUF
    SLICE_X0Y21.CLK      Tah         (-Th)    -0.304   OUTt_OBUF
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_lut
                                                       CPU_nAS_FSB_A[31]_AND_3_o1_cy
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (1.067ns logic, 1.942ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.367   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.230   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.296   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.759   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.178   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.798   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.697ns (-3.199ns logic, 1.502ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "OUTt" OFFSET = OUT 5 ns AFTER COMP "CLKIN";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   2.040ns.
--------------------------------------------------------------------------------

Paths for end point OUTt (C3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.960ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               OUTt (FF)
  Destination:          OUTt (PAD)
  Source Clock:         FSBCLK rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      5.799ns (Levels of Logic = 1)
  Clock Path Delay:     -4.173ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Maximum Clock Path at Slow Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.037   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.643   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.842   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -9.039   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.505   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       1.440   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -4.173ns (-7.603ns logic, 3.430ns route)

  Maximum Data Path at Slow Process Corner: OUTt to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y21.DQ       Tcko                  0.525   OUTt_OBUF
                                                       OUTt
    C3.O                 net (fanout=1)        3.292   OUTt_OBUF
    C3.PAD               Tioop                 1.982   OUTt
                                                       OUTt_OBUF
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      5.799ns (2.507ns logic, 3.292ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "OUTt" OFFSET = OUT 5 ns AFTER COMP "CLKIN";
--------------------------------------------------------------------------------

Paths for end point OUTt (C3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  0.500ns (clock arrival + clock path + data path - uncertainty)
  Source:               OUTt (FF)
  Destination:          OUTt (PAD)
  Source Clock:         FSBCLK rising at 0.000ns
  Data Path Delay:      2.520ns (Levels of Logic = 1)
  Clock Path Delay:     -1.606ns (Levels of Logic = 4)
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.267ns

  Minimum Clock Path at Fast Process Corner: CLKIN to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.321   CLKIN
                                                       CLKIN
                                                       CLKGEN_inst/instance_name/clkin1_buf
                                                       ProtoComp10.IMUX.36
    BUFIO2_X0Y23.I       net (fanout=1)        0.220   CLKGEN_inst/instance_name/clkin1
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y1.CLKIN2  net (fanout=1)        0.263   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT0 Tpllcko_CLK          -3.246   CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
                                                       CLKGEN_inst/instance_name/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.158   CLKGEN_inst/instance_name/clkout0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   CLKGEN_inst/instance_name/clkout1_buf
                                                       CLKGEN_inst/instance_name/clkout1_buf
    SLICE_X0Y21.CLK      net (fanout=17)       0.497   FSBCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.606ns (-2.744ns logic, 1.138ns route)

  Minimum Data Path at Fast Process Corner: OUTt to OUTt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y21.DQ       Tcko                  0.234   OUTt_OBUF
                                                       OUTt
    C3.O                 net (fanout=1)        1.587   OUTt_OBUF
    C3.PAD               Tioop                 0.699   OUTt
                                                       OUTt_OBUF
                                                       OUTt
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (0.933ns logic, 1.587ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKGEN_inst/instance_name/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKGEN_inst/instance_name/clkin|     30.000ns|     10.000ns|      5.400ns|            0|            0|            0|           35|
|1                              |             |             |             |             |             |             |             |
| CLKGEN_inst/instance_name/clko|     15.000ns|      2.700ns|          N/A|            0|            0|           35|            0|
| ut0                           |             |             |             |             |             |             |             |
| CLKGEN_inst/instance_name/clkf|     30.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| bout                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLKIN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CPU_nAS     |    9.641(R)|      SLOW  |   -3.896(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<0>    |   10.028(R)|      SLOW  |   -3.706(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<1>    |    9.876(R)|      SLOW  |   -3.242(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<2>    |    9.842(R)|      SLOW  |   -3.237(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<3>    |   10.480(R)|      SLOW  |   -3.772(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<4>    |    9.766(R)|      SLOW  |   -3.288(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<5>    |    9.265(R)|      SLOW  |   -3.204(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<6>    |    9.919(R)|      SLOW  |   -3.621(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<7>    |    9.757(R)|      SLOW  |   -3.464(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<8>    |   10.287(R)|      SLOW  |   -3.756(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<9>    |   10.009(R)|      SLOW  |   -3.618(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<10>   |    9.562(R)|      SLOW  |   -3.463(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<11>   |    9.522(R)|      SLOW  |   -3.200(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<12>   |    9.821(R)|      SLOW  |   -3.605(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<13>   |   10.011(R)|      SLOW  |   -3.709(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<14>   |    9.084(R)|      SLOW  |   -3.242(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<15>   |   10.096(R)|      SLOW  |   -3.834(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<16>   |    9.565(R)|      SLOW  |   -3.493(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<17>   |    9.261(R)|      SLOW  |   -3.474(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<18>   |    9.868(R)|      SLOW  |   -3.829(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<19>   |    9.995(R)|      SLOW  |   -3.722(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<20>   |   10.064(R)|      SLOW  |   -3.578(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<21>   |   10.275(R)|      SLOW  |   -3.718(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<22>   |    9.907(R)|      SLOW  |   -3.637(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<23>   |    9.737(R)|      SLOW  |   -3.472(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<24>   |   10.026(R)|      SLOW  |   -3.679(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<25>   |    9.883(R)|      SLOW  |   -3.244(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<26>   |    9.657(R)|      SLOW  |   -3.292(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<27>   |   10.334(R)|      SLOW  |   -3.698(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<28>   |   10.261(R)|      SLOW  |   -3.510(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<29>   |    9.864(R)|      SLOW  |   -3.448(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<30>   |    9.847(R)|      SLOW  |   -3.725(R)|      FAST  |FSBCLK            |   0.000|
FSB_A<31>   |   10.247(R)|      SLOW  |   -3.707(R)|      FAST  |FSBCLK            |   0.000|
INt         |   10.332(R)|      SLOW  |   -4.292(R)|      FAST  |FSBCLK            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLKIN to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
OUTt        |         2.040(R)|      SLOW  |         0.500(R)|      FAST  |FSBCLK            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLKIN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKIN          |    2.700|         |         |         |
---------------+---------+---------+---------+---------+

COMP "FSB_A<31>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.540; Ideal Clock Offset To Actual Clock 0.977; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<31>         |   10.247(R)|      SLOW  |   -3.707(R)|      FAST  |    1.753|    3.707|       -0.977|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.247|         -  |      -3.707|         -  |    1.753|    3.707|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<30>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.122; Ideal Clock Offset To Actual Clock 0.786; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<30>         |    9.847(R)|      SLOW  |   -3.725(R)|      FAST  |    2.153|    3.725|       -0.786|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.847|         -  |      -3.725|         -  |    2.153|    3.725|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<29>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.416; Ideal Clock Offset To Actual Clock 0.656; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<29>         |    9.864(R)|      SLOW  |   -3.448(R)|      FAST  |    2.136|    3.448|       -0.656|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.864|         -  |      -3.448|         -  |    2.136|    3.448|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<28>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.751; Ideal Clock Offset To Actual Clock 0.885; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<28>         |   10.261(R)|      SLOW  |   -3.510(R)|      FAST  |    1.739|    3.510|       -0.885|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.261|         -  |      -3.510|         -  |    1.739|    3.510|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<27>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.636; Ideal Clock Offset To Actual Clock 1.016; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<27>         |   10.334(R)|      SLOW  |   -3.698(R)|      FAST  |    1.666|    3.698|       -1.016|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.334|         -  |      -3.698|         -  |    1.666|    3.698|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<26>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.365; Ideal Clock Offset To Actual Clock 0.474; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<26>         |    9.657(R)|      SLOW  |   -3.292(R)|      FAST  |    2.343|    3.292|       -0.474|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.657|         -  |      -3.292|         -  |    2.343|    3.292|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<25>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.639; Ideal Clock Offset To Actual Clock 0.564; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<25>         |    9.883(R)|      SLOW  |   -3.244(R)|      FAST  |    2.117|    3.244|       -0.564|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.883|         -  |      -3.244|         -  |    2.117|    3.244|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<24>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.347; Ideal Clock Offset To Actual Clock 0.853; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<24>         |   10.026(R)|      SLOW  |   -3.679(R)|      FAST  |    1.974|    3.679|       -0.853|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.026|         -  |      -3.679|         -  |    1.974|    3.679|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<23>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.265; Ideal Clock Offset To Actual Clock 0.605; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<23>         |    9.737(R)|      SLOW  |   -3.472(R)|      FAST  |    2.263|    3.472|       -0.605|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.737|         -  |      -3.472|         -  |    2.263|    3.472|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<22>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.270; Ideal Clock Offset To Actual Clock 0.772; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<22>         |    9.907(R)|      SLOW  |   -3.637(R)|      FAST  |    2.093|    3.637|       -0.772|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.907|         -  |      -3.637|         -  |    2.093|    3.637|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<21>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.557; Ideal Clock Offset To Actual Clock 0.997; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<21>         |   10.275(R)|      SLOW  |   -3.718(R)|      FAST  |    1.725|    3.718|       -0.997|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.275|         -  |      -3.718|         -  |    1.725|    3.718|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<20>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.486; Ideal Clock Offset To Actual Clock 0.821; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<20>         |   10.064(R)|      SLOW  |   -3.578(R)|      FAST  |    1.936|    3.578|       -0.821|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.064|         -  |      -3.578|         -  |    1.936|    3.578|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<19>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.273; Ideal Clock Offset To Actual Clock 0.859; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<19>         |    9.995(R)|      SLOW  |   -3.722(R)|      FAST  |    2.005|    3.722|       -0.859|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.995|         -  |      -3.722|         -  |    2.005|    3.722|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<18>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.039; Ideal Clock Offset To Actual Clock 0.849; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<18>         |    9.868(R)|      SLOW  |   -3.829(R)|      FAST  |    2.132|    3.829|       -0.849|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.868|         -  |      -3.829|         -  |    2.132|    3.829|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<17>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 5.787; Ideal Clock Offset To Actual Clock 0.368; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<17>         |    9.261(R)|      SLOW  |   -3.474(R)|      FAST  |    2.739|    3.474|       -0.368|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.261|         -  |      -3.474|         -  |    2.739|    3.474|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<16>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.072; Ideal Clock Offset To Actual Clock 0.529; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<16>         |    9.565(R)|      SLOW  |   -3.493(R)|      FAST  |    2.435|    3.493|       -0.529|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.565|         -  |      -3.493|         -  |    2.435|    3.493|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<15>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.262; Ideal Clock Offset To Actual Clock 0.965; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<15>         |   10.096(R)|      SLOW  |   -3.834(R)|      FAST  |    1.904|    3.834|       -0.965|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.096|         -  |      -3.834|         -  |    1.904|    3.834|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<14>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 5.842; Ideal Clock Offset To Actual Clock 0.163; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<14>         |    9.084(R)|      SLOW  |   -3.242(R)|      FAST  |    2.916|    3.242|       -0.163|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.084|         -  |      -3.242|         -  |    2.916|    3.242|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<13>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.302; Ideal Clock Offset To Actual Clock 0.860; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<13>         |   10.011(R)|      SLOW  |   -3.709(R)|      FAST  |    1.989|    3.709|       -0.860|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.011|         -  |      -3.709|         -  |    1.989|    3.709|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<12>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.216; Ideal Clock Offset To Actual Clock 0.713; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<12>         |    9.821(R)|      SLOW  |   -3.605(R)|      FAST  |    2.179|    3.605|       -0.713|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.821|         -  |      -3.605|         -  |    2.179|    3.605|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<11>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.322; Ideal Clock Offset To Actual Clock 0.361; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<11>         |    9.522(R)|      SLOW  |   -3.200(R)|      FAST  |    2.478|    3.200|       -0.361|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.522|         -  |      -3.200|         -  |    2.478|    3.200|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<10>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.099; Ideal Clock Offset To Actual Clock 0.513; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<10>         |    9.562(R)|      SLOW  |   -3.463(R)|      FAST  |    2.438|    3.463|       -0.513|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.562|         -  |      -3.463|         -  |    2.438|    3.463|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<9>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.391; Ideal Clock Offset To Actual Clock 0.813; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<9>          |   10.009(R)|      SLOW  |   -3.618(R)|      FAST  |    1.991|    3.618|       -0.813|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.009|         -  |      -3.618|         -  |    1.991|    3.618|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<8>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.531; Ideal Clock Offset To Actual Clock 1.021; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<8>          |   10.287(R)|      SLOW  |   -3.756(R)|      FAST  |    1.713|    3.756|       -1.021|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.287|         -  |      -3.756|         -  |    1.713|    3.756|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<7>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.293; Ideal Clock Offset To Actual Clock 0.611; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<7>          |    9.757(R)|      SLOW  |   -3.464(R)|      FAST  |    2.243|    3.464|       -0.611|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.757|         -  |      -3.464|         -  |    2.243|    3.464|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<6>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.298; Ideal Clock Offset To Actual Clock 0.770; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<6>          |    9.919(R)|      SLOW  |   -3.621(R)|      FAST  |    2.081|    3.621|       -0.770|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.919|         -  |      -3.621|         -  |    2.081|    3.621|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<5>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.061; Ideal Clock Offset To Actual Clock 0.235; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<5>          |    9.265(R)|      SLOW  |   -3.204(R)|      FAST  |    2.735|    3.204|       -0.235|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.265|         -  |      -3.204|         -  |    2.735|    3.204|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<4>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.478; Ideal Clock Offset To Actual Clock 0.527; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<4>          |    9.766(R)|      SLOW  |   -3.288(R)|      FAST  |    2.234|    3.288|       -0.527|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.766|         -  |      -3.288|         -  |    2.234|    3.288|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<3>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.708; Ideal Clock Offset To Actual Clock 1.126; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<3>          |   10.480(R)|      SLOW  |   -3.772(R)|      FAST  |    1.520|    3.772|       -1.126|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.480|         -  |      -3.772|         -  |    1.520|    3.772|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<2>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.605; Ideal Clock Offset To Actual Clock 0.540; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<2>          |    9.842(R)|      SLOW  |   -3.237(R)|      FAST  |    2.158|    3.237|       -0.540|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.842|         -  |      -3.237|         -  |    2.158|    3.237|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<1>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.634; Ideal Clock Offset To Actual Clock 0.559; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<1>          |    9.876(R)|      SLOW  |   -3.242(R)|      FAST  |    2.124|    3.242|       -0.559|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.876|         -  |      -3.242|         -  |    2.124|    3.242|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "FSB_A<0>" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.322; Ideal Clock Offset To Actual Clock 0.867; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FSB_A<0>          |   10.028(R)|      SLOW  |   -3.706(R)|      FAST  |    1.972|    3.706|       -0.867|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.028|         -  |      -3.706|         -  |    1.972|    3.706|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "CPU_nAS" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 5.745; Ideal Clock Offset To Actual Clock 0.769; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CPU_nAS           |    9.641(R)|      SLOW  |   -3.896(R)|      FAST  |    2.359|    3.896|       -0.769|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.641|         -  |      -3.896|         -  |    2.359|    3.896|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "INt" OFFSET = IN 12 ns VALID 12 ns BEFORE COMP "CLKIN";
Worst Case Data Window 6.040; Ideal Clock Offset To Actual Clock 1.312; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
INt               |   10.332(R)|      SLOW  |   -4.292(R)|      FAST  |    1.668|    4.292|       -1.312|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.332|         -  |      -4.292|         -  |    1.668|    4.292|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "OUTt" OFFSET = OUT 5 ns AFTER COMP "CLKIN";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
OUTt                                           |        2.040|      SLOW  |        0.500|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 102 paths, 0 nets, and 122 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)
   Minimum input required time before clock:  10.480ns
   Minimum output required time after clock:   2.040ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 29 17:59:57 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



