setup ../../bd/AXI_DRP_include.tcl

setup ../../src/c2cSlave/createC2CSlaveInterconnect.tcl

src ../../src/sub_module.vhd 
src ../../src/misc/pass_time_domain.vhd 
src ../../src/misc/pacd.vhd 
src ../../src/misc/types.vhd 
src ../../src/misc/capture_CDC.vhd 
src ../../src/misc/counter.vhd 
src ../../src/misc/counter_clock.vhd 
src ../../src/axiReg/axiRegPkg.vhd 
src ../../src/axiReg/axiReg.vhd 
src ../../src/K_IO/K_IO_PKG.vhd 
src ../../src/K_IO/K_IO_map.vhd 
src ../../src/misc/RGB_PWM.vhd 
src ../../src/misc/LED_PWM.vhd 
src ../../src/CM_K_info/CM_K_info.vhd 
src ../../src/CM_K_info/CM_K_INFO_PKG.vhd 
src ../../src/CM_K_info/CM_K_INFO_map.vhd 
src ../../src/TCDS/TCDS.vhd 
src ../../src/TCDS/KINTEX_TCDS_map.vhd 
src ../../src/TCDS/KINTEX_TCDS_PKG.vhd 

src ../../cores/Local_Clocking/Local_Clocking.xci 
src ../../cores/TCDS_TxRx/TCDS_TxRx.xci  
src ../../cores/TCDS_DRP/TCDS_DRP.xci 
src ../../cores/AXI_BRAM/AXI_BRAM.xci 
src ../../cores/DP_BRAM/DP_BRAM.xci 

