

================================================================
== Vitis HLS Report for 'loss_derivative'
================================================================
* Date:           Sun Jun  5 23:28:18 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_16_3_s_fu_402  |exp_16_3_s  |       13|       13|  0.130 us|  0.130 us|    1|    1|      yes|
        |grp_log_16_3_s_fu_414  |log_16_3_s  |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_32_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_36_2  |        ?|        ?|         2|          1|          1|      ?|       yes|
        |- VITIS_LOOP_42_3  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_48_4  |       15|        ?|        16|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_52_5  |       47|        ?|        48|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_58_6  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_67_7  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    590|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    5|    4783|   4086|    -|
|Memory           |        0|    -|     128|     12|    -|
|Multiplexer      |        -|    -|       -|    553|    -|
|Register         |        -|    -|     899|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    5|    5810|   5337|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    2|       5|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |control_s_axi_U            |control_s_axi          |        0|   0|   204|   328|    0|
    |grp_exp_16_3_s_fu_402      |exp_16_3_s             |        5|   2|  1406|   609|    0|
    |gmem_m_axi_U               |gmem_m_axi             |        2|   0|   537|   677|    0|
    |grp_log_16_3_s_fu_414      |log_16_3_s             |        1|   3|   662|   969|    0|
    |sdiv_29ns_16s_16_33_1_U21  |sdiv_29ns_16s_16_33_1  |        0|   0|  1974|  1503|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        8|   5|  4783|  4086|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+--------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    | Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------+---------+----+----+-----+------+-----+------+-------------+
    |xbuf_V_U       |xbuf_V  |        0|  32|   3|    0|    10|   16|     1|          160|
    |dxbuf_V_U      |xbuf_V  |        0|  32|   3|    0|    10|   16|     1|          160|
    |log_probs_V_U  |xbuf_V  |        0|  32|   3|    0|    10|   16|     1|          160|
    |probs_V_U      |xbuf_V  |        0|  32|   3|    0|    10|   16|     1|          160|
    +---------------+--------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |        |        0| 128|  12|    0|    40|   64|     4|          640|
    +---------------+--------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_457_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln36_fu_485_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln42_fu_514_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln48_fu_545_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln52_fu_579_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln58_fu_626_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln67_fu_682_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln703_fu_655_p2                |         +|   0|  0|  23|          16|          15|
    |sum_V_1_fu_569_p2                  |         +|   0|  0|  23|          16|          16|
    |log_probs_V_d0                     |         -|   0|  0|  23|          16|          16|
    |loss_V_fu_621_p2                   |         -|   0|  0|  23|           1|          16|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state110_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state115                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1334                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1494_fu_500_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln32_1_fu_463_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln32_fu_449_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln36_fu_480_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln42_fu_524_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln48_fu_555_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln52_fu_589_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln58_fu_636_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln59_fu_641_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln67_fu_692_p2                |      icmp|   0|  0|  18|          32|          32|
    |max_V_2_fu_506_p3                  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 590|         598|         386|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  205|         47|    1|         47|
    |ap_enable_reg_pp0_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1   |   14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1   |   14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter15  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter47  |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1   |   14|          3|    1|          3|
    |ap_enable_reg_pp6_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2   |    9|          2|    1|          2|
    |dxbuf_V_address0          |   20|          4|    4|         16|
    |dxbuf_V_d0                |   14|          3|   16|         48|
    |gmem_ARLEN                |   14|          3|   32|         96|
    |gmem_blk_n_AR             |    9|          2|    1|          2|
    |gmem_blk_n_AW             |    9|          2|    1|          2|
    |gmem_blk_n_B              |    9|          2|    1|          2|
    |gmem_blk_n_R              |    9|          2|    1|          2|
    |gmem_blk_n_W              |    9|          2|    1|          2|
    |i_1_reg_314               |    9|          2|   31|         62|
    |i_2_reg_335               |    9|          2|   31|         62|
    |i_3_reg_346               |    9|          2|   31|         62|
    |i_4_reg_369               |    9|          2|   31|         62|
    |i_5_reg_380               |    9|          2|   31|         62|
    |i_6_reg_391               |    9|          2|   31|         62|
    |i_reg_303                 |    9|          2|   31|         62|
    |log_probs_V_address0      |   20|          4|    4|         16|
    |max_V_1_reg_325           |    9|          2|   16|         32|
    |probs_V_address0          |   20|          4|    4|         16|
    |sum_V_reg_357             |    9|          2|   16|         32|
    |xbuf_V_address0           |   20|          4|    4|         16|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  553|        122|  330|        788|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  46|   0|   46|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter21            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter22            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter23            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter24            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter25            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter26            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter27            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter28            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter29            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter30            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter31            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter32            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter33            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter34            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter35            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter36            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter37            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter38            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter39            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter40            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter41            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter42            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter43            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter44            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter45            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter46            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter47            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter9             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2             |   1|   0|    1|          0|
    |dim_read_reg_706                    |  32|   0|   32|          0|
    |dx_read_reg_727                     |  32|   0|   32|          0|
    |dxbuf_V_addr_reg_876                |   4|   0|    4|          0|
    |dxbuf_V_load_reg_924                |  16|   0|   16|          0|
    |gmem_addr_read_reg_766              |  16|   0|   16|          0|
    |gmem_addr_reg_732                   |  32|   0|   32|          0|
    |grp_exp_16_3_s_fu_402_ap_start_reg  |   1|   0|    1|          0|
    |grp_log_16_3_s_fu_414_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_314                         |  31|   0|   31|          0|
    |i_2_reg_335                         |  31|   0|   31|          0|
    |i_3_reg_346                         |  31|   0|   31|          0|
    |i_4_reg_369                         |  31|   0|   31|          0|
    |i_5_cast5_cast_reg_894              |   4|   0|   32|         28|
    |i_5_reg_380                         |  31|   0|   31|          0|
    |i_6_reg_391                         |  31|   0|   31|          0|
    |i_reg_303                           |  31|   0|   31|          0|
    |icmp_ln32_1_reg_757                 |   1|   0|    1|          0|
    |icmp_ln32_1_reg_757_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln32_reg_738                   |   1|   0|    1|          0|
    |icmp_ln36_reg_771                   |   1|   0|    1|          0|
    |icmp_ln42_reg_795                   |   1|   0|    1|          0|
    |icmp_ln48_reg_814                   |   1|   0|    1|          0|
    |icmp_ln52_reg_838                   |   1|   0|    1|          0|
    |icmp_ln59_reg_890                   |   1|   0|    1|          0|
    |icmp_ln67_reg_915                   |   1|   0|    1|          0|
    |icmp_ln67_reg_915_pp6_iter1_reg     |   1|   0|    1|          0|
    |loss_V_reg_872                      |  16|   0|   16|          0|
    |max_V_1_reg_325                     |  16|   0|   16|          0|
    |max_V_reg_742                       |  16|   0|   16|          0|
    |op2_V_1_reg_867                     |  16|   0|   16|          0|
    |reg_425                             |  16|   0|   16|          0|
    |sum_V_cast_reg_828                  |  29|   0|   29|          0|
    |sum_V_reg_357                       |  16|   0|   16|          0|
    |trunc_ln32_reg_747                  |  31|   0|   31|          0|
    |trunc_ln33_reg_761                  |   4|   0|    4|          0|
    |trunc_ln33_reg_761_pp0_iter1_reg    |   4|   0|    4|          0|
    |x_V_2_reg_862                       |  16|   0|   16|          0|
    |y_read_reg_720                      |  32|   0|   32|          0|
    |zext_ln53_reg_842                   |   4|   0|   32|         28|
    |zext_ln703_reg_799                  |   4|   0|   32|         28|
    |icmp_ln48_reg_814                   |  64|  32|    1|          0|
    |icmp_ln52_reg_838                   |  64|  32|    1|          0|
    |zext_ln53_reg_842                   |  64|  32|   32|         28|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 899|  96|  825|        112|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|          control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|          control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|          control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|          control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|          control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|          control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|          control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  loss_derivative|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  loss_derivative|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  loss_derivative|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|             gmem|       pointer|
+-----------------------+-----+-----+------------+-----------------+--------------+

