{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701739925556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701739925557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 22:32:05 2023 " "Processing started: Mon Dec  4 22:32:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701739925557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739925557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p2_03 -c p2_03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p2_03 -c p2_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739925557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701739925824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701739925824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_clock " "Found entity 1: modulo_clock" {  } { { "modulo_clock.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701739935052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tratar_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file tratar_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 tratar_botao " "Found entity 1: tratar_botao" {  } { { "tratar_botao.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/tratar_botao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701739935053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz " "Found entity 1: matriz" {  } { { "matriz.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701739935054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mudar_jogo.v 1 1 " "Found 1 design units, including 1 entities, in source file mudar_jogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mudar_jogo " "Found entity 1: mudar_jogo" {  } { { "mudar_jogo.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/mudar_jogo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701739935057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_principal " "Found entity 1: modulo_principal" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701739935059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_principal " "Found entity 1: controlador_principal" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701739935060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935060 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "modulo_principal.v(23) " "Verilog HDL Instantiation warning at modulo_principal.v(23): instance has no name" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1701739935060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modulo_principal " "Elaborating entity \"modulo_principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701739935082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_clock modulo_clock:comb_3 " "Elaborating entity \"modulo_clock\" for hierarchy \"modulo_clock:comb_3\"" {  } { { "modulo_principal.v" "comb_3" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701739935084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tratar_botao tratar_botao:tratar_botao_mudar_jogo " "Elaborating entity \"tratar_botao\" for hierarchy \"tratar_botao:tratar_botao_mudar_jogo\"" {  } { { "modulo_principal.v" "tratar_botao_mudar_jogo" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701739935085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mudar_jogo mudar_jogo:mudar_jogo " "Elaborating entity \"mudar_jogo\" for hierarchy \"mudar_jogo:mudar_jogo\"" {  } { { "modulo_principal.v" "mudar_jogo" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701739935086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mudar_jogo.v(20) " "Verilog HDL assignment warning at mudar_jogo.v(20): truncated value with size 32 to match size of target (2)" {  } { { "mudar_jogo.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/mudar_jogo.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701739935086 "|modulo_principal|mudar_jogo:mudar_jogo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mudar_jogo.v(28) " "Verilog HDL assignment warning at mudar_jogo.v(28): truncated value with size 32 to match size of target (2)" {  } { { "mudar_jogo.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/mudar_jogo.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701739935087 "|modulo_principal|mudar_jogo:mudar_jogo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mudar_jogo.v(36) " "Verilog HDL assignment warning at mudar_jogo.v(36): truncated value with size 32 to match size of target (2)" {  } { { "mudar_jogo.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/mudar_jogo.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701739935087 "|modulo_principal|mudar_jogo:mudar_jogo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_principal controlador_principal:controlador " "Elaborating entity \"controlador_principal\" for hierarchy \"controlador_principal:controlador\"" {  } { { "modulo_principal.v" "controlador" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701739935099 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna1_jogo_salvo controlador_principal.v(27) " "Verilog HDL Always Construct warning at controlador_principal.v(27): inferring latch(es) for variable \"coluna1_jogo_salvo\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701739935100 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna2_jogo_salvo controlador_principal.v(27) " "Verilog HDL Always Construct warning at controlador_principal.v(27): inferring latch(es) for variable \"coluna2_jogo_salvo\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701739935100 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna3_jogo_salvo controlador_principal.v(27) " "Verilog HDL Always Construct warning at controlador_principal.v(27): inferring latch(es) for variable \"coluna3_jogo_salvo\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701739935100 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna4_jogo_salvo controlador_principal.v(27) " "Verilog HDL Always Construct warning at controlador_principal.v(27): inferring latch(es) for variable \"coluna4_jogo_salvo\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701739935100 "|modulo_principal|controlador_principal:controlador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coluna5_jogo_salvo controlador_principal.v(27) " "Verilog HDL Always Construct warning at controlador_principal.v(27): inferring latch(es) for variable \"coluna5_jogo_salvo\", which holds its previous value in one or more paths through the always construct" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701739935100 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_jogo_salvo\[0\] controlador_principal.v(51) " "Inferred latch for \"coluna5_jogo_salvo\[0\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935100 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_jogo_salvo\[1\] controlador_principal.v(51) " "Inferred latch for \"coluna5_jogo_salvo\[1\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935100 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_jogo_salvo\[2\] controlador_principal.v(51) " "Inferred latch for \"coluna5_jogo_salvo\[2\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935100 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_jogo_salvo\[3\] controlador_principal.v(51) " "Inferred latch for \"coluna5_jogo_salvo\[3\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_jogo_salvo\[4\] controlador_principal.v(51) " "Inferred latch for \"coluna5_jogo_salvo\[4\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_jogo_salvo\[5\] controlador_principal.v(51) " "Inferred latch for \"coluna5_jogo_salvo\[5\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna5_jogo_salvo\[6\] controlador_principal.v(51) " "Inferred latch for \"coluna5_jogo_salvo\[6\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_jogo_salvo\[0\] controlador_principal.v(51) " "Inferred latch for \"coluna4_jogo_salvo\[0\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_jogo_salvo\[1\] controlador_principal.v(51) " "Inferred latch for \"coluna4_jogo_salvo\[1\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_jogo_salvo\[2\] controlador_principal.v(51) " "Inferred latch for \"coluna4_jogo_salvo\[2\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_jogo_salvo\[3\] controlador_principal.v(51) " "Inferred latch for \"coluna4_jogo_salvo\[3\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_jogo_salvo\[4\] controlador_principal.v(51) " "Inferred latch for \"coluna4_jogo_salvo\[4\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_jogo_salvo\[5\] controlador_principal.v(51) " "Inferred latch for \"coluna4_jogo_salvo\[5\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna4_jogo_salvo\[6\] controlador_principal.v(51) " "Inferred latch for \"coluna4_jogo_salvo\[6\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_jogo_salvo\[0\] controlador_principal.v(51) " "Inferred latch for \"coluna3_jogo_salvo\[0\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_jogo_salvo\[1\] controlador_principal.v(51) " "Inferred latch for \"coluna3_jogo_salvo\[1\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_jogo_salvo\[2\] controlador_principal.v(51) " "Inferred latch for \"coluna3_jogo_salvo\[2\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_jogo_salvo\[3\] controlador_principal.v(51) " "Inferred latch for \"coluna3_jogo_salvo\[3\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_jogo_salvo\[4\] controlador_principal.v(51) " "Inferred latch for \"coluna3_jogo_salvo\[4\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_jogo_salvo\[5\] controlador_principal.v(51) " "Inferred latch for \"coluna3_jogo_salvo\[5\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna3_jogo_salvo\[6\] controlador_principal.v(51) " "Inferred latch for \"coluna3_jogo_salvo\[6\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_jogo_salvo\[0\] controlador_principal.v(51) " "Inferred latch for \"coluna2_jogo_salvo\[0\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_jogo_salvo\[1\] controlador_principal.v(51) " "Inferred latch for \"coluna2_jogo_salvo\[1\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_jogo_salvo\[2\] controlador_principal.v(51) " "Inferred latch for \"coluna2_jogo_salvo\[2\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_jogo_salvo\[3\] controlador_principal.v(51) " "Inferred latch for \"coluna2_jogo_salvo\[3\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_jogo_salvo\[4\] controlador_principal.v(51) " "Inferred latch for \"coluna2_jogo_salvo\[4\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_jogo_salvo\[5\] controlador_principal.v(51) " "Inferred latch for \"coluna2_jogo_salvo\[5\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna2_jogo_salvo\[6\] controlador_principal.v(51) " "Inferred latch for \"coluna2_jogo_salvo\[6\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[0\] controlador_principal.v(51) " "Inferred latch for \"coluna1_jogo_salvo\[0\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[1\] controlador_principal.v(51) " "Inferred latch for \"coluna1_jogo_salvo\[1\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[2\] controlador_principal.v(51) " "Inferred latch for \"coluna1_jogo_salvo\[2\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[3\] controlador_principal.v(51) " "Inferred latch for \"coluna1_jogo_salvo\[3\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[4\] controlador_principal.v(51) " "Inferred latch for \"coluna1_jogo_salvo\[4\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[5\] controlador_principal.v(51) " "Inferred latch for \"coluna1_jogo_salvo\[5\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna1_jogo_salvo\[6\] controlador_principal.v(51) " "Inferred latch for \"coluna1_jogo_salvo\[6\]\" at controlador_principal.v(51)" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935101 "|modulo_principal|controlador_principal:controlador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz matriz:matriz " "Elaborating entity \"matriz\" for hierarchy \"matriz:matriz\"" {  } { { "modulo_principal.v" "matriz" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701739935102 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "botao_salvar_jogo " "bidirectional pin \"botao_salvar_jogo\" has no driver" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701739935249 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1701739935249 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna2_jogo_salvo\[6\] controlador_principal:controlador\|coluna1_jogo_salvo\[0\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna2_jogo_salvo\[6\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[0\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna3_jogo_salvo\[6\] controlador_principal:controlador\|coluna1_jogo_salvo\[0\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna3_jogo_salvo\[6\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[0\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna1_jogo_salvo\[2\] controlador_principal:controlador\|coluna5_jogo_salvo\[0\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[2\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna5_jogo_salvo\[0\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna4_jogo_salvo\[1\] controlador_principal:controlador\|coluna5_jogo_salvo\[0\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna4_jogo_salvo\[1\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna5_jogo_salvo\[0\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna5_jogo_salvo\[2\] controlador_principal:controlador\|coluna5_jogo_salvo\[0\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna5_jogo_salvo\[2\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna5_jogo_salvo\[0\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna5_jogo_salvo\[1\] controlador_principal:controlador\|coluna5_jogo_salvo\[0\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna5_jogo_salvo\[1\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna5_jogo_salvo\[0\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna4_jogo_salvo\[3\] controlador_principal:controlador\|coluna2_jogo_salvo\[1\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna4_jogo_salvo\[3\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna2_jogo_salvo\[1\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna5_jogo_salvo\[3\] controlador_principal:controlador\|coluna2_jogo_salvo\[1\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna5_jogo_salvo\[3\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna2_jogo_salvo\[1\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna1_jogo_salvo\[6\] controlador_principal:controlador\|coluna1_jogo_salvo\[1\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[6\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[1\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna2_jogo_salvo\[5\] controlador_principal:controlador\|coluna1_jogo_salvo\[1\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna2_jogo_salvo\[5\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[1\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna4_jogo_salvo\[5\] controlador_principal:controlador\|coluna3_jogo_salvo\[3\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna4_jogo_salvo\[5\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna3_jogo_salvo\[3\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna4_jogo_salvo\[4\] controlador_principal:controlador\|coluna3_jogo_salvo\[3\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna4_jogo_salvo\[4\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna3_jogo_salvo\[3\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna4_jogo_salvo\[6\] controlador_principal:controlador\|coluna2_jogo_salvo\[3\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna4_jogo_salvo\[6\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna2_jogo_salvo\[3\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna1_jogo_salvo\[3\] controlador_principal:controlador\|coluna2_jogo_salvo\[3\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[3\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna2_jogo_salvo\[3\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna5_jogo_salvo\[6\] controlador_principal:controlador\|coluna2_jogo_salvo\[3\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna5_jogo_salvo\[6\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna2_jogo_salvo\[3\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna5_jogo_salvo\[5\] controlador_principal:controlador\|coluna1_jogo_salvo\[4\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna5_jogo_salvo\[5\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[4\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna5_jogo_salvo\[4\] controlador_principal:controlador\|coluna1_jogo_salvo\[4\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna5_jogo_salvo\[4\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[4\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlador_principal:controlador\|coluna1_jogo_salvo\[5\] controlador_principal:controlador\|coluna3_jogo_salvo\[5\] " "Duplicate LATCH primitive \"controlador_principal:controlador\|coluna1_jogo_salvo\[5\]\" merged with LATCH primitive \"controlador_principal:controlador\|coluna3_jogo_salvo\[5\]\"" {  } { { "controlador_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/controlador_principal.v" 51 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701739935249 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701739935249 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701739935315 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ataque_colunas\[0\] " "No output dependent on input pin \"ataque_colunas\[0\]\"" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701739935321 "|modulo_principal|ataque_colunas[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ataque_colunas\[1\] " "No output dependent on input pin \"ataque_colunas\[1\]\"" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701739935321 "|modulo_principal|ataque_colunas[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ataque_colunas\[2\] " "No output dependent on input pin \"ataque_colunas\[2\]\"" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701739935321 "|modulo_principal|ataque_colunas[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ataque_linhas\[0\] " "No output dependent on input pin \"ataque_linhas\[0\]\"" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701739935321 "|modulo_principal|ataque_linhas[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ataque_linhas\[1\] " "No output dependent on input pin \"ataque_linhas\[1\]\"" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701739935321 "|modulo_principal|ataque_linhas[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ataque_linhas\[2\] " "No output dependent on input pin \"ataque_linhas\[2\]\"" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701739935321 "|modulo_principal|ataque_linhas[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botao_confirmar_ataque " "No output dependent on input pin \"botao_confirmar_ataque\"" {  } { { "modulo_principal.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/modulo_principal.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701739935321 "|modulo_principal|botao_confirmar_ataque"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701739935321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701739935321 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701739935321 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701739935321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701739935321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701739935321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701739935349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 22:32:15 2023 " "Processing ended: Mon Dec  4 22:32:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701739935349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701739935349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701739935349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701739935349 ""}
