--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.407ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: fast/dcm_sp_inst/CLKFX
  Logical resource: fast/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: fast/clkfx
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/dcm_sp_inst/CLKIN
  Logical resource: fast/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: fast/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/dcm_sp_inst/CLKIN
  Logical resource: fast/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: fast/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: fast/dcm_sp_inst/CLKIN
  Logical resource: fast/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: fast/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: fast/dcm_sp_inst/CLK0
  Logical resource: fast/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: fast/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: fast/dcm_sp_inst/CLKIN
  Logical resource: fast/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: fast/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: fast/dcm_sp_inst/CLK0
  Logical resource: fast/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: fast/clk0
--------------------------------------------------------------------------------
Slack: 192.593ns (max period limit - period)
  Period: 7.407ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: fast/dcm_sp_inst/CLKFX
  Logical resource: fast/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: fast/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fast_clkfx = PERIOD TIMEGRP "fast_clkfx" TS_clk * 2.7 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51719 paths analyzed, 9583 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.388ns.
--------------------------------------------------------------------------------
Slack:                  0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_4 (FF)
  Destination:          buff/fifo/ram/Mram_mem4 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.332 - 0.343)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_4 to buff/fifo/ram/Mram_mem4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_4
    SLICE_X9Y30.B4       net (fanout=4)        0.576   buff/fifo/M_raddr_q[4]
    SLICE_X9Y30.BMUX     Tilo                  0.337   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_3_xo<0>1
    SLICE_X12Y31.B6      net (fanout=2)        1.006   buff/fifo/M_wsync_d[3]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X11Y36.B6      net (fanout=17)       1.038   M_fifo_empty
    SLICE_X11Y36.B       Tilo                  0.259   M_count_store_q[699]
                                                       buff/fifo/Mmux_M_ram_raddr111
    RAMB16_X0Y10.ADDRB5  net (fanout=16)       2.179   buff/fifo/M_ram_raddr[5]
    RAMB16_X0Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem4
                                                       buff/fifo/ram/Mram_mem4
    -------------------------------------------------  ---------------------------
    Total                                      7.168ns (2.234ns logic, 4.934ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem4 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.142ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.332 - 0.342)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_1 to buff/fifo/ram/Mram_mem4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[3]
                                                       buff/fifo/M_raddr_q_1
    SLICE_X11Y30.B4      net (fanout=4)        0.768   buff/fifo/M_raddr_q[1]
    SLICE_X11Y30.BMUX    Tilo                  0.337   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_0_xo<0>1
    SLICE_X12Y31.A4      net (fanout=2)        0.797   buff/fifo/M_wsync_d[0]
    SLICE_X12Y31.COUT    Topcya                0.474   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<0>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X11Y36.B6      net (fanout=17)       1.038   M_fifo_empty
    SLICE_X11Y36.B       Tilo                  0.259   M_count_store_q[699]
                                                       buff/fifo/Mmux_M_ram_raddr111
    RAMB16_X0Y10.ADDRB5  net (fanout=16)       2.179   buff/fifo/M_ram_raddr[5]
    RAMB16_X0Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem4
                                                       buff/fifo/ram/Mram_mem4
    -------------------------------------------------  ---------------------------
    Total                                      7.142ns (2.225ns logic, 4.917ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_4 (FF)
  Destination:          buff/fifo/ram/Mram_mem6 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.149ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.751 - 0.748)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_4 to buff/fifo/ram/Mram_mem6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_4
    SLICE_X9Y30.B4       net (fanout=4)        0.576   buff/fifo/M_raddr_q[4]
    SLICE_X9Y30.BMUX     Tilo                  0.337   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_3_xo<0>1
    SLICE_X12Y31.B6      net (fanout=2)        1.006   buff/fifo/M_wsync_d[3]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y24.ADDRB7  net (fanout=16)       2.234   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem6
                                                       buff/fifo/ram/Mram_mem6
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (2.234ns logic, 4.915ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem6 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.123ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.751 - 0.747)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_1 to buff/fifo/ram/Mram_mem6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[3]
                                                       buff/fifo/M_raddr_q_1
    SLICE_X11Y30.B4      net (fanout=4)        0.768   buff/fifo/M_raddr_q[1]
    SLICE_X11Y30.BMUX    Tilo                  0.337   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_0_xo<0>1
    SLICE_X12Y31.A4      net (fanout=2)        0.797   buff/fifo/M_wsync_d[0]
    SLICE_X12Y31.COUT    Topcya                0.474   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<0>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y24.ADDRB7  net (fanout=16)       2.234   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem6
                                                       buff/fifo/ram/Mram_mem6
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (2.225ns logic, 4.898ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem4 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.098ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.332 - 0.343)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_5 to buff/fifo/ram/Mram_mem4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_5
    SLICE_X11Y30.D5      net (fanout=5)        0.473   buff/fifo/M_raddr_q[5]
    SLICE_X11Y30.D       Tilo                  0.259   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_5_xo<0>1
    SLICE_X12Y31.B4      net (fanout=1)        1.117   buff/fifo/M_wsync_d[5]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X11Y36.B6      net (fanout=17)       1.038   M_fifo_empty
    SLICE_X11Y36.B       Tilo                  0.259   M_count_store_q[699]
                                                       buff/fifo/Mmux_M_ram_raddr111
    RAMB16_X0Y10.ADDRB5  net (fanout=16)       2.179   buff/fifo/M_ram_raddr[5]
    RAMB16_X0Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem4
                                                       buff/fifo/ram/Mram_mem4
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (2.156ns logic, 4.942ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_4 (FF)
  Destination:          buff/fifo/ram/Mram_mem14 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.040ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.594 - 0.655)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_4 to buff/fifo/ram/Mram_mem14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_4
    SLICE_X9Y30.B4       net (fanout=4)        0.576   buff/fifo/M_raddr_q[4]
    SLICE_X9Y30.BMUX     Tilo                  0.337   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_3_xo<0>1
    SLICE_X12Y31.B6      net (fanout=2)        1.006   buff/fifo/M_wsync_d[3]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y36.A4       net (fanout=17)       0.989   M_fifo_empty
    SLICE_X9Y36.A        Tilo                  0.259   M_count_store_q[115]
                                                       buff/fifo/Mmux_M_ram_raddr121
    RAMB16_X1Y10.ADDRB6  net (fanout=16)       2.100   buff/fifo/M_ram_raddr[6]
    RAMB16_X1Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem14
                                                       buff/fifo/ram/Mram_mem14
    -------------------------------------------------  ---------------------------
    Total                                      7.040ns (2.234ns logic, 4.806ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem6 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.079ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.751 - 0.748)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_5 to buff/fifo/ram/Mram_mem6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_5
    SLICE_X11Y30.D5      net (fanout=5)        0.473   buff/fifo/M_raddr_q[5]
    SLICE_X11Y30.D       Tilo                  0.259   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_5_xo<0>1
    SLICE_X12Y31.B4      net (fanout=1)        1.117   buff/fifo/M_wsync_d[5]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y24.ADDRB7  net (fanout=16)       2.234   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem6
                                                       buff/fifo/ram/Mram_mem6
    -------------------------------------------------  ---------------------------
    Total                                      7.079ns (2.156ns logic, 4.923ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_4 (FF)
  Destination:          buff/fifo/ram/Mram_mem14 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.015ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.594 - 0.655)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_4 to buff/fifo/ram/Mram_mem14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_4
    SLICE_X9Y30.B4       net (fanout=4)        0.576   buff/fifo/M_raddr_q[4]
    SLICE_X9Y30.BMUX     Tilo                  0.337   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_3_xo<0>1
    SLICE_X12Y31.B6      net (fanout=2)        1.006   buff/fifo/M_wsync_d[3]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y10.ADDRB7  net (fanout=16)       2.100   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem14
                                                       buff/fifo/ram/Mram_mem14
    -------------------------------------------------  ---------------------------
    Total                                      7.015ns (2.234ns logic, 4.781ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem14 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.014ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_1 to buff/fifo/ram/Mram_mem14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[3]
                                                       buff/fifo/M_raddr_q_1
    SLICE_X11Y30.B4      net (fanout=4)        0.768   buff/fifo/M_raddr_q[1]
    SLICE_X11Y30.BMUX    Tilo                  0.337   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_0_xo<0>1
    SLICE_X12Y31.A4      net (fanout=2)        0.797   buff/fifo/M_wsync_d[0]
    SLICE_X12Y31.COUT    Topcya                0.474   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<0>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y36.A4       net (fanout=17)       0.989   M_fifo_empty
    SLICE_X9Y36.A        Tilo                  0.259   M_count_store_q[115]
                                                       buff/fifo/Mmux_M_ram_raddr121
    RAMB16_X1Y10.ADDRB6  net (fanout=16)       2.100   buff/fifo/M_ram_raddr[6]
    RAMB16_X1Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem14
                                                       buff/fifo/ram/Mram_mem14
    -------------------------------------------------  ---------------------------
    Total                                      7.014ns (2.225ns logic, 4.789ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_4 (FF)
  Destination:          buff/fifo/ram/Mram_mem16 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.108ns (Levels of Logic = 4)
  Clock Path Skew:      0.046ns (0.794 - 0.748)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_4 to buff/fifo/ram/Mram_mem16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_4
    SLICE_X9Y30.B4       net (fanout=4)        0.576   buff/fifo/M_raddr_q[4]
    SLICE_X9Y30.BMUX     Tilo                  0.337   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_3_xo<0>1
    SLICE_X12Y31.B6      net (fanout=2)        1.006   buff/fifo/M_wsync_d[3]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X11Y34.A5      net (fanout=17)       1.035   M_fifo_empty
    SLICE_X11Y34.A       Tilo                  0.259   buff/fifo/M_wsync_q[18]
                                                       buff/fifo/Mmux_M_ram_raddr51
    RAMB16_X0Y24.ADDRB13 net (fanout=16)       2.122   buff/fifo/M_ram_raddr[13]
    RAMB16_X0Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem16
                                                       buff/fifo/ram/Mram_mem16
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (2.234ns logic, 4.874ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem14 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.989ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_1 to buff/fifo/ram/Mram_mem14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[3]
                                                       buff/fifo/M_raddr_q_1
    SLICE_X11Y30.B4      net (fanout=4)        0.768   buff/fifo/M_raddr_q[1]
    SLICE_X11Y30.BMUX    Tilo                  0.337   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_0_xo<0>1
    SLICE_X12Y31.A4      net (fanout=2)        0.797   buff/fifo/M_wsync_d[0]
    SLICE_X12Y31.COUT    Topcya                0.474   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<0>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y10.ADDRB7  net (fanout=16)       2.100   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem14
                                                       buff/fifo/ram/Mram_mem14
    -------------------------------------------------  ---------------------------
    Total                                      6.989ns (2.225ns logic, 4.764ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem4 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.036ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.332 - 0.343)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_5 to buff/fifo/ram/Mram_mem4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_5
    SLICE_X9Y30.B3       net (fanout=5)        0.589   buff/fifo/M_raddr_q[5]
    SLICE_X9Y30.B        Tilo                  0.259   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_4_xo<0>1
    SLICE_X12Y31.B5      net (fanout=1)        0.939   buff/fifo/M_wsync_d[4]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X11Y36.B6      net (fanout=17)       1.038   M_fifo_empty
    SLICE_X11Y36.B       Tilo                  0.259   M_count_store_q[699]
                                                       buff/fifo/Mmux_M_ram_raddr111
    RAMB16_X0Y10.ADDRB5  net (fanout=16)       2.179   buff/fifo/M_ram_raddr[5]
    RAMB16_X0Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem4
                                                       buff/fifo/ram/Mram_mem4
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (2.156ns logic, 4.880ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_3 (FF)
  Destination:          buff/fifo/ram/Mram_mem4 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.332 - 0.342)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_3 to buff/fifo/ram/Mram_mem4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.525   buff/fifo/M_raddr_q[3]
                                                       buff/fifo/M_raddr_q_3
    SLICE_X9Y30.B5       net (fanout=5)        0.440   buff/fifo/M_raddr_q[3]
    SLICE_X9Y30.BMUX     Tilo                  0.337   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_3_xo<0>1
    SLICE_X12Y31.B6      net (fanout=2)        1.006   buff/fifo/M_wsync_d[3]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X11Y36.B6      net (fanout=17)       1.038   M_fifo_empty
    SLICE_X11Y36.B       Tilo                  0.259   M_count_store_q[699]
                                                       buff/fifo/Mmux_M_ram_raddr111
    RAMB16_X0Y10.ADDRB5  net (fanout=16)       2.179   buff/fifo/M_ram_raddr[5]
    RAMB16_X0Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem4
                                                       buff/fifo/ram/Mram_mem4
    -------------------------------------------------  ---------------------------
    Total                                      7.032ns (2.234ns logic, 4.798ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_0 (FF)
  Destination:          buff/fifo/ram/Mram_mem4 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.027ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.332 - 0.342)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_0 to buff/fifo/ram/Mram_mem4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[3]
                                                       buff/fifo/M_raddr_q_0
    SLICE_X11Y30.B5      net (fanout=4)        0.653   buff/fifo/M_raddr_q[0]
    SLICE_X11Y30.BMUX    Tilo                  0.337   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_0_xo<0>1
    SLICE_X12Y31.A4      net (fanout=2)        0.797   buff/fifo/M_wsync_d[0]
    SLICE_X12Y31.COUT    Topcya                0.474   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<0>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X11Y36.B6      net (fanout=17)       1.038   M_fifo_empty
    SLICE_X11Y36.B       Tilo                  0.259   M_count_store_q[699]
                                                       buff/fifo/Mmux_M_ram_raddr111
    RAMB16_X0Y10.ADDRB5  net (fanout=16)       2.179   buff/fifo/M_ram_raddr[5]
    RAMB16_X0Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem4
                                                       buff/fifo/ram/Mram_mem4
    -------------------------------------------------  ---------------------------
    Total                                      7.027ns (2.225ns logic, 4.802ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem16 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.082ns (Levels of Logic = 4)
  Clock Path Skew:      0.047ns (0.794 - 0.747)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_1 to buff/fifo/ram/Mram_mem16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[3]
                                                       buff/fifo/M_raddr_q_1
    SLICE_X11Y30.B4      net (fanout=4)        0.768   buff/fifo/M_raddr_q[1]
    SLICE_X11Y30.BMUX    Tilo                  0.337   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_0_xo<0>1
    SLICE_X12Y31.A4      net (fanout=2)        0.797   buff/fifo/M_wsync_d[0]
    SLICE_X12Y31.COUT    Topcya                0.474   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<0>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X11Y34.A5      net (fanout=17)       1.035   M_fifo_empty
    SLICE_X11Y34.A       Tilo                  0.259   buff/fifo/M_wsync_q[18]
                                                       buff/fifo/Mmux_M_ram_raddr51
    RAMB16_X0Y24.ADDRB13 net (fanout=16)       2.122   buff/fifo/M_ram_raddr[13]
    RAMB16_X0Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem16
                                                       buff/fifo/ram/Mram_mem16
    -------------------------------------------------  ---------------------------
    Total                                      7.082ns (2.225ns logic, 4.857ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_4 (FF)
  Destination:          buff/fifo/ram/Mram_mem4 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.023ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.332 - 0.343)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_4 to buff/fifo/ram/Mram_mem4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_4
    SLICE_X9Y30.B4       net (fanout=4)        0.576   buff/fifo/M_raddr_q[4]
    SLICE_X9Y30.B        Tilo                  0.259   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_4_xo<0>1
    SLICE_X12Y31.B5      net (fanout=1)        0.939   buff/fifo/M_wsync_d[4]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X11Y36.B6      net (fanout=17)       1.038   M_fifo_empty
    SLICE_X11Y36.B       Tilo                  0.259   M_count_store_q[699]
                                                       buff/fifo/Mmux_M_ram_raddr111
    RAMB16_X0Y10.ADDRB5  net (fanout=16)       2.179   buff/fifo/M_ram_raddr[5]
    RAMB16_X0Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem4
                                                       buff/fifo/ram/Mram_mem4
    -------------------------------------------------  ---------------------------
    Total                                      7.023ns (2.156ns logic, 4.867ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem14 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.970ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.594 - 0.655)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_5 to buff/fifo/ram/Mram_mem14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_5
    SLICE_X11Y30.D5      net (fanout=5)        0.473   buff/fifo/M_raddr_q[5]
    SLICE_X11Y30.D       Tilo                  0.259   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_5_xo<0>1
    SLICE_X12Y31.B4      net (fanout=1)        1.117   buff/fifo/M_wsync_d[5]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y36.A4       net (fanout=17)       0.989   M_fifo_empty
    SLICE_X9Y36.A        Tilo                  0.259   M_count_store_q[115]
                                                       buff/fifo/Mmux_M_ram_raddr121
    RAMB16_X1Y10.ADDRB6  net (fanout=16)       2.100   buff/fifo/M_ram_raddr[6]
    RAMB16_X1Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem14
                                                       buff/fifo/ram/Mram_mem14
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (2.156ns logic, 4.814ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem6 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.017ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.751 - 0.748)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_5 to buff/fifo/ram/Mram_mem6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_5
    SLICE_X9Y30.B3       net (fanout=5)        0.589   buff/fifo/M_raddr_q[5]
    SLICE_X9Y30.B        Tilo                  0.259   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_4_xo<0>1
    SLICE_X12Y31.B5      net (fanout=1)        0.939   buff/fifo/M_wsync_d[4]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y24.ADDRB7  net (fanout=16)       2.234   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem6
                                                       buff/fifo/ram/Mram_mem6
    -------------------------------------------------  ---------------------------
    Total                                      7.017ns (2.156ns logic, 4.861ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_6 (FF)
  Destination:          buff/fifo/ram/Mram_mem4 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.332 - 0.343)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_6 to buff/fifo/ram/Mram_mem4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_6
    SLICE_X11Y30.D6      net (fanout=5)        0.375   buff/fifo/M_raddr_q[6]
    SLICE_X11Y30.D       Tilo                  0.259   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_5_xo<0>1
    SLICE_X12Y31.B4      net (fanout=1)        1.117   buff/fifo/M_wsync_d[5]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X11Y36.B6      net (fanout=17)       1.038   M_fifo_empty
    SLICE_X11Y36.B       Tilo                  0.259   M_count_store_q[699]
                                                       buff/fifo/Mmux_M_ram_raddr111
    RAMB16_X0Y10.ADDRB5  net (fanout=16)       2.179   buff/fifo/M_ram_raddr[5]
    RAMB16_X0Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem4
                                                       buff/fifo/ram/Mram_mem4
    -------------------------------------------------  ---------------------------
    Total                                      7.000ns (2.156ns logic, 4.844ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_3 (FF)
  Destination:          buff/fifo/ram/Mram_mem6 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.013ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.751 - 0.747)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_3 to buff/fifo/ram/Mram_mem6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.525   buff/fifo/M_raddr_q[3]
                                                       buff/fifo/M_raddr_q_3
    SLICE_X9Y30.B5       net (fanout=5)        0.440   buff/fifo/M_raddr_q[3]
    SLICE_X9Y30.BMUX     Tilo                  0.337   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_3_xo<0>1
    SLICE_X12Y31.B6      net (fanout=2)        1.006   buff/fifo/M_wsync_d[3]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y24.ADDRB7  net (fanout=16)       2.234   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem6
                                                       buff/fifo/ram/Mram_mem6
    -------------------------------------------------  ---------------------------
    Total                                      7.013ns (2.234ns logic, 4.779ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem14 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.945ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.594 - 0.655)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_5 to buff/fifo/ram/Mram_mem14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_5
    SLICE_X11Y30.D5      net (fanout=5)        0.473   buff/fifo/M_raddr_q[5]
    SLICE_X11Y30.D       Tilo                  0.259   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_5_xo<0>1
    SLICE_X12Y31.B4      net (fanout=1)        1.117   buff/fifo/M_wsync_d[5]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y10.ADDRB7  net (fanout=16)       2.100   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem14
                                                       buff/fifo/ram/Mram_mem14
    -------------------------------------------------  ---------------------------
    Total                                      6.945ns (2.156ns logic, 4.789ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_0 (FF)
  Destination:          buff/fifo/ram/Mram_mem6 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.008ns (Levels of Logic = 4)
  Clock Path Skew:      0.004ns (0.751 - 0.747)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_0 to buff/fifo/ram/Mram_mem6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[3]
                                                       buff/fifo/M_raddr_q_0
    SLICE_X11Y30.B5      net (fanout=4)        0.653   buff/fifo/M_raddr_q[0]
    SLICE_X11Y30.BMUX    Tilo                  0.337   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_0_xo<0>1
    SLICE_X12Y31.A4      net (fanout=2)        0.797   buff/fifo/M_wsync_d[0]
    SLICE_X12Y31.COUT    Topcya                0.474   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<0>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y24.ADDRB7  net (fanout=16)       2.234   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem6
                                                       buff/fifo/ram/Mram_mem6
    -------------------------------------------------  ---------------------------
    Total                                      7.008ns (2.225ns logic, 4.783ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_4 (FF)
  Destination:          buff/fifo/ram/Mram_mem6 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.004ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.751 - 0.748)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_4 to buff/fifo/ram/Mram_mem6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_4
    SLICE_X9Y30.B4       net (fanout=4)        0.576   buff/fifo/M_raddr_q[4]
    SLICE_X9Y30.B        Tilo                  0.259   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_4_xo<0>1
    SLICE_X12Y31.B5      net (fanout=1)        0.939   buff/fifo/M_wsync_d[4]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y24.ADDRB7  net (fanout=16)       2.234   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem6
                                                       buff/fifo/ram/Mram_mem6
    -------------------------------------------------  ---------------------------
    Total                                      7.004ns (2.156ns logic, 4.848ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem16 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.038ns (Levels of Logic = 4)
  Clock Path Skew:      0.046ns (0.794 - 0.748)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_5 to buff/fifo/ram/Mram_mem16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_5
    SLICE_X11Y30.D5      net (fanout=5)        0.473   buff/fifo/M_raddr_q[5]
    SLICE_X11Y30.D       Tilo                  0.259   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_5_xo<0>1
    SLICE_X12Y31.B4      net (fanout=1)        1.117   buff/fifo/M_wsync_d[5]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X11Y34.A5      net (fanout=17)       1.035   M_fifo_empty
    SLICE_X11Y34.A       Tilo                  0.259   buff/fifo/M_wsync_q[18]
                                                       buff/fifo/Mmux_M_ram_raddr51
    RAMB16_X0Y24.ADDRB13 net (fanout=16)       2.122   buff/fifo/M_ram_raddr[13]
    RAMB16_X0Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem16
                                                       buff/fifo/ram/Mram_mem16
    -------------------------------------------------  ---------------------------
    Total                                      7.038ns (2.156ns logic, 4.882ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_6 (FF)
  Destination:          buff/fifo/ram/Mram_mem6 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.981ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.751 - 0.748)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_6 to buff/fifo/ram/Mram_mem6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_6
    SLICE_X11Y30.D6      net (fanout=5)        0.375   buff/fifo/M_raddr_q[6]
    SLICE_X11Y30.D       Tilo                  0.259   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_5_xo<0>1
    SLICE_X12Y31.B4      net (fanout=1)        1.117   buff/fifo/M_wsync_d[5]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y24.ADDRB7  net (fanout=16)       2.234   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem6
                                                       buff/fifo/ram/Mram_mem6
    -------------------------------------------------  ---------------------------
    Total                                      6.981ns (2.156ns logic, 4.825ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_4 (FF)
  Destination:          buff/fifo/ram/Mram_mem2 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.911ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.688 - 0.748)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_4 to buff/fifo/ram/Mram_mem2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_4
    SLICE_X9Y30.B4       net (fanout=4)        0.576   buff/fifo/M_raddr_q[4]
    SLICE_X9Y30.BMUX     Tilo                  0.337   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_3_xo<0>1
    SLICE_X12Y31.B6      net (fanout=2)        1.006   buff/fifo/M_wsync_d[3]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y33.A6       net (fanout=17)       0.964   M_fifo_empty
    SLICE_X9Y33.A        Tilo                  0.259   buff/fifo/M_wsync_q[14]
                                                       buff/fifo/Mmux_M_ram_raddr131
    RAMB16_X1Y22.ADDRB7  net (fanout=16)       1.996   buff/fifo/M_ram_raddr[7]
    RAMB16_X1Y22.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem2
                                                       buff/fifo/ram/Mram_mem2
    -------------------------------------------------  ---------------------------
    Total                                      6.911ns (2.234ns logic, 4.677ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem14 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.908ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.594 - 0.655)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_5 to buff/fifo/ram/Mram_mem14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_5
    SLICE_X9Y30.B3       net (fanout=5)        0.589   buff/fifo/M_raddr_q[5]
    SLICE_X9Y30.B        Tilo                  0.259   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_4_xo<0>1
    SLICE_X12Y31.B5      net (fanout=1)        0.939   buff/fifo/M_wsync_d[4]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y36.A4       net (fanout=17)       0.989   M_fifo_empty
    SLICE_X9Y36.A        Tilo                  0.259   M_count_store_q[115]
                                                       buff/fifo/Mmux_M_ram_raddr121
    RAMB16_X1Y10.ADDRB6  net (fanout=16)       2.100   buff/fifo/M_ram_raddr[6]
    RAMB16_X1Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem14
                                                       buff/fifo/ram/Mram_mem14
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (2.156ns logic, 4.752ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_3 (FF)
  Destination:          buff/fifo/ram/Mram_mem14 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.904ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_3 to buff/fifo/ram/Mram_mem14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.525   buff/fifo/M_raddr_q[3]
                                                       buff/fifo/M_raddr_q_3
    SLICE_X9Y30.B5       net (fanout=5)        0.440   buff/fifo/M_raddr_q[3]
    SLICE_X9Y30.BMUX     Tilo                  0.337   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_3_xo<0>1
    SLICE_X12Y31.B6      net (fanout=2)        1.006   buff/fifo/M_wsync_d[3]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y36.A4       net (fanout=17)       0.989   M_fifo_empty
    SLICE_X9Y36.A        Tilo                  0.259   M_count_store_q[115]
                                                       buff/fifo/Mmux_M_ram_raddr121
    RAMB16_X1Y10.ADDRB6  net (fanout=16)       2.100   buff/fifo/M_ram_raddr[6]
    RAMB16_X1Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem14
                                                       buff/fifo/ram/Mram_mem14
    -------------------------------------------------  ---------------------------
    Total                                      6.904ns (2.234ns logic, 4.670ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_0 (FF)
  Destination:          buff/fifo/ram/Mram_mem14 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.899ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_0 to buff/fifo/ram/Mram_mem14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[3]
                                                       buff/fifo/M_raddr_q_0
    SLICE_X11Y30.B5      net (fanout=4)        0.653   buff/fifo/M_raddr_q[0]
    SLICE_X11Y30.BMUX    Tilo                  0.337   buff/fifo/M_wsync_q[5]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_0_xo<0>1
    SLICE_X12Y31.A4      net (fanout=2)        0.797   buff/fifo/M_wsync_d[0]
    SLICE_X12Y31.COUT    Topcya                0.474   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<0>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X9Y36.A4       net (fanout=17)       0.989   M_fifo_empty
    SLICE_X9Y36.A        Tilo                  0.259   M_count_store_q[115]
                                                       buff/fifo/Mmux_M_ram_raddr121
    RAMB16_X1Y10.ADDRB6  net (fanout=16)       2.100   buff/fifo/M_ram_raddr[6]
    RAMB16_X1Y10.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem14
                                                       buff/fifo/ram/Mram_mem14
    -------------------------------------------------  ---------------------------
    Total                                      6.899ns (2.225ns logic, 4.674ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_raddr_q_4 (FF)
  Destination:          buff/fifo/ram/Mram_mem6 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.960ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.751 - 0.748)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_raddr_q_4 to buff/fifo/ram/Mram_mem6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   buff/fifo/M_raddr_q[7]
                                                       buff/fifo/M_raddr_q_4
    SLICE_X9Y30.B4       net (fanout=4)        0.576   buff/fifo/M_raddr_q[4]
    SLICE_X9Y30.BMUX     Tilo                  0.337   buff/fifo/M_wsync_q[4]
                                                       buff/fifo/Mxor_M_wsync_d<14:0>_3_xo<0>1
    SLICE_X12Y31.B6      net (fanout=2)        1.006   buff/fifo/M_wsync_d[3]
    SLICE_X12Y31.COUT    Topcyb                0.483   buff/fifo/Mcompar_empty_cy[3]
                                                       buff/fifo/Mcompar_empty_lut<1>
                                                       buff/fifo/Mcompar_empty_cy<3>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   buff/fifo/Mcompar_empty_cy[3]
    SLICE_X12Y32.AMUX    Tcina                 0.230   M_count_store_q[90]
                                                       avr/uart_tx/_n0095_inv11_cy
    SLICE_X10Y33.A5      net (fanout=17)       0.784   M_fifo_empty
    SLICE_X10Y33.A       Tilo                  0.235   M_count_store_q[131]
                                                       buff/fifo/Mmux_M_ram_raddr31
    RAMB16_X1Y24.ADDRB11 net (fanout=16)       2.249   buff/fifo/M_ram_raddr[11]
    RAMB16_X1Y24.CLKB    Trcck_ADDRB           0.400   buff/fifo/ram/Mram_mem6
                                                       buff/fifo/ram/Mram_mem6
    -------------------------------------------------  ---------------------------
    Total                                      6.960ns (2.210ns logic, 4.750ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fast_clkfx = PERIOD TIMEGRP "fast_clkfx" TS_clk * 2.7 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem10/CLKA
  Logical resource: buff/fifo/ram/Mram_mem10/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem10/CLKB
  Logical resource: buff/fifo/ram/Mram_mem10/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem11/CLKA
  Logical resource: buff/fifo/ram/Mram_mem11/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem11/CLKB
  Logical resource: buff/fifo/ram/Mram_mem11/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem12/CLKA
  Logical resource: buff/fifo/ram/Mram_mem12/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem12/CLKB
  Logical resource: buff/fifo/ram/Mram_mem12/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem13/CLKA
  Logical resource: buff/fifo/ram/Mram_mem13/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem13/CLKB
  Logical resource: buff/fifo/ram/Mram_mem13/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem14/CLKA
  Logical resource: buff/fifo/ram/Mram_mem14/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem14/CLKB
  Logical resource: buff/fifo/ram/Mram_mem14/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem15/CLKA
  Logical resource: buff/fifo/ram/Mram_mem15/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem15/CLKB
  Logical resource: buff/fifo/ram/Mram_mem15/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem16/CLKA
  Logical resource: buff/fifo/ram/Mram_mem16/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem16/CLKB
  Logical resource: buff/fifo/ram/Mram_mem16/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem1/CLKA
  Logical resource: buff/fifo/ram/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem1/CLKB
  Logical resource: buff/fifo/ram/Mram_mem1/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem2/CLKA
  Logical resource: buff/fifo/ram/Mram_mem2/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem2/CLKB
  Logical resource: buff/fifo/ram/Mram_mem2/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem3/CLKA
  Logical resource: buff/fifo/ram/Mram_mem3/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem3/CLKB
  Logical resource: buff/fifo/ram/Mram_mem3/CLKB
  Location pin: RAMB16_X0Y12.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem4/CLKA
  Logical resource: buff/fifo/ram/Mram_mem4/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem4/CLKB
  Logical resource: buff/fifo/ram/Mram_mem4/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem5/CLKA
  Logical resource: buff/fifo/ram/Mram_mem5/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem5/CLKB
  Logical resource: buff/fifo/ram/Mram_mem5/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem6/CLKA
  Logical resource: buff/fifo/ram/Mram_mem6/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem6/CLKB
  Logical resource: buff/fifo/ram/Mram_mem6/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem7/CLKA
  Logical resource: buff/fifo/ram/Mram_mem7/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem7/CLKB
  Logical resource: buff/fifo/ram/Mram_mem7/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem8/CLKA
  Logical resource: buff/fifo/ram/Mram_mem8/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem8/CLKB
  Logical resource: buff/fifo/ram/Mram_mem8/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     19.948ns|            0|            0|            0|        51719|
| TS_fast_clkfx                 |      7.407ns|      7.388ns|          N/A|            0|            0|        51719|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.388|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 51719 paths, 0 nets, and 10836 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 26 19:05:15 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 259 MB



