// Seed: 2338162480
module module_0 ();
  assign id_1 = id_1;
  wire id_2, id_3 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    input  tri0  id_2
);
  id_4(
      id_0
  );
  logic [7:0] id_5, id_6, id_7;
  always
    if (-1'h0 + (id_4)) id_1 <= 1'b0;
    else disable id_8;
  always id_5[-1'b0] = id_2;
  id_9(
      id_2, -1
  );
  uwire id_10 = id_8 == id_10;
  and primCall (id_1, id_10, id_2, id_4, id_5, id_6, id_7, id_8, id_9);
  assign id_4 = -1'h0;
  module_0 modCall_1 ();
endmodule
