/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_scte_tert.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:35a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 09:00:56 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_scte_tert.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:35a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SCTE_TERT_H__
#define BCHP_SCTE_TERT_H__

/***************************************************************************
 *SCTE_TERT - TERT SCTE Encoder
 ***************************************************************************/
#define BCHP_SCTE_TERT_REVID                     0x00189000 /* Revision ID Register */
#define BCHP_SCTE_TERT_BANK_CONTROL              0x00189008 /* Bank Control Register */
#define BCHP_SCTE_TERT_CONFIG                    0x0018900c /* Configuration Register */
#define BCHP_SCTE_TERT_RD_PTR                    0x00189010 /* Read Pointer Set Register */
#define BCHP_SCTE_TERT_PADDING_BLANK             0x00189014 /* Y Cb Cr Padding Blank Value Register */
#define BCHP_SCTE_TERT_CC_GAIN_OFFSET            0x00189018 /* CC Gain and Offset Register */
#define BCHP_SCTE_TERT_PAM_ADD_GAIN_OFFSET       0x0018901c /* PAM Gain and Offset Register */
#define BCHP_SCTE_TERT_CSC_MODE                  0x00189020 /* Color space converter mode register */
#define BCHP_SCTE_TERT_CSC_MIN_MAX               0x00189024 /* Color space converter min_max clamp register */
#define BCHP_SCTE_TERT_CSC_COEFF_C03_C00         0x00189028 /* Color space converter Channel 0 Color Matrix coefficients c03 and c00 */
#define BCHP_SCTE_TERT_CSC_COEFF_C12_C11         0x0018902c /* Color space converter Channel 1 Color Matrix coefficients c02 and c01 */
#define BCHP_SCTE_TERT_CSC_COEFF_C13             0x00189030 /* Color space converter Channel 1 Color Matrix coefficient c03 */
#define BCHP_SCTE_TERT_CSC_COEFF_C22_C21         0x00189034 /* Color space converter Channel 2 Color Matrix coefficients c02 and c01 */
#define BCHP_SCTE_TERT_CSC_COEFF_C23             0x00189038 /* Color space converter Channel 2 Color Matrix coefficient c03 */
#define BCHP_SCTE_TERT_SHAPER_LUMA_COEFF_0_2     0x00189058 /* Shaper Luma Coefficient 0 to Coefficient 2 Register */
#define BCHP_SCTE_TERT_SHAPER_LUMA_COEFF_3_5     0x0018905c /* Shaper Luma Coefficient 3 to Coefficient 5 Register */
#define BCHP_SCTE_TERT_SHAPER_LUMA_COEFF_6_8     0x00189060 /* Shaper Luma Coefficient 6 to Coefficient 8 Register */
#define BCHP_SCTE_TERT_SHAPER_CHROMA_COEFF_0_2   0x00189064 /* Shaper Chroma Coefficient 0 to Coefficient 2 Register */
#define BCHP_SCTE_TERT_SHAPER_CHROMA_COEFF_3_5   0x00189068 /* Shaper Chroma Coefficient 3 to Coefficient 5 Register */
#define BCHP_SCTE_TERT_SHAPER_CHROMA_COEFF_6_8   0x0018906c /* Shaper Chroma Coefficient 6 to Coefficient 8 Register */
#define BCHP_SCTE_TERT_SHAPER_BLANK_VALUE        0x00189070 /* Shaper Blank Value  Register */
#define BCHP_SCTE_TERT_SHAPER_CO_BLANK_VALUE     0x00189074 /* Component Only Shaper Blank Value  Register */
#define BCHP_SCTE_TERT_SHAPER_CONTROL            0x00189078 /* Shaper Control Register */
#define BCHP_SCTE_TERT_NRTV_SAMPLE_ORDER         0x0018907c /* NRTV Samples order */
#define BCHP_SCTE_TERT_FIFO_STATUS               0x00189080 /* Bank Status Register */
#define BCHP_SCTE_TERT_CH0_STATUS                0x00189084 /* CH0 Status Register */
#define BCHP_SCTE_TERT_CH1_STATUS                0x00189088 /* CH1 Status Register */
#define BCHP_SCTE_TERT_NRTV_STATUS               0x0018908c /* NRTV Status Register */
#define BCHP_SCTE_TERT_UNDERFLOW_LINECOUNT       0x00189090 /* FIFO Underflow Line Count Register */
#define BCHP_SCTE_TERT_LINE_LENGTH               0x00189094 /* Line Length Register */
#define BCHP_SCTE_TERT_SCRATCH                   0x00189098 /* Scratch Register */
#define BCHP_SCTE_TERT_BANK_BASE_BANK0           0x001896b0 /* Base Register Bank 0 */
#define BCHP_SCTE_TERT_LCR_ENABLE_BANK0          0x001896b4 /* LCR Enable  Register Bank 0 */
#define BCHP_SCTE_TERT_CC_NULL_BANK0             0x001896b8 /* Closed Caption NULL Register Bank 0 */
#define BCHP_SCTE_TERT_CH0_DMA_ADDR_BANK0        0x001896bc /* Channel 0 DMA Address Register Bank 0 */
#define BCHP_SCTE_TERT_CH0_DMA_LENGTH_BANK0      0x001896c0 /* Channel 0 DMA Data Length Register Bank 0 */
#define BCHP_SCTE_TERT_CH1_DMA_ADDR_BANK0        0x001896c4 /* Channel 1 DMA Address Register Bank 0 */
#define BCHP_SCTE_TERT_CH1_DMA_LENGTH_BANK0      0x001896c8 /* Channel 1 DMA Data Length Register Bank 0 */
#define BCHP_SCTE_TERT_NRTV_WRITE_PTR_BANK0      0x001896cc /* NRTV Write Pointer Register Bank 0 */
#define BCHP_SCTE_TERT_BANK_STATUS_BANK0         0x001896d0 /* Bank Status Register Bank 0 */
#define BCHP_SCTE_TERT_BANK_BASE_BANK1           0x00189854 /* Base Register Bank 1 */
#define BCHP_SCTE_TERT_LCR_ENABLE_BANK1          0x00189858 /* LCR Enable  Register Bank 1 */
#define BCHP_SCTE_TERT_CC_NULL_BANK1             0x0018985c /* Closed Caption NULL Register Bank 1 */
#define BCHP_SCTE_TERT_CH0_DMA_ADDR_BANK1        0x00189860 /* Channel 0 DMA Address Register Bank 1 */
#define BCHP_SCTE_TERT_CH0_DMA_LENGTH_BANK1      0x00189864 /* Channel 0 DMA Data Length Register Bank 1 */
#define BCHP_SCTE_TERT_CH1_DMA_ADDR_BANK1        0x00189868 /* Channel 1 DMA Address Register Bank 1 */
#define BCHP_SCTE_TERT_CH1_DMA_LENGTH_BANK1      0x0018986c /* Channel 1 DMA Data Length Register Bank 1 */
#define BCHP_SCTE_TERT_NRTV_WRITE_PTR_BANK1      0x00189870 /* NRTV Write Pointer Register Bank 1 */
#define BCHP_SCTE_TERT_BANK_STATUS_BANK1         0x00189874 /* Bank Status Register Bank 1 */
#define BCHP_SCTE_TERT_BANK_BASE_BANK2           0x001899f8 /* Base Register Bank 2 */
#define BCHP_SCTE_TERT_LCR_ENABLE_BANK2          0x001899fc /* LCR Enable  Register Bank 2 */
#define BCHP_SCTE_TERT_CC_NULL_BANK2             0x00189a00 /* Closed Caption NULL Register Bank 2 */
#define BCHP_SCTE_TERT_CH0_DMA_ADDR_BANK2        0x00189a04 /* Channel 0 DMA Address Register Bank 2 */
#define BCHP_SCTE_TERT_CH0_DMA_LENGTH_BANK2      0x00189a08 /* Channel 0 DMA Data Length Register Bank 2 */
#define BCHP_SCTE_TERT_CH1_DMA_ADDR_BANK2        0x00189a0c /* Channel 1 DMA Address Register Bank 2 */
#define BCHP_SCTE_TERT_CH1_DMA_LENGTH_BANK2      0x00189a10 /* Channel 1 DMA Data Length Register Bank 2 */
#define BCHP_SCTE_TERT_NRTV_WRITE_PTR_BANK2      0x00189a14 /* NRTV Write Pointer Register Bank 2 */
#define BCHP_SCTE_TERT_BANK_STATUS_BANK2         0x00189a18 /* Bank Status Register Bank 2 */
#define BCHP_SCTE_TERT_BANK_BASE_BANK3           0x00189b9c /* Base Register Bank 3 */
#define BCHP_SCTE_TERT_LCR_ENABLE_BANK3          0x00189ba0 /* LCR Enable  Register Bank 3 */
#define BCHP_SCTE_TERT_CC_NULL_BANK3             0x00189ba4 /* Closed Caption NULL Register Bank 3 */
#define BCHP_SCTE_TERT_CH0_DMA_ADDR_BANK3        0x00189ba8 /* Channel 0 DMA Address Register Bank 3 */
#define BCHP_SCTE_TERT_CH0_DMA_LENGTH_BANK3      0x00189bac /* Channel 0 DMA Data Length Register Bank 3 */
#define BCHP_SCTE_TERT_CH1_DMA_ADDR_BANK3        0x00189bb0 /* Channel 1 DMA Address Register Bank 3 */
#define BCHP_SCTE_TERT_CH1_DMA_LENGTH_BANK3      0x00189bb4 /* Channel 1 DMA Data Length Register Bank 3 */
#define BCHP_SCTE_TERT_NRTV_WRITE_PTR_BANK3      0x00189bb8 /* NRTV Write Pointer Register Bank 3 */
#define BCHP_SCTE_TERT_BANK_STATUS_BANK3         0x00189bbc /* Bank Status Register Bank 3 */

/***************************************************************************
 *NRTV_Y_SAMPLES%i - NRTV Y Samples at location 0..179
 ***************************************************************************/
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_ARRAY_BASE                  0x00189110
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_ARRAY_START                 0
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_ARRAY_END                   179
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *NRTV_Y_SAMPLES%i - NRTV Y Samples at location 0..179
 ***************************************************************************/
/* SCTE_TERT :: NRTV_Y_SAMPLESi :: SAMPLE3 [31:24] */
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_SAMPLE3_MASK                0xff000000
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_SAMPLE3_SHIFT               24

/* SCTE_TERT :: NRTV_Y_SAMPLESi :: SAMPLE2 [23:16] */
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_SAMPLE2_MASK                0x00ff0000
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_SAMPLE2_SHIFT               16

/* SCTE_TERT :: NRTV_Y_SAMPLESi :: SAMPLE1 [15:08] */
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_SAMPLE1_MASK                0x0000ff00
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_SAMPLE1_SHIFT               8

/* SCTE_TERT :: NRTV_Y_SAMPLESi :: SAMPLE0 [07:00] */
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_SAMPLE0_MASK                0x000000ff
#define BCHP_SCTE_TERT_NRTV_Y_SAMPLESi_SAMPLE0_SHIFT               0


/***************************************************************************
 *NRTV_CrCb_SAMPLES%i - NRTV CbCr Samples at location 0..179
 ***************************************************************************/
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_ARRAY_BASE               0x001893e0
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_ARRAY_START              0
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_ARRAY_END                179
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *NRTV_CrCb_SAMPLES%i - NRTV CbCr Samples at location 0..179
 ***************************************************************************/
/* SCTE_TERT :: NRTV_CrCb_SAMPLESi :: SAMPLE3 [31:24] */
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_SAMPLE3_MASK             0xff000000
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_SAMPLE3_SHIFT            24

/* SCTE_TERT :: NRTV_CrCb_SAMPLESi :: SAMPLE2 [23:16] */
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_SAMPLE2_MASK             0x00ff0000
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_SAMPLE2_SHIFT            16

/* SCTE_TERT :: NRTV_CrCb_SAMPLESi :: SAMPLE1 [15:08] */
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_SAMPLE1_MASK             0x0000ff00
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_SAMPLE1_SHIFT            8

/* SCTE_TERT :: NRTV_CrCb_SAMPLESi :: SAMPLE0 [07:00] */
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_SAMPLE0_MASK             0x000000ff
#define BCHP_SCTE_TERT_NRTV_CrCb_SAMPLESi_SAMPLE0_SHIFT            0


/***************************************************************************
 *LCR_CONTROL%i_BANK0 - LCR Control  for LCR 0..31 Bank 0
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_ARRAY_BASE               0x001896d4
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_ARRAY_START              0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_ARRAY_END                31
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *LCR_CONTROL%i_BANK0 - LCR Control  for LCR 0..31 Bank 0
 ***************************************************************************/
/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: reserved0 [31:27] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_reserved0_MASK           0xf8000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_reserved0_SHIFT          27

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_MONOCHROME_LINE_SELECT_Y0 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_MONOCHROME_LINE_SELECT_Y1 1

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_PAM_PRIORITY_MODE_MASK   0x02000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_PAM_PRIORITY_MODE_SHIFT  25
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_PAM_PRIORITY_MODE_ROUTE  0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_PAM_PRIORITY_MODE_SWITCH 1

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_PAM_LCR_PRIORITY_MASK    0x00400000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_PAM_LCR_PRIORITY_SHIFT   22
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_SHIFT_DIRECTION_MASK  0x00200000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_SHIFT_DIRECTION_SHIFT 21
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_BYTE_ORDER_MASK       0x00100000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_BYTE_ORDER_SHIFT      20
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_PARITY_TYPE_MASK      0x00080000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_PARITY_TYPE_SHIFT     19
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_PARITY_TYPE_EVEN      0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_PARITY_TYPE_ODD       1

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: CC_PARITY [18:18] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_PARITY_MASK           0x00040000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_PARITY_SHIFT          18
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_PARITY_DISABLE        0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_PARITY_ENABLE         1

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_RUN_IN_MASK           0x00020000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_RUN_IN_SHIFT          17
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_RUN_IN_DISABLE        0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_RUN_IN_ENABLE         1

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: CC_NULL [16:16] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_NULL_MASK             0x00010000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_NULL_SHIFT            16
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_NULL_DISABLE          0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_CC_NULL_ENABLE           1

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_DELAY_COUNT_MASK         0x0000ff80
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_DELAY_COUNT_SHIFT        7

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_MASK       0x00000060
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_SHIFT      5
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_NO_DATA    0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_CC_DATA    1
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_PAM_DATA   2
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_VBI_DATA_TYPE_NRTV_DATA  3

/* SCTE_TERT :: LCR_CONTROLi_BANK0 :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_LINE_OFFSET_MASK         0x0000001f
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK0_LINE_OFFSET_SHIFT        0


/***************************************************************************
 *LCR_DATA%i_BANK0 - LCR Data  for LCR 0..31 Bank 0
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_DATAi_BANK0_ARRAY_BASE                  0x00189754
#define BCHP_SCTE_TERT_LCR_DATAi_BANK0_ARRAY_START                 0
#define BCHP_SCTE_TERT_LCR_DATAi_BANK0_ARRAY_END                   31
#define BCHP_SCTE_TERT_LCR_DATAi_BANK0_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *LCR_DATA%i_BANK0 - LCR Data  for LCR 0..31 Bank 0
 ***************************************************************************/
/* SCTE_TERT :: LCR_DATAi_BANK0 :: reserved0 [31:16] */
#define BCHP_SCTE_TERT_LCR_DATAi_BANK0_reserved0_MASK              0xffff0000
#define BCHP_SCTE_TERT_LCR_DATAi_BANK0_reserved0_SHIFT             16

/* SCTE_TERT :: LCR_DATAi_BANK0 :: CC_DATA [15:00] */
#define BCHP_SCTE_TERT_LCR_DATAi_BANK0_CC_DATA_MASK                0x0000ffff
#define BCHP_SCTE_TERT_LCR_DATAi_BANK0_CC_DATA_SHIFT               0


/***************************************************************************
 *LCR_STATUS%i_BANK0 - LCR Status  for LCR 0..31 Bank 0
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_ARRAY_BASE                0x001897d4
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_ARRAY_START               0
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_ARRAY_END                 31
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *LCR_STATUS%i_BANK0 - LCR Status  for LCR 0..31 Bank 0
 ***************************************************************************/
/* SCTE_TERT :: LCR_STATUSi_BANK0 :: reserved0 [31:05] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_reserved0_MASK            0xffffffe0
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_reserved0_SHIFT           5

/* SCTE_TERT :: LCR_STATUSi_BANK0 :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_DELAY_COUNT_ERROR_MASK    0x00000010
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_DELAY_COUNT_ERROR_SHIFT   4

/* SCTE_TERT :: LCR_STATUSi_BANK0 :: SHORT_LINE [03:03] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_SHORT_LINE_MASK           0x00000008
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_SHORT_LINE_SHIFT          3

/* SCTE_TERT :: LCR_STATUSi_BANK0 :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_PAM_OVERFLOW_MASK         0x00000004
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_PAM_OVERFLOW_SHIFT        2

/* SCTE_TERT :: LCR_STATUSi_BANK0 :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_CC_PAM_CONTENTION_MASK    0x00000002
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_CC_PAM_CONTENTION_SHIFT   1

/* SCTE_TERT :: LCR_STATUSi_BANK0 :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_VBI_DATA_TX_MASK          0x00000001
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK0_VBI_DATA_TX_SHIFT         0


/***************************************************************************
 *LCR_CONTROL%i_BANK1 - LCR Control  for LCR 0..31 Bank 1
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_ARRAY_BASE               0x00189878
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_ARRAY_START              0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_ARRAY_END                31
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *LCR_CONTROL%i_BANK1 - LCR Control  for LCR 0..31 Bank 1
 ***************************************************************************/
/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: reserved0 [31:27] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_reserved0_MASK           0xf8000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_reserved0_SHIFT          27

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_MONOCHROME_LINE_SELECT_Y0 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_MONOCHROME_LINE_SELECT_Y1 1

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_PAM_PRIORITY_MODE_MASK   0x02000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_PAM_PRIORITY_MODE_SHIFT  25
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_PAM_PRIORITY_MODE_ROUTE  0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_PAM_PRIORITY_MODE_SWITCH 1

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_PAM_LCR_PRIORITY_MASK    0x00400000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_PAM_LCR_PRIORITY_SHIFT   22
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_SHIFT_DIRECTION_MASK  0x00200000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_SHIFT_DIRECTION_SHIFT 21
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_BYTE_ORDER_MASK       0x00100000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_BYTE_ORDER_SHIFT      20
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_PARITY_TYPE_MASK      0x00080000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_PARITY_TYPE_SHIFT     19
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_PARITY_TYPE_EVEN      0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_PARITY_TYPE_ODD       1

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: CC_PARITY [18:18] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_PARITY_MASK           0x00040000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_PARITY_SHIFT          18
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_PARITY_DISABLE        0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_PARITY_ENABLE         1

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_RUN_IN_MASK           0x00020000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_RUN_IN_SHIFT          17
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_RUN_IN_DISABLE        0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_RUN_IN_ENABLE         1

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: CC_NULL [16:16] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_NULL_MASK             0x00010000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_NULL_SHIFT            16
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_NULL_DISABLE          0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_CC_NULL_ENABLE           1

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_DELAY_COUNT_MASK         0x0000ff80
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_DELAY_COUNT_SHIFT        7

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_MASK       0x00000060
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_SHIFT      5
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_NO_DATA    0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_CC_DATA    1
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_PAM_DATA   2
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_VBI_DATA_TYPE_NRTV_DATA  3

/* SCTE_TERT :: LCR_CONTROLi_BANK1 :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_LINE_OFFSET_MASK         0x0000001f
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK1_LINE_OFFSET_SHIFT        0


/***************************************************************************
 *LCR_DATA%i_BANK1 - LCR Data  for LCR 0..31 Bank 1
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_DATAi_BANK1_ARRAY_BASE                  0x001898f8
#define BCHP_SCTE_TERT_LCR_DATAi_BANK1_ARRAY_START                 0
#define BCHP_SCTE_TERT_LCR_DATAi_BANK1_ARRAY_END                   31
#define BCHP_SCTE_TERT_LCR_DATAi_BANK1_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *LCR_DATA%i_BANK1 - LCR Data  for LCR 0..31 Bank 1
 ***************************************************************************/
/* SCTE_TERT :: LCR_DATAi_BANK1 :: reserved0 [31:16] */
#define BCHP_SCTE_TERT_LCR_DATAi_BANK1_reserved0_MASK              0xffff0000
#define BCHP_SCTE_TERT_LCR_DATAi_BANK1_reserved0_SHIFT             16

/* SCTE_TERT :: LCR_DATAi_BANK1 :: CC_DATA [15:00] */
#define BCHP_SCTE_TERT_LCR_DATAi_BANK1_CC_DATA_MASK                0x0000ffff
#define BCHP_SCTE_TERT_LCR_DATAi_BANK1_CC_DATA_SHIFT               0


/***************************************************************************
 *LCR_STATUS%i_BANK1 - LCR Status  for LCR 0..31 Bank 1
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_ARRAY_BASE                0x00189978
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_ARRAY_START               0
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_ARRAY_END                 31
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *LCR_STATUS%i_BANK1 - LCR Status  for LCR 0..31 Bank 1
 ***************************************************************************/
/* SCTE_TERT :: LCR_STATUSi_BANK1 :: reserved0 [31:05] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_reserved0_MASK            0xffffffe0
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_reserved0_SHIFT           5

/* SCTE_TERT :: LCR_STATUSi_BANK1 :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_DELAY_COUNT_ERROR_MASK    0x00000010
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_DELAY_COUNT_ERROR_SHIFT   4

/* SCTE_TERT :: LCR_STATUSi_BANK1 :: SHORT_LINE [03:03] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_SHORT_LINE_MASK           0x00000008
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_SHORT_LINE_SHIFT          3

/* SCTE_TERT :: LCR_STATUSi_BANK1 :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_PAM_OVERFLOW_MASK         0x00000004
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_PAM_OVERFLOW_SHIFT        2

/* SCTE_TERT :: LCR_STATUSi_BANK1 :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_CC_PAM_CONTENTION_MASK    0x00000002
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_CC_PAM_CONTENTION_SHIFT   1

/* SCTE_TERT :: LCR_STATUSi_BANK1 :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_VBI_DATA_TX_MASK          0x00000001
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK1_VBI_DATA_TX_SHIFT         0


/***************************************************************************
 *LCR_CONTROL%i_BANK2 - LCR Control  for LCR 0..31 Bank 2
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_ARRAY_BASE               0x00189a1c
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_ARRAY_START              0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_ARRAY_END                31
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *LCR_CONTROL%i_BANK2 - LCR Control  for LCR 0..31 Bank 2
 ***************************************************************************/
/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: reserved0 [31:27] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_reserved0_MASK           0xf8000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_reserved0_SHIFT          27

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_MONOCHROME_LINE_SELECT_Y0 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_MONOCHROME_LINE_SELECT_Y1 1

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_PAM_PRIORITY_MODE_MASK   0x02000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_PAM_PRIORITY_MODE_SHIFT  25
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_PAM_PRIORITY_MODE_ROUTE  0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_PAM_PRIORITY_MODE_SWITCH 1

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_PAM_LCR_PRIORITY_MASK    0x00400000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_PAM_LCR_PRIORITY_SHIFT   22
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_SHIFT_DIRECTION_MASK  0x00200000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_SHIFT_DIRECTION_SHIFT 21
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_BYTE_ORDER_MASK       0x00100000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_BYTE_ORDER_SHIFT      20
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_PARITY_TYPE_MASK      0x00080000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_PARITY_TYPE_SHIFT     19
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_PARITY_TYPE_EVEN      0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_PARITY_TYPE_ODD       1

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: CC_PARITY [18:18] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_PARITY_MASK           0x00040000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_PARITY_SHIFT          18
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_PARITY_DISABLE        0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_PARITY_ENABLE         1

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_RUN_IN_MASK           0x00020000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_RUN_IN_SHIFT          17
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_RUN_IN_DISABLE        0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_RUN_IN_ENABLE         1

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: CC_NULL [16:16] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_NULL_MASK             0x00010000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_NULL_SHIFT            16
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_NULL_DISABLE          0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_CC_NULL_ENABLE           1

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_DELAY_COUNT_MASK         0x0000ff80
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_DELAY_COUNT_SHIFT        7

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_MASK       0x00000060
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_SHIFT      5
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_NO_DATA    0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_CC_DATA    1
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_PAM_DATA   2
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_VBI_DATA_TYPE_NRTV_DATA  3

/* SCTE_TERT :: LCR_CONTROLi_BANK2 :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_LINE_OFFSET_MASK         0x0000001f
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK2_LINE_OFFSET_SHIFT        0


/***************************************************************************
 *LCR_DATA%i_BANK2 - LCR Data  for LCR 0..31 Bank 2
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_DATAi_BANK2_ARRAY_BASE                  0x00189a9c
#define BCHP_SCTE_TERT_LCR_DATAi_BANK2_ARRAY_START                 0
#define BCHP_SCTE_TERT_LCR_DATAi_BANK2_ARRAY_END                   31
#define BCHP_SCTE_TERT_LCR_DATAi_BANK2_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *LCR_DATA%i_BANK2 - LCR Data  for LCR 0..31 Bank 2
 ***************************************************************************/
/* SCTE_TERT :: LCR_DATAi_BANK2 :: reserved0 [31:16] */
#define BCHP_SCTE_TERT_LCR_DATAi_BANK2_reserved0_MASK              0xffff0000
#define BCHP_SCTE_TERT_LCR_DATAi_BANK2_reserved0_SHIFT             16

/* SCTE_TERT :: LCR_DATAi_BANK2 :: CC_DATA [15:00] */
#define BCHP_SCTE_TERT_LCR_DATAi_BANK2_CC_DATA_MASK                0x0000ffff
#define BCHP_SCTE_TERT_LCR_DATAi_BANK2_CC_DATA_SHIFT               0


/***************************************************************************
 *LCR_STATUS%i_BANK2 - LCR Status  for LCR 0..31 Bank 2
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_ARRAY_BASE                0x00189b1c
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_ARRAY_START               0
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_ARRAY_END                 31
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *LCR_STATUS%i_BANK2 - LCR Status  for LCR 0..31 Bank 2
 ***************************************************************************/
/* SCTE_TERT :: LCR_STATUSi_BANK2 :: reserved0 [31:05] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_reserved0_MASK            0xffffffe0
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_reserved0_SHIFT           5

/* SCTE_TERT :: LCR_STATUSi_BANK2 :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_DELAY_COUNT_ERROR_MASK    0x00000010
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_DELAY_COUNT_ERROR_SHIFT   4

/* SCTE_TERT :: LCR_STATUSi_BANK2 :: SHORT_LINE [03:03] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_SHORT_LINE_MASK           0x00000008
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_SHORT_LINE_SHIFT          3

/* SCTE_TERT :: LCR_STATUSi_BANK2 :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_PAM_OVERFLOW_MASK         0x00000004
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_PAM_OVERFLOW_SHIFT        2

/* SCTE_TERT :: LCR_STATUSi_BANK2 :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_CC_PAM_CONTENTION_MASK    0x00000002
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_CC_PAM_CONTENTION_SHIFT   1

/* SCTE_TERT :: LCR_STATUSi_BANK2 :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_VBI_DATA_TX_MASK          0x00000001
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK2_VBI_DATA_TX_SHIFT         0


/***************************************************************************
 *LCR_CONTROL%i_BANK3 - LCR Control  for LCR 0..31 Bank 3
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_ARRAY_BASE               0x00189bc0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_ARRAY_START              0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_ARRAY_END                31
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *LCR_CONTROL%i_BANK3 - LCR Control  for LCR 0..31 Bank 3
 ***************************************************************************/
/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: reserved0 [31:27] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_reserved0_MASK           0xf8000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_reserved0_SHIFT          27

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: MONOCHROME_LINE_SELECT [26:26] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_MONOCHROME_LINE_SELECT_MASK 0x04000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_MONOCHROME_LINE_SELECT_SHIFT 26
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_MONOCHROME_LINE_SELECT_Y0 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_MONOCHROME_LINE_SELECT_Y1 1

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: PAM_PRIORITY_MODE [25:25] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_PAM_PRIORITY_MODE_MASK   0x02000000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_PAM_PRIORITY_MODE_SHIFT  25
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_PAM_PRIORITY_MODE_ROUTE  0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_PAM_PRIORITY_MODE_SWITCH 1

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: PAM_PRIORITY_THRESHOLD [24:23] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_PAM_PRIORITY_THRESHOLD_MASK 0x01800000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_PAM_PRIORITY_THRESHOLD_SHIFT 23

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: PAM_LCR_PRIORITY [22:22] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_PAM_LCR_PRIORITY_MASK    0x00400000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_PAM_LCR_PRIORITY_SHIFT   22
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_PAM_LCR_PRIORITY_LCR_PRIORITY 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_PAM_LCR_PRIORITY_PAM_PRIORITY 1

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: CC_SHIFT_DIRECTION [21:21] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_SHIFT_DIRECTION_MASK  0x00200000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_SHIFT_DIRECTION_SHIFT 21
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_SHIFT_DIRECTION_LSB_FIRST 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_SHIFT_DIRECTION_MSB_FIRST 1

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: CC_BYTE_ORDER [20:20] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_BYTE_ORDER_MASK       0x00100000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_BYTE_ORDER_SHIFT      20
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_BYTE_ORDER_LOW_BYTE_FIRST 0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_BYTE_ORDER_HIGH_BYTE_FIRST 1

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: CC_PARITY_TYPE [19:19] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_PARITY_TYPE_MASK      0x00080000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_PARITY_TYPE_SHIFT     19
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_PARITY_TYPE_EVEN      0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_PARITY_TYPE_ODD       1

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: CC_PARITY [18:18] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_PARITY_MASK           0x00040000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_PARITY_SHIFT          18
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_PARITY_DISABLE        0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_PARITY_ENABLE         1

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: CC_RUN_IN [17:17] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_RUN_IN_MASK           0x00020000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_RUN_IN_SHIFT          17
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_RUN_IN_DISABLE        0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_RUN_IN_ENABLE         1

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: CC_NULL [16:16] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_NULL_MASK             0x00010000
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_NULL_SHIFT            16
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_NULL_DISABLE          0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_CC_NULL_ENABLE           1

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: DELAY_COUNT [15:07] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_DELAY_COUNT_MASK         0x0000ff80
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_DELAY_COUNT_SHIFT        7

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: VBI_DATA_TYPE [06:05] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_MASK       0x00000060
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_SHIFT      5
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_NO_DATA    0
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_CC_DATA    1
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_PAM_DATA   2
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_VBI_DATA_TYPE_NRTV_DATA  3

/* SCTE_TERT :: LCR_CONTROLi_BANK3 :: LINE_OFFSET [04:00] */
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_LINE_OFFSET_MASK         0x0000001f
#define BCHP_SCTE_TERT_LCR_CONTROLi_BANK3_LINE_OFFSET_SHIFT        0


/***************************************************************************
 *LCR_DATA%i_BANK3 - LCR Data  for LCR 0..31 Bank 3
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_DATAi_BANK3_ARRAY_BASE                  0x00189c40
#define BCHP_SCTE_TERT_LCR_DATAi_BANK3_ARRAY_START                 0
#define BCHP_SCTE_TERT_LCR_DATAi_BANK3_ARRAY_END                   31
#define BCHP_SCTE_TERT_LCR_DATAi_BANK3_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *LCR_DATA%i_BANK3 - LCR Data  for LCR 0..31 Bank 3
 ***************************************************************************/
/* SCTE_TERT :: LCR_DATAi_BANK3 :: reserved0 [31:16] */
#define BCHP_SCTE_TERT_LCR_DATAi_BANK3_reserved0_MASK              0xffff0000
#define BCHP_SCTE_TERT_LCR_DATAi_BANK3_reserved0_SHIFT             16

/* SCTE_TERT :: LCR_DATAi_BANK3 :: CC_DATA [15:00] */
#define BCHP_SCTE_TERT_LCR_DATAi_BANK3_CC_DATA_MASK                0x0000ffff
#define BCHP_SCTE_TERT_LCR_DATAi_BANK3_CC_DATA_SHIFT               0


/***************************************************************************
 *LCR_STATUS%i_BANK3 - LCR Status  for LCR 0..31 Bank 3
 ***************************************************************************/
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_ARRAY_BASE                0x00189cc0
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_ARRAY_START               0
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_ARRAY_END                 31
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *LCR_STATUS%i_BANK3 - LCR Status  for LCR 0..31 Bank 3
 ***************************************************************************/
/* SCTE_TERT :: LCR_STATUSi_BANK3 :: reserved0 [31:05] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_reserved0_MASK            0xffffffe0
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_reserved0_SHIFT           5

/* SCTE_TERT :: LCR_STATUSi_BANK3 :: DELAY_COUNT_ERROR [04:04] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_DELAY_COUNT_ERROR_MASK    0x00000010
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_DELAY_COUNT_ERROR_SHIFT   4

/* SCTE_TERT :: LCR_STATUSi_BANK3 :: SHORT_LINE [03:03] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_SHORT_LINE_MASK           0x00000008
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_SHORT_LINE_SHIFT          3

/* SCTE_TERT :: LCR_STATUSi_BANK3 :: PAM_OVERFLOW [02:02] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_PAM_OVERFLOW_MASK         0x00000004
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_PAM_OVERFLOW_SHIFT        2

/* SCTE_TERT :: LCR_STATUSi_BANK3 :: CC_PAM_CONTENTION [01:01] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_CC_PAM_CONTENTION_MASK    0x00000002
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_CC_PAM_CONTENTION_SHIFT   1

/* SCTE_TERT :: LCR_STATUSi_BANK3 :: VBI_DATA_TX [00:00] */
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_VBI_DATA_TX_MASK          0x00000001
#define BCHP_SCTE_TERT_LCR_STATUSi_BANK3_VBI_DATA_TX_SHIFT         0


#endif /* #ifndef BCHP_SCTE_TERT_H__ */

/* End of File */
