<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: The &#39;cell&#39; keyword should be reserved
should_fail: 1
tags: 5.6.2
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/generated/keywords
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../tests/generated/keywords/5.6.2--keyword_cell.sv.html" target="file-frame">tests/generated/keywords/5.6.2--keyword_cell.sv</a>
time_elapsed: 0.085s
</pre>
<pre class="log">
user_time: 0.078942
system_time: 0.006438999999999999
ram_usage: 11840

%Error: <a href="../../../../tests/generated/keywords/5.6.2--keyword_cell.sv.html#l-8" target="file-frame">tests/generated/keywords/5.6.2--keyword_cell.sv:8</a>: Unsupported: Verilog 2001-config reserved word not implemented: &#39;cell&#39;
    bit cell;
        ^~~~
%Error: <a href="../../../../tests/generated/keywords/5.6.2--keyword_cell.sv.html#l-8" target="file-frame">tests/generated/keywords/5.6.2--keyword_cell.sv:8</a>: syntax error, unexpected &#39;;&#39;, expecting IDENTIFIER or do or final
    bit cell;
            ^
%Error: Exiting due to 2 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>