# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module vga_top /home/yjx/Mystudy/yjx_learn/Learn_ver/ex8_vga/vsrc/vga_ctrl.v /home/yjx/Mystudy/yjx_learn/Learn_ver/ex8_vga/vsrc/vga_top.v /home/yjx/Mystudy/yjx_learn/Learn_ver/ex8_vga/vsrc/clkgen.v /home/yjx/Mystudy/yjx_learn/Learn_ver/ex8_vga/csrc/vga_top.cpp /home/yjx/Mystudy/yjx_learn/Learn_ver/ex8_vga/build/auto_bind.cpp /home/yjx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/yjx/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vvga_top_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/yjx/Mystudy/yjx_learn/Learn_ver/ex8_vga/build/vga_top"
T      3328 17850133  1733196805   161383549  1733196805   161383549 "./build/obj_dir/Vvga_top.cpp"
T      2880 17850132  1733196805   161383549  1733196805   161383549 "./build/obj_dir/Vvga_top.h"
T      2482 17850141  1733196805   162383578  1733196805   162383578 "./build/obj_dir/Vvga_top.mk"
T       770 17850130  1733196805   161383549  1733196805   161383549 "./build/obj_dir/Vvga_top__Syms.cpp"
T       957 17850131  1733196805   161383549  1733196805   161383549 "./build/obj_dir/Vvga_top__Syms.h"
T      1548 17850134  1733196805   161383549  1733196805   161383549 "./build/obj_dir/Vvga_top___024root.h"
T      1337 17850138  1733196805   161383549  1733196805   161383549 "./build/obj_dir/Vvga_top___024root__DepSet_h0554035b__0.cpp"
T       873 17850136  1733196805   161383549  1733196805   161383549 "./build/obj_dir/Vvga_top___024root__DepSet_h0554035b__0__Slow.cpp"
T      8412 17850139  1733196805   161383549  1733196805   161383549 "./build/obj_dir/Vvga_top___024root__DepSet_h70d6aa0f__0.cpp"
T      8820 17850137  1733196805   161383549  1733196805   161383549 "./build/obj_dir/Vvga_top___024root__DepSet_h70d6aa0f__0__Slow.cpp"
T       662 17850135  1733196805   161383549  1733196805   161383549 "./build/obj_dir/Vvga_top___024root__Slow.cpp"
T       851 17850142  1733196805   162383578  1733196805   162383578 "./build/obj_dir/Vvga_top__ver.d"
T         0        0  1733196805   162383578  1733196805   162383578 "./build/obj_dir/Vvga_top__verFiles.dat"
T      1653 17850140  1733196805   161383549  1733196805   161383549 "./build/obj_dir/Vvga_top_classes.mk"
S      1427 17850123  1733195648   475703180  1733195648   475703180 "/home/yjx/Mystudy/yjx_learn/Learn_ver/ex8_vga/vsrc/clkgen.v"
S      2494 17850124  1733196304   215494747  1733196304   215494747 "/home/yjx/Mystudy/yjx_learn/Learn_ver/ex8_vga/vsrc/vga_ctrl.v"
S      1537 17850127  1733196801   226269527  1733196801   226269527 "/home/yjx/Mystudy/yjx_learn/Learn_ver/ex8_vga/vsrc/vga_top.v"
S  20938328 10752723  1728439386   106631712  1728439386   106631712 "/usr/local/bin/verilator_bin"
S      3275 11437735  1728439386   333627225  1728439386   333627225 "/usr/local/share/verilator/include/verilated_std.sv"
