
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000110a0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a54  08011230  08011230  00012230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011c84  08011c84  0001308c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011c84  08011c84  00012c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011c8c  08011c8c  0001308c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011c8c  08011c8c  00012c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011c90  08011c90  00012c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08011c94  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033fc  20000090  08011d20  00013090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000348c  08011d20  0001348c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001308c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023593  00000000  00000000  000130bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f61  00000000  00000000  0003664f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002030  00000000  00000000  0003c5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001869  00000000  00000000  0003e5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af2c  00000000  00000000  0003fe49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b7ee  00000000  00000000  0006ad75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb3fa  00000000  00000000  00096563  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019195d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008c04  00000000  00000000  001919a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0019a5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08011218 	.word	0x08011218

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08011218 	.word	0x08011218

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	4611      	mov	r1, r2
 8000648:	461a      	mov	r2, r3
 800064a:	460b      	mov	r3, r1
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	4613      	mov	r3, r2
 8000650:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d011      	beq.n	800067c <has_header_tail+0x40>
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d90e      	bls.n	800067c <has_header_tail+0x40>
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	79fa      	ldrb	r2, [r7, #7]
 8000664:	429a      	cmp	r2, r3
 8000666:	d109      	bne.n	800067c <has_header_tail+0x40>
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	3b01      	subs	r3, #1
 800066c:	68fa      	ldr	r2, [r7, #12]
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	79ba      	ldrb	r2, [r7, #6]
 8000674:	429a      	cmp	r2, r3
 8000676:	d101      	bne.n	800067c <has_header_tail+0x40>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <has_header_tail+0x42>
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr

0800068a <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 800068a:	b580      	push	{r7, lr}
 800068c:	b084      	sub	sp, #16
 800068e:	af00      	add	r7, sp, #0
 8000690:	60f8      	str	r0, [r7, #12]
 8000692:	60b9      	str	r1, [r7, #8]
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	4613      	mov	r3, r2
 8000698:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d003      	beq.n	80006a8 <frame_expect_req+0x1e>
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d202      	bcs.n	80006ae <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ac:	e012      	b.n	80006d4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80006ae:	2355      	movs	r3, #85	@ 0x55
 80006b0:	22aa      	movs	r2, #170	@ 0xaa
 80006b2:	68b9      	ldr	r1, [r7, #8]
 80006b4:	68f8      	ldr	r0, [r7, #12]
 80006b6:	f7ff ffc1 	bl	800063c <has_header_tail>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d005      	beq.n	80006cc <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	3301      	adds	r3, #1
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	79fa      	ldrb	r2, [r7, #7]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d002      	beq.n	80006d2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80006cc:	f06f 0301 	mvn.w	r3, #1
 80006d0:	e000      	b.n	80006d4 <frame_expect_req+0x4a>
	return PROTO_OK;
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <encoder_status_req_decoder>:
#include "Protocol/Requests/encoder_status_request.h"

int encoder_status_req_decoder(const uint8_t *raw, uint32_t len, encoder_status_req_t *out) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d002      	beq.n	80006f4 <encoder_status_req_decoder+0x18>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d102      	bne.n	80006fa <encoder_status_req_decoder+0x1e>
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	e011      	b.n	800071e <encoder_status_req_decoder+0x42>
    int st = frame_expect_req(raw, len, REQ_ENCODER_STATUS, 4);
 80006fa:	2304      	movs	r3, #4
 80006fc:	2225      	movs	r2, #37	@ 0x25
 80006fe:	68b9      	ldr	r1, [r7, #8]
 8000700:	68f8      	ldr	r0, [r7, #12]
 8000702:	f7ff ffc2 	bl	800068a <frame_expect_req>
 8000706:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <encoder_status_req_decoder+0x36>
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	e005      	b.n	800071e <encoder_status_req_decoder+0x42>
    out->frameId = raw[2];
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	3302      	adds	r3, #2
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	701a      	strb	r2, [r3, #0]
    return PROTO_OK;
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000726:	b480      	push	{r7}
 8000728:	b085      	sub	sp, #20
 800072a:	af00      	add	r7, sp, #0
 800072c:	60f8      	str	r0, [r7, #12]
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	4611      	mov	r1, r2
 8000732:	461a      	mov	r2, r3
 8000734:	460b      	mov	r3, r1
 8000736:	71fb      	strb	r3, [r7, #7]
 8000738:	4613      	mov	r3, r2
 800073a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d011      	beq.n	8000766 <has_header_tail+0x40>
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d90e      	bls.n	8000766 <has_header_tail+0x40>
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	79fa      	ldrb	r2, [r7, #7]
 800074e:	429a      	cmp	r2, r3
 8000750:	d109      	bne.n	8000766 <has_header_tail+0x40>
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	3b01      	subs	r3, #1
 8000756:	68fa      	ldr	r2, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	79ba      	ldrb	r2, [r7, #6]
 800075e:	429a      	cmp	r2, r3
 8000760:	d101      	bne.n	8000766 <has_header_tail+0x40>
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <has_header_tail+0x42>
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b21b      	sxth	r3, r3
 8000782:	021b      	lsls	r3, r3, #8
 8000784:	b21a      	sxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	3301      	adds	r3, #1
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b21b      	sxth	r3, r3
 800078e:	4313      	orrs	r3, r2
 8000790:	b21b      	sxth	r3, r3
 8000792:	b29b      	uxth	r3, r3
}
 8000794:	4618      	mov	r0, r3
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	4613      	mov	r3, r2
 80007ae:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <frame_expect_req+0x1e>
 80007b6:	68ba      	ldr	r2, [r7, #8]
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d202      	bcs.n	80007c4 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80007be:	f04f 33ff 	mov.w	r3, #4294967295
 80007c2:	e012      	b.n	80007ea <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80007c4:	2355      	movs	r3, #85	@ 0x55
 80007c6:	22aa      	movs	r2, #170	@ 0xaa
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	68f8      	ldr	r0, [r7, #12]
 80007cc:	f7ff ffab 	bl	8000726 <has_header_tail>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	3301      	adds	r3, #1
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	79fa      	ldrb	r2, [r7, #7]
 80007de:	429a      	cmp	r2, r3
 80007e0:	d002      	beq.n	80007e8 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80007e2:	f06f 0301 	mvn.w	r3, #1
 80007e6:	e000      	b.n	80007ea <frame_expect_req+0x4a>
	return PROTO_OK;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d002      	beq.n	800080a <led_ctrl_req_decoder+0x18>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d102      	bne.n	8000810 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
 800080e:	e02a      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	2b2a      	cmp	r3, #42	@ 0x2a
 8000814:	d902      	bls.n	800081c <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 8000816:	f06f 0303 	mvn.w	r3, #3
 800081a:	e024      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 800081c:	2309      	movs	r3, #9
 800081e:	2207      	movs	r2, #7
 8000820:	68b9      	ldr	r1, [r7, #8]
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f7ff ffbc 	bl	80007a0 <frame_expect_req>
 8000828:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <led_ctrl_req_decoder+0x42>
        return st;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	e018      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3302      	adds	r3, #2
 8000838:	781a      	ldrb	r2, [r3, #0]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	3303      	adds	r3, #3
 8000842:	781a      	ldrb	r2, [r3, #0]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3304      	adds	r3, #4
 800084c:	781a      	ldrb	r2, [r3, #0]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	3305      	adds	r3, #5
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ff8c 	bl	8000774 <be16_read>
 800085c:	4603      	mov	r3, r0
 800085e:	461a      	mov	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800086e:	b480      	push	{r7}
 8000870:	b085      	sub	sp, #20
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
 8000876:	60b9      	str	r1, [r7, #8]
 8000878:	4611      	mov	r1, r2
 800087a:	461a      	mov	r2, r3
 800087c:	460b      	mov	r3, r1
 800087e:	71fb      	strb	r3, [r7, #7]
 8000880:	4613      	mov	r3, r2
 8000882:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d011      	beq.n	80008ae <has_header_tail+0x40>
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d90e      	bls.n	80008ae <has_header_tail+0x40>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	79fa      	ldrb	r2, [r7, #7]
 8000896:	429a      	cmp	r2, r3
 8000898:	d109      	bne.n	80008ae <has_header_tail+0x40>
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	3b01      	subs	r3, #1
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	4413      	add	r3, r2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d101      	bne.n	80008ae <has_header_tail+0x40>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e000      	b.n	80008b0 <has_header_tail+0x42>
 80008ae:	2300      	movs	r3, #0
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	4613      	mov	r3, r2
 80008ca:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d003      	beq.n	80008da <frame_expect_req+0x1e>
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d202      	bcs.n	80008e0 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80008da:	f04f 33ff 	mov.w	r3, #4294967295
 80008de:	e012      	b.n	8000906 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80008e0:	2355      	movs	r3, #85	@ 0x55
 80008e2:	22aa      	movs	r2, #170	@ 0xaa
 80008e4:	68b9      	ldr	r1, [r7, #8]
 80008e6:	68f8      	ldr	r0, [r7, #12]
 80008e8:	f7ff ffc1 	bl	800086e <has_header_tail>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d005      	beq.n	80008fe <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	3301      	adds	r3, #1
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	79fa      	ldrb	r2, [r7, #7]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d002      	beq.n	8000904 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80008fe:	f06f 0301 	mvn.w	r3, #1
 8000902:	e000      	b.n	8000906 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000904:	2300      	movs	r3, #0
}
 8000906:	4618      	mov	r0, r3
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <move_end_req_decoder>:
#include "Protocol/Requests/move_end_request.h"

int move_end_req_decoder(const uint8_t *raw, uint32_t len, move_end_req_t *out) {
 800090e:	b580      	push	{r7, lr}
 8000910:	b086      	sub	sp, #24
 8000912:	af00      	add	r7, sp, #0
 8000914:	60f8      	str	r0, [r7, #12]
 8000916:	60b9      	str	r1, [r7, #8]
 8000918:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d002      	beq.n	8000926 <move_end_req_decoder+0x18>
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d102      	bne.n	800092c <move_end_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000926:	f04f 33ff 	mov.w	r3, #4294967295
 800092a:	e011      	b.n	8000950 <move_end_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_END, 4);
 800092c:	2304      	movs	r3, #4
 800092e:	2206      	movs	r2, #6
 8000930:	68b9      	ldr	r1, [r7, #8]
 8000932:	68f8      	ldr	r0, [r7, #12]
 8000934:	f7ff ffc2 	bl	80008bc <frame_expect_req>
 8000938:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <move_end_req_decoder+0x36>
		return st;
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	e005      	b.n	8000950 <move_end_req_decoder+0x42>
	out->frameId = raw[2];
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	3302      	adds	r3, #2
 8000948:	781a      	ldrb	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 800094e:	2300      	movs	r3, #0
}
 8000950:	4618      	mov	r0, r3
 8000952:	3718      	adds	r7, #24
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	4611      	mov	r1, r2
 8000964:	461a      	mov	r2, r3
 8000966:	460b      	mov	r3, r1
 8000968:	71fb      	strb	r3, [r7, #7]
 800096a:	4613      	mov	r3, r2
 800096c:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d011      	beq.n	8000998 <has_header_tail+0x40>
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	2b01      	cmp	r3, #1
 8000978:	d90e      	bls.n	8000998 <has_header_tail+0x40>
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	79fa      	ldrb	r2, [r7, #7]
 8000980:	429a      	cmp	r2, r3
 8000982:	d109      	bne.n	8000998 <has_header_tail+0x40>
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	3b01      	subs	r3, #1
 8000988:	68fa      	ldr	r2, [r7, #12]
 800098a:	4413      	add	r3, r2
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	79ba      	ldrb	r2, [r7, #6]
 8000990:	429a      	cmp	r2, r3
 8000992:	d101      	bne.n	8000998 <has_header_tail+0x40>
 8000994:	2301      	movs	r3, #1
 8000996:	e000      	b.n	800099a <has_header_tail+0x42>
 8000998:	2300      	movs	r3, #0
}
 800099a:	4618      	mov	r0, r3
 800099c:	3714      	adds	r7, #20
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 80009a6:	b480      	push	{r7}
 80009a8:	b083      	sub	sp, #12
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b21b      	sxth	r3, r3
 80009b4:	021b      	lsls	r3, r3, #8
 80009b6:	b21a      	sxth	r2, r3
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3301      	adds	r3, #1
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	b21b      	sxth	r3, r3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	b21b      	sxth	r3, r3
 80009c4:	b29b      	uxth	r3, r3
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr

080009d2 <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 80009d2:	b480      	push	{r7}
 80009d4:	b083      	sub	sp, #12
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	061a      	lsls	r2, r3, #24
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3301      	adds	r3, #1
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	041b      	lsls	r3, r3, #16
 80009e8:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3302      	adds	r3, #2
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	021b      	lsls	r3, r3, #8
 80009f2:	4313      	orrs	r3, r2
 80009f4:	687a      	ldr	r2, [r7, #4]
 80009f6:	3203      	adds	r2, #3
 80009f8:	7812      	ldrb	r2, [r2, #0]
 80009fa:	4313      	orrs	r3, r2
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	603b      	str	r3, [r7, #0]
 8000a14:	4613      	mov	r3, r2
 8000a16:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d003      	beq.n	8000a26 <frame_expect_req+0x1e>
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	429a      	cmp	r2, r3
 8000a24:	d202      	bcs.n	8000a2c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2a:	e012      	b.n	8000a52 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000a2c:	2355      	movs	r3, #85	@ 0x55
 8000a2e:	22aa      	movs	r2, #170	@ 0xaa
 8000a30:	68b9      	ldr	r1, [r7, #8]
 8000a32:	68f8      	ldr	r0, [r7, #12]
 8000a34:	f7ff ff90 	bl	8000958 <has_header_tail>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d005      	beq.n	8000a4a <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3301      	adds	r3, #1
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	79fa      	ldrb	r2, [r7, #7]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d002      	beq.n	8000a50 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000a4a:	f06f 0301 	mvn.w	r3, #1
 8000a4e:	e000      	b.n	8000a52 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3710      	adds	r7, #16
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <move_queue_add_req_decoder>:
#include "Protocol/Requests/move_queue_add_request.h"

int move_queue_add_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_add_req_t *out) {
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b086      	sub	sp, #24
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	60f8      	str	r0, [r7, #12]
 8000a62:	60b9      	str	r1, [r7, #8]
 8000a64:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d002      	beq.n	8000a72 <move_queue_add_req_decoder+0x18>
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d102      	bne.n	8000a78 <move_queue_add_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000a72:	f04f 33ff 	mov.w	r3, #4294967295
 8000a76:	e09a      	b.n	8000bae <move_queue_add_req_decoder+0x154>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_ADD, 42);
 8000a78:	232a      	movs	r3, #42	@ 0x2a
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	68b9      	ldr	r1, [r7, #8]
 8000a7e:	68f8      	ldr	r0, [r7, #12]
 8000a80:	f7ff ffc2 	bl	8000a08 <frame_expect_req>
 8000a84:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <move_queue_add_req_decoder+0x36>
		return st;
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	e08e      	b.n	8000bae <move_queue_add_req_decoder+0x154>
	out->frameId = raw[2];
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	3302      	adds	r3, #2
 8000a94:	781a      	ldrb	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	701a      	strb	r2, [r3, #0]
	out->dirMask = raw[3];
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3303      	adds	r3, #3
 8000a9e:	781a      	ldrb	r2, [r3, #0]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	705a      	strb	r2, [r3, #1]
	out->vx = be16_read(&raw[4]);
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	3304      	adds	r3, #4
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff7c 	bl	80009a6 <be16_read>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	805a      	strh	r2, [r3, #2]
	out->sx = be32_read(&raw[6]);
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	3306      	adds	r3, #6
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff ff89 	bl	80009d2 <be32_read>
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	605a      	str	r2, [r3, #4]
	out->vy = be16_read(&raw[10]);
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	330a      	adds	r3, #10
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff ff6b 	bl	80009a6 <be16_read>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	811a      	strh	r2, [r3, #8]
	out->sy = be32_read(&raw[12]);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	330c      	adds	r3, #12
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff ff78 	bl	80009d2 <be32_read>
 8000ae2:	4602      	mov	r2, r0
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	60da      	str	r2, [r3, #12]
	out->vz = be16_read(&raw[16]);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	3310      	adds	r3, #16
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff ff5a 	bl	80009a6 <be16_read>
 8000af2:	4603      	mov	r3, r0
 8000af4:	461a      	mov	r2, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	821a      	strh	r2, [r3, #16]
	out->sz = be32_read(&raw[18]);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	3312      	adds	r3, #18
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff ff67 	bl	80009d2 <be32_read>
 8000b04:	4602      	mov	r2, r0
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	615a      	str	r2, [r3, #20]
	out->kp_x = be16_read(&raw[22]);
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	3316      	adds	r3, #22
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff ff49 	bl	80009a6 <be16_read>
 8000b14:	4603      	mov	r3, r0
 8000b16:	461a      	mov	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	831a      	strh	r2, [r3, #24]
	out->ki_x = be16_read(&raw[24]);
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	3318      	adds	r3, #24
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff ff40 	bl	80009a6 <be16_read>
 8000b26:	4603      	mov	r3, r0
 8000b28:	461a      	mov	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	835a      	strh	r2, [r3, #26]
	out->kd_x = be16_read(&raw[26]);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	331a      	adds	r3, #26
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff ff37 	bl	80009a6 <be16_read>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	839a      	strh	r2, [r3, #28]
	out->kp_y = be16_read(&raw[28]);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	331c      	adds	r3, #28
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff ff2e 	bl	80009a6 <be16_read>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	83da      	strh	r2, [r3, #30]
	out->ki_y = be16_read(&raw[30]);
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	331e      	adds	r3, #30
 8000b56:	4618      	mov	r0, r3
 8000b58:	f7ff ff25 	bl	80009a6 <be16_read>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	461a      	mov	r2, r3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	841a      	strh	r2, [r3, #32]
	out->kd_y = be16_read(&raw[32]);
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	3320      	adds	r3, #32
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff1c 	bl	80009a6 <be16_read>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	461a      	mov	r2, r3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	845a      	strh	r2, [r3, #34]	@ 0x22
	out->kp_z = be16_read(&raw[34]);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	3322      	adds	r3, #34	@ 0x22
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff ff13 	bl	80009a6 <be16_read>
 8000b80:	4603      	mov	r3, r0
 8000b82:	461a      	mov	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	849a      	strh	r2, [r3, #36]	@ 0x24
	out->ki_z = be16_read(&raw[36]);
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	3324      	adds	r3, #36	@ 0x24
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff ff0a 	bl	80009a6 <be16_read>
 8000b92:	4603      	mov	r3, r0
 8000b94:	461a      	mov	r2, r3
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	84da      	strh	r2, [r3, #38]	@ 0x26
	out->kd_z = be16_read(&raw[38]);
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	3326      	adds	r3, #38	@ 0x26
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ff01 	bl	80009a6 <be16_read>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	851a      	strh	r2, [r3, #40]	@ 0x28
	return PROTO_OK;
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3718      	adds	r7, #24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000bb6:	b480      	push	{r7}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	4611      	mov	r1, r2
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	71fb      	strb	r3, [r7, #7]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d011      	beq.n	8000bf6 <has_header_tail+0x40>
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d90e      	bls.n	8000bf6 <has_header_tail+0x40>
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	79fa      	ldrb	r2, [r7, #7]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d109      	bne.n	8000bf6 <has_header_tail+0x40>
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	3b01      	subs	r3, #1
 8000be6:	68fa      	ldr	r2, [r7, #12]
 8000be8:	4413      	add	r3, r2
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	79ba      	ldrb	r2, [r7, #6]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d101      	bne.n	8000bf6 <has_header_tail+0x40>
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	e000      	b.n	8000bf8 <has_header_tail+0x42>
 8000bf6:	2300      	movs	r3, #0
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr

08000c04 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	4613      	mov	r3, r2
 8000c12:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d003      	beq.n	8000c22 <frame_expect_req+0x1e>
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d202      	bcs.n	8000c28 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
 8000c26:	e012      	b.n	8000c4e <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000c28:	2355      	movs	r3, #85	@ 0x55
 8000c2a:	22aa      	movs	r2, #170	@ 0xaa
 8000c2c:	68b9      	ldr	r1, [r7, #8]
 8000c2e:	68f8      	ldr	r0, [r7, #12]
 8000c30:	f7ff ffc1 	bl	8000bb6 <has_header_tail>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d005      	beq.n	8000c46 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	79fa      	ldrb	r2, [r7, #7]
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d002      	beq.n	8000c4c <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000c46:	f06f 0301 	mvn.w	r3, #1
 8000c4a:	e000      	b.n	8000c4e <frame_expect_req+0x4a>
	return PROTO_OK;
 8000c4c:	2300      	movs	r3, #0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <move_queue_status_req_decoder>:
#include "Protocol/Requests/move_queue_status_request.h"

int move_queue_status_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_status_req_t *out) {
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b086      	sub	sp, #24
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	60f8      	str	r0, [r7, #12]
 8000c5e:	60b9      	str	r1, [r7, #8]
 8000c60:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d002      	beq.n	8000c6e <move_queue_status_req_decoder+0x18>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d102      	bne.n	8000c74 <move_queue_status_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c72:	e011      	b.n	8000c98 <move_queue_status_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_STATUS, 4);
 8000c74:	2304      	movs	r3, #4
 8000c76:	2202      	movs	r2, #2
 8000c78:	68b9      	ldr	r1, [r7, #8]
 8000c7a:	68f8      	ldr	r0, [r7, #12]
 8000c7c:	f7ff ffc2 	bl	8000c04 <frame_expect_req>
 8000c80:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <move_queue_status_req_decoder+0x36>
		return st;
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	e005      	b.n	8000c98 <move_queue_status_req_decoder+0x42>
	out->frameId = raw[2];
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	3302      	adds	r3, #2
 8000c90:	781a      	ldrb	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	4611      	mov	r1, r2
 8000cac:	461a      	mov	r2, r3
 8000cae:	460b      	mov	r3, r1
 8000cb0:	71fb      	strb	r3, [r7, #7]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d011      	beq.n	8000ce0 <has_header_tail+0x40>
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d90e      	bls.n	8000ce0 <has_header_tail+0x40>
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	79fa      	ldrb	r2, [r7, #7]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d109      	bne.n	8000ce0 <has_header_tail+0x40>
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	68fa      	ldr	r2, [r7, #12]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	79ba      	ldrb	r2, [r7, #6]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d101      	bne.n	8000ce0 <has_header_tail+0x40>
 8000cdc:	2301      	movs	r3, #1
 8000cde:	e000      	b.n	8000ce2 <has_header_tail+0x42>
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b084      	sub	sp, #16
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	60f8      	str	r0, [r7, #12]
 8000cf6:	60b9      	str	r1, [r7, #8]
 8000cf8:	603b      	str	r3, [r7, #0]
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d003      	beq.n	8000d0c <frame_expect_req+0x1e>
 8000d04:	68ba      	ldr	r2, [r7, #8]
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d202      	bcs.n	8000d12 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d10:	e012      	b.n	8000d38 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000d12:	2355      	movs	r3, #85	@ 0x55
 8000d14:	22aa      	movs	r2, #170	@ 0xaa
 8000d16:	68b9      	ldr	r1, [r7, #8]
 8000d18:	68f8      	ldr	r0, [r7, #12]
 8000d1a:	f7ff ffc1 	bl	8000ca0 <has_header_tail>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d005      	beq.n	8000d30 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	3301      	adds	r3, #1
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	79fa      	ldrb	r2, [r7, #7]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d002      	beq.n	8000d36 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000d30:	f06f 0301 	mvn.w	r3, #1
 8000d34:	e000      	b.n	8000d38 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000d36:	2300      	movs	r3, #0
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <set_microsteps_axes_req_decoder>:
#include "Protocol/Requests/set_microsteps_axes_request.h"

int set_microsteps_axes_req_decoder(const uint8_t *raw, uint32_t len,
                                    set_microsteps_axes_req_t *out) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d002      	beq.n	8000d58 <set_microsteps_axes_req_decoder+0x18>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d102      	bne.n	8000d5e <set_microsteps_axes_req_decoder+0x1e>
 8000d58:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5c:	e020      	b.n	8000da0 <set_microsteps_axes_req_decoder+0x60>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS_AX, 7);
 8000d5e:	2307      	movs	r3, #7
 8000d60:	2227      	movs	r2, #39	@ 0x27
 8000d62:	68b9      	ldr	r1, [r7, #8]
 8000d64:	68f8      	ldr	r0, [r7, #12]
 8000d66:	f7ff ffc2 	bl	8000cee <frame_expect_req>
 8000d6a:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <set_microsteps_axes_req_decoder+0x36>
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	e014      	b.n	8000da0 <set_microsteps_axes_req_decoder+0x60>
    out->frameId = raw[2];
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	3302      	adds	r3, #2
 8000d7a:	781a      	ldrb	r2, [r3, #0]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	701a      	strb	r2, [r3, #0]
    out->ms_x = raw[3];
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	3303      	adds	r3, #3
 8000d84:	781a      	ldrb	r2, [r3, #0]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	705a      	strb	r2, [r3, #1]
    out->ms_y = raw[4];
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	3304      	adds	r3, #4
 8000d8e:	781a      	ldrb	r2, [r3, #0]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	709a      	strb	r2, [r3, #2]
    out->ms_z = raw[5];
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	3305      	adds	r3, #5
 8000d98:	781a      	ldrb	r2, [r3, #0]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	70da      	strb	r2, [r3, #3]
    return PROTO_OK;
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3718      	adds	r7, #24
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	4611      	mov	r1, r2
 8000db4:	461a      	mov	r2, r3
 8000db6:	460b      	mov	r3, r1
 8000db8:	71fb      	strb	r3, [r7, #7]
 8000dba:	4613      	mov	r3, r2
 8000dbc:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d011      	beq.n	8000de8 <has_header_tail+0x40>
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d90e      	bls.n	8000de8 <has_header_tail+0x40>
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	79fa      	ldrb	r2, [r7, #7]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d109      	bne.n	8000de8 <has_header_tail+0x40>
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	68fa      	ldr	r2, [r7, #12]
 8000dda:	4413      	add	r3, r2
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	79ba      	ldrb	r2, [r7, #6]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d101      	bne.n	8000de8 <has_header_tail+0x40>
 8000de4:	2301      	movs	r3, #1
 8000de6:	e000      	b.n	8000dea <has_header_tail+0x42>
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3714      	adds	r7, #20
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b084      	sub	sp, #16
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	60f8      	str	r0, [r7, #12]
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	603b      	str	r3, [r7, #0]
 8000e02:	4613      	mov	r3, r2
 8000e04:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d003      	beq.n	8000e14 <frame_expect_req+0x1e>
 8000e0c:	68ba      	ldr	r2, [r7, #8]
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d202      	bcs.n	8000e1a <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000e14:	f04f 33ff 	mov.w	r3, #4294967295
 8000e18:	e012      	b.n	8000e40 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000e1a:	2355      	movs	r3, #85	@ 0x55
 8000e1c:	22aa      	movs	r2, #170	@ 0xaa
 8000e1e:	68b9      	ldr	r1, [r7, #8]
 8000e20:	68f8      	ldr	r0, [r7, #12]
 8000e22:	f7ff ffc1 	bl	8000da8 <has_header_tail>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d005      	beq.n	8000e38 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	79fa      	ldrb	r2, [r7, #7]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d002      	beq.n	8000e3e <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000e38:	f06f 0301 	mvn.w	r3, #1
 8000e3c:	e000      	b.n	8000e40 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000e3e:	2300      	movs	r3, #0
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3710      	adds	r7, #16
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <set_microsteps_req_decoder>:
#include "Protocol/Requests/set_microsteps_request.h"

int set_microsteps_req_decoder(const uint8_t *raw, uint32_t len, set_microsteps_req_t *out) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d002      	beq.n	8000e60 <set_microsteps_req_decoder+0x18>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d102      	bne.n	8000e66 <set_microsteps_req_decoder+0x1e>
 8000e60:	f04f 33ff 	mov.w	r3, #4294967295
 8000e64:	e017      	b.n	8000e96 <set_microsteps_req_decoder+0x4e>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS, 5);
 8000e66:	2305      	movs	r3, #5
 8000e68:	2226      	movs	r2, #38	@ 0x26
 8000e6a:	68b9      	ldr	r1, [r7, #8]
 8000e6c:	68f8      	ldr	r0, [r7, #12]
 8000e6e:	f7ff ffc2 	bl	8000df6 <frame_expect_req>
 8000e72:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <set_microsteps_req_decoder+0x36>
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	e00b      	b.n	8000e96 <set_microsteps_req_decoder+0x4e>
    out->frameId = raw[2];
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	3302      	adds	r3, #2
 8000e82:	781a      	ldrb	r2, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	701a      	strb	r2, [r3, #0]
    out->microsteps = (uint16_t)raw[3];
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	3303      	adds	r3, #3
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	461a      	mov	r2, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	805a      	strh	r2, [r3, #2]
    return PROTO_OK;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3718      	adds	r7, #24
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000e9e:	b480      	push	{r7}
 8000ea0:	b085      	sub	sp, #20
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	60f8      	str	r0, [r7, #12]
 8000ea6:	60b9      	str	r1, [r7, #8]
 8000ea8:	4611      	mov	r1, r2
 8000eaa:	461a      	mov	r2, r3
 8000eac:	460b      	mov	r3, r1
 8000eae:	71fb      	strb	r3, [r7, #7]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d011      	beq.n	8000ede <has_header_tail+0x40>
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d90e      	bls.n	8000ede <has_header_tail+0x40>
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	79fa      	ldrb	r2, [r7, #7]
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	d109      	bne.n	8000ede <has_header_tail+0x40>
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	68fa      	ldr	r2, [r7, #12]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	79ba      	ldrb	r2, [r7, #6]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d101      	bne.n	8000ede <has_header_tail+0x40>
 8000eda:	2301      	movs	r3, #1
 8000edc:	e000      	b.n	8000ee0 <has_header_tail+0x42>
 8000ede:	2300      	movs	r3, #0
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	603b      	str	r3, [r7, #0]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d003      	beq.n	8000f0a <frame_expect_req+0x1e>
 8000f02:	68ba      	ldr	r2, [r7, #8]
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d202      	bcs.n	8000f10 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000f0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0e:	e012      	b.n	8000f36 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000f10:	2355      	movs	r3, #85	@ 0x55
 8000f12:	22aa      	movs	r2, #170	@ 0xaa
 8000f14:	68b9      	ldr	r1, [r7, #8]
 8000f16:	68f8      	ldr	r0, [r7, #12]
 8000f18:	f7ff ffc1 	bl	8000e9e <has_header_tail>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d005      	beq.n	8000f2e <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	3301      	adds	r3, #1
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	79fa      	ldrb	r2, [r7, #7]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d002      	beq.n	8000f34 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000f2e:	f06f 0301 	mvn.w	r3, #1
 8000f32:	e000      	b.n	8000f36 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <set_origin_req_decoder>:
#include "Protocol/Requests/set_origin_request.h"

int set_origin_req_decoder(const uint8_t *raw, uint32_t len, set_origin_req_t *out) {
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b086      	sub	sp, #24
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	60f8      	str	r0, [r7, #12]
 8000f46:	60b9      	str	r1, [r7, #8]
 8000f48:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d002      	beq.n	8000f56 <set_origin_req_decoder+0x18>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d102      	bne.n	8000f5c <set_origin_req_decoder+0x1e>
 8000f56:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5a:	e01e      	b.n	8000f9a <set_origin_req_decoder+0x5c>
    int st = frame_expect_req(raw, len, REQ_SET_ORIGIN, 6);
 8000f5c:	2306      	movs	r3, #6
 8000f5e:	2224      	movs	r2, #36	@ 0x24
 8000f60:	68b9      	ldr	r1, [r7, #8]
 8000f62:	68f8      	ldr	r0, [r7, #12]
 8000f64:	f7ff ffc2 	bl	8000eec <frame_expect_req>
 8000f68:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <set_origin_req_decoder+0x36>
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	e012      	b.n	8000f9a <set_origin_req_decoder+0x5c>
    out->frameId = raw[2];
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	3302      	adds	r3, #2
 8000f78:	781a      	ldrb	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	701a      	strb	r2, [r3, #0]
    out->mask = raw[3] & 0x07u;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	3303      	adds	r3, #3
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	f003 0307 	and.w	r3, r3, #7
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	705a      	strb	r2, [r3, #1]
    out->mode = raw[4];
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	3304      	adds	r3, #4
 8000f92:	781a      	ldrb	r2, [r3, #0]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	709a      	strb	r2, [r3, #2]
    return PROTO_OK;
 8000f98:	2300      	movs	r3, #0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000fa2:	b480      	push	{r7}
 8000fa4:	b085      	sub	sp, #20
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	60f8      	str	r0, [r7, #12]
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	4611      	mov	r1, r2
 8000fae:	461a      	mov	r2, r3
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	71fb      	strb	r3, [r7, #7]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d011      	beq.n	8000fe2 <has_header_tail+0x40>
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d90e      	bls.n	8000fe2 <has_header_tail+0x40>
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	79fa      	ldrb	r2, [r7, #7]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d109      	bne.n	8000fe2 <has_header_tail+0x40>
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	68fa      	ldr	r2, [r7, #12]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	79ba      	ldrb	r2, [r7, #6]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d101      	bne.n	8000fe2 <has_header_tail+0x40>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e000      	b.n	8000fe4 <has_header_tail+0x42>
 8000fe2:	2300      	movs	r3, #0
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3714      	adds	r7, #20
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	603b      	str	r3, [r7, #0]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d003      	beq.n	800100e <frame_expect_req+0x1e>
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	429a      	cmp	r2, r3
 800100c:	d202      	bcs.n	8001014 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 800100e:	f04f 33ff 	mov.w	r3, #4294967295
 8001012:	e012      	b.n	800103a <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8001014:	2355      	movs	r3, #85	@ 0x55
 8001016:	22aa      	movs	r2, #170	@ 0xaa
 8001018:	68b9      	ldr	r1, [r7, #8]
 800101a:	68f8      	ldr	r0, [r7, #12]
 800101c:	f7ff ffc1 	bl	8000fa2 <has_header_tail>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d005      	beq.n	8001032 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	3301      	adds	r3, #1
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	79fa      	ldrb	r2, [r7, #7]
 800102e:	429a      	cmp	r2, r3
 8001030:	d002      	beq.n	8001038 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8001032:	f06f 0301 	mvn.w	r3, #1
 8001036:	e000      	b.n	800103a <frame_expect_req+0x4a>
	return PROTO_OK;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <start_move_req_decoder>:
#include "Protocol/Requests/start_move_request.h"

int start_move_req_decoder(const uint8_t *raw, uint32_t len,
		start_move_req_t *out) {
 8001042:	b580      	push	{r7, lr}
 8001044:	b086      	sub	sp, #24
 8001046:	af00      	add	r7, sp, #0
 8001048:	60f8      	str	r0, [r7, #12]
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d002      	beq.n	800105a <start_move_req_decoder+0x18>
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d102      	bne.n	8001060 <start_move_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 800105a:	f04f 33ff 	mov.w	r3, #4294967295
 800105e:	e011      	b.n	8001084 <start_move_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_START_MOVE, 4);
 8001060:	2304      	movs	r3, #4
 8001062:	2203      	movs	r2, #3
 8001064:	68b9      	ldr	r1, [r7, #8]
 8001066:	68f8      	ldr	r0, [r7, #12]
 8001068:	f7ff ffc2 	bl	8000ff0 <frame_expect_req>
 800106c:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <start_move_req_decoder+0x36>
		return st;
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	e005      	b.n	8001084 <start_move_req_decoder+0x42>
	out->frameId = raw[2];
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	3302      	adds	r3, #2
 800107c:	781a      	ldrb	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8001082:	2300      	movs	r3, #0
}
 8001084:	4618      	mov	r0, r3
 8001086:	3718      	adds	r7, #24
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <be32_write>:
}
static inline void be16_write(uint8_t *p, uint16_t v) {
	p[0] = (uint8_t) (v >> 8);
	p[1] = (uint8_t) v;
}
static inline void be32_write(uint8_t *p, uint32_t v) {
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	0e1b      	lsrs	r3, r3, #24
 800109a:	b2da      	uxtb	r2, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	0c1a      	lsrs	r2, r3, #16
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3301      	adds	r3, #1
 80010a8:	b2d2      	uxtb	r2, r2
 80010aa:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	0a1a      	lsrs	r2, r3, #8
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3302      	adds	r3, #2
 80010b4:	b2d2      	uxtb	r2, r2
 80010b6:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	3303      	adds	r3, #3
 80010bc:	683a      	ldr	r2, [r7, #0]
 80010be:	b2d2      	uxtb	r2, r2
 80010c0:	701a      	strb	r2, [r3, #0]
}
 80010c2:	bf00      	nop
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80010ce:	b480      	push	{r7}
 80010d0:	b083      	sub	sp, #12
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
 80010d6:	460b      	mov	r3, r1
 80010d8:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	22ab      	movs	r2, #171	@ 0xab
 80010de:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	3301      	adds	r3, #1
 80010e4:	78fa      	ldrb	r2, [r7, #3]
 80010e6:	701a      	strb	r2, [r3, #0]
}
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	4413      	add	r3, r2
 8001104:	2254      	movs	r2, #84	@ 0x54
 8001106:	701a      	strb	r2, [r3, #0]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <encoder_status_resp_encoder>:
#include "Protocol/Responses/encoder_status_response.h"

int encoder_status_resp_encoder(const encoder_status_resp_t *in, uint8_t *raw, uint32_t len) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 20) return PROTO_ERR_ARG;
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d005      	beq.n	8001132 <encoder_status_resp_encoder+0x1e>
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d002      	beq.n	8001132 <encoder_status_resp_encoder+0x1e>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b13      	cmp	r3, #19
 8001130:	d802      	bhi.n	8001138 <encoder_status_resp_encoder+0x24>
 8001132:	f04f 33ff 	mov.w	r3, #4294967295
 8001136:	e03b      	b.n	80011b0 <encoder_status_resp_encoder+0x9c>
    resp_init(raw, RESP_ENCODER_STATUS);
 8001138:	2125      	movs	r1, #37	@ 0x25
 800113a:	68b8      	ldr	r0, [r7, #8]
 800113c:	f7ff ffc7 	bl	80010ce <resp_init>
    raw[2] = in->frameId;
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	3302      	adds	r3, #2
 8001144:	68fa      	ldr	r2, [r7, #12]
 8001146:	7812      	ldrb	r2, [r2, #0]
 8001148:	701a      	strb	r2, [r3, #0]
    raw[3] = in->pidErrX;
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	3303      	adds	r3, #3
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	7852      	ldrb	r2, [r2, #1]
 8001152:	701a      	strb	r2, [r3, #0]
    raw[4] = in->pidErrY;
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	3304      	adds	r3, #4
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	7892      	ldrb	r2, [r2, #2]
 800115c:	701a      	strb	r2, [r3, #0]
    raw[5] = in->pidErrZ;
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	3305      	adds	r3, #5
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	78d2      	ldrb	r2, [r2, #3]
 8001166:	701a      	strb	r2, [r3, #0]
    raw[6] = in->delta;
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	3306      	adds	r3, #6
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	7912      	ldrb	r2, [r2, #4]
 8001170:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[7],  (uint32_t)in->absX);
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	1dda      	adds	r2, r3, #7
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	4619      	mov	r1, r3
 800117c:	4610      	mov	r0, r2
 800117e:	f7ff ff85 	bl	800108c <be32_write>
    be32_write(&raw[11], (uint32_t)in->absY);
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	f103 020b 	add.w	r2, r3, #11
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	4619      	mov	r1, r3
 800118e:	4610      	mov	r0, r2
 8001190:	f7ff ff7c 	bl	800108c <be32_write>
    be32_write(&raw[15], (uint32_t)in->absZ);
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	f103 020f 	add.w	r2, r3, #15
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	691b      	ldr	r3, [r3, #16]
 800119e:	4619      	mov	r1, r3
 80011a0:	4610      	mov	r0, r2
 80011a2:	f7ff ff73 	bl	800108c <be32_write>
    resp_set_tail(raw, 19);
 80011a6:	2113      	movs	r1, #19
 80011a8:	68b8      	ldr	r0, [r7, #8]
 80011aa:	f7ff ffa3 	bl	80010f4 <resp_set_tail>
    return PROTO_OK;
 80011ae:	2300      	movs	r3, #0
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <xor_reduce_bytes>:
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80011c6:	2300      	movs	r3, #0
 80011c8:	60bb      	str	r3, [r7, #8]
 80011ca:	e009      	b.n	80011e0 <xor_reduce_bytes+0x28>
		x ^= p[i];
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	4413      	add	r3, r2
 80011d2:	781a      	ldrb	r2, [r3, #0]
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	4053      	eors	r3, r2
 80011d8:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	3301      	adds	r3, #1
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68ba      	ldr	r2, [r7, #8]
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d3f1      	bcc.n	80011cc <xor_reduce_bytes+0x14>
	return x;
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <set_parity_byte>:
		uint32_t parity_index) {
 80011f6:	b590      	push	{r4, r7, lr}
 80011f8:	b085      	sub	sp, #20
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	60f8      	str	r0, [r7, #12]
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d102      	bne.n	8001210 <set_parity_byte+0x1a>
		return -1;
 800120a:	f04f 33ff 	mov.w	r3, #4294967295
 800120e:	e00b      	b.n	8001228 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	18d0      	adds	r0, r2, r3
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	18d4      	adds	r4, r2, r3
 800121c:	6879      	ldr	r1, [r7, #4]
 800121e:	f7ff ffcb 	bl	80011b8 <xor_reduce_bytes>
 8001222:	4603      	mov	r3, r0
 8001224:	7023      	strb	r3, [r4, #0]
	return 0;
 8001226:	2300      	movs	r3, #0
}
 8001228:	4618      	mov	r0, r3
 800122a:	3714      	adds	r7, #20
 800122c:	46bd      	mov	sp, r7
 800122e:	bd90      	pop	{r4, r7, pc}

08001230 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	22ab      	movs	r2, #171	@ 0xab
 8001240:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	3301      	adds	r3, #1
 8001246:	78fa      	ldrb	r2, [r7, #3]
 8001248:	701a      	strb	r2, [r3, #0]
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001256:	b480      	push	{r7}
 8001258:	b083      	sub	sp, #12
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
 800125e:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	4413      	add	r3, r2
 8001266:	2254      	movs	r2, #84	@ 0x54
 8001268:	701a      	strb	r2, [r3, #0]
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr

08001276 <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001276:	b580      	push	{r7, lr}
 8001278:	b084      	sub	sp, #16
 800127a:	af00      	add	r7, sp, #0
 800127c:	60f8      	str	r0, [r7, #12]
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68ba      	ldr	r2, [r7, #8]
 8001286:	2101      	movs	r1, #1
 8001288:	68f8      	ldr	r0, [r7, #12]
 800128a:	f7ff ffb4 	bl	80011f6 <set_parity_byte>
 800128e:	4603      	mov	r3, r0
}
 8001290:	4618      	mov	r0, r3
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d005      	beq.n	80012b6 <led_ctrl_resp_encoder+0x1e>
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d002      	beq.n	80012b6 <led_ctrl_resp_encoder+0x1e>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b06      	cmp	r3, #6
 80012b4:	d802      	bhi.n	80012bc <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80012b6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ba:	e01c      	b.n	80012f6 <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 80012bc:	2107      	movs	r1, #7
 80012be:	68b8      	ldr	r0, [r7, #8]
 80012c0:	f7ff ffb6 	bl	8001230 <resp_init>
	raw[2] = in->frameId;
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	3302      	adds	r3, #2
 80012c8:	68fa      	ldr	r2, [r7, #12]
 80012ca:	7812      	ldrb	r2, [r2, #0]
 80012cc:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	3303      	adds	r3, #3
 80012d2:	68fa      	ldr	r2, [r7, #12]
 80012d4:	7852      	ldrb	r2, [r2, #1]
 80012d6:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	3304      	adds	r3, #4
 80012dc:	68fa      	ldr	r2, [r7, #12]
 80012de:	7892      	ldrb	r2, [r2, #2]
 80012e0:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 80012e2:	2205      	movs	r2, #5
 80012e4:	2104      	movs	r1, #4
 80012e6:	68b8      	ldr	r0, [r7, #8]
 80012e8:	f7ff ffc5 	bl	8001276 <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 80012ec:	2106      	movs	r1, #6
 80012ee:	68b8      	ldr	r0, [r7, #8]
 80012f0:	f7ff ffb1 	bl	8001256 <resp_set_tail>
	return PROTO_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80012fe:	b480      	push	{r7}
 8001300:	b083      	sub	sp, #12
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
 8001306:	460b      	mov	r3, r1
 8001308:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	22ab      	movs	r2, #171	@ 0xab
 800130e:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3301      	adds	r3, #1
 8001314:	78fa      	ldrb	r2, [r7, #3]
 8001316:	701a      	strb	r2, [r3, #0]
}
 8001318:	bf00      	nop
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr

08001324 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	4413      	add	r3, r2
 8001334:	2254      	movs	r2, #84	@ 0x54
 8001336:	701a      	strb	r2, [r3, #0]
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <move_end_resp_encoder>:
		return st;
	out->frameId = raw[2];
	out->status  = raw[3];
	return PROTO_OK;
}
int move_end_resp_encoder(const move_end_resp_t *in, uint8_t *raw, uint32_t len) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 5)
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <move_end_resp_encoder+0x1e>
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d002      	beq.n	8001362 <move_end_resp_encoder+0x1e>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2b04      	cmp	r3, #4
 8001360:	d802      	bhi.n	8001368 <move_end_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001362:	f04f 33ff 	mov.w	r3, #4294967295
 8001366:	e012      	b.n	800138e <move_end_resp_encoder+0x4a>
	resp_init(raw, RESP_MOVE_END);
 8001368:	2106      	movs	r1, #6
 800136a:	68b8      	ldr	r0, [r7, #8]
 800136c:	f7ff ffc7 	bl	80012fe <resp_init>
	raw[2] = in->frameId;
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	3302      	adds	r3, #2
 8001374:	68fa      	ldr	r2, [r7, #12]
 8001376:	7812      	ldrb	r2, [r2, #0]
 8001378:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	3303      	adds	r3, #3
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	7852      	ldrb	r2, [r2, #1]
 8001382:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 4);
 8001384:	2104      	movs	r1, #4
 8001386:	68b8      	ldr	r0, [r7, #8]
 8001388:	f7ff ffcc 	bl	8001324 <resp_set_tail>
	return PROTO_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001396:	b480      	push	{r7}
 8001398:	b085      	sub	sp, #20
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80013a4:	2300      	movs	r3, #0
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	e009      	b.n	80013be <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	4413      	add	r3, r2
 80013b0:	781a      	ldrb	r2, [r3, #0]
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	4053      	eors	r3, r2
 80013b6:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	3301      	adds	r3, #1
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d3f1      	bcc.n	80013aa <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	091b      	lsrs	r3, r3, #4
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	4053      	eors	r3, r2
 80013d0:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
 80013d4:	089b      	lsrs	r3, r3, #2
 80013d6:	b2da      	uxtb	r2, r3
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	4053      	eors	r3, r2
 80013dc:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 80013de:	7bfb      	ldrb	r3, [r7, #15]
 80013e0:	085b      	lsrs	r3, r3, #1
 80013e2:	b2da      	uxtb	r2, r3
 80013e4:	7bfb      	ldrb	r3, [r7, #15]
 80013e6:	4053      	eors	r3, r2
 80013e8:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	f003 0301 	and.w	r3, r3, #1
 80013f0:	b2db      	uxtb	r3, r3
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr

080013fe <set_parity_bit>:
		uint32_t parity_index) {
 80013fe:	b580      	push	{r7, lr}
 8001400:	b084      	sub	sp, #16
 8001402:	af00      	add	r7, sp, #0
 8001404:	60f8      	str	r0, [r7, #12]
 8001406:	60b9      	str	r1, [r7, #8]
 8001408:	607a      	str	r2, [r7, #4]
 800140a:	603b      	str	r3, [r7, #0]
	if (!raw)
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d102      	bne.n	8001418 <set_parity_bit+0x1a>
		return -1;
 8001412:	f04f 33ff 	mov.w	r3, #4294967295
 8001416:	e010      	b.n	800143a <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001418:	68fa      	ldr	r2, [r7, #12]
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	4413      	add	r3, r2
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff ffb8 	bl	8001396 <xor_bit_reduce_bytes>
 8001426:	4603      	mov	r3, r0
 8001428:	4619      	mov	r1, r3
 800142a:	68fa      	ldr	r2, [r7, #12]
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	4413      	add	r3, r2
 8001430:	f001 0201 	and.w	r2, r1, #1
 8001434:	b2d2      	uxtb	r2, r2
 8001436:	701a      	strb	r2, [r3, #0]
	return 0;
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001442:	b480      	push	{r7}
 8001444:	b083      	sub	sp, #12
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
 800144a:	460b      	mov	r3, r1
 800144c:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	22ab      	movs	r2, #171	@ 0xab
 8001452:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3301      	adds	r3, #1
 8001458:	78fa      	ldrb	r2, [r7, #3]
 800145a:	701a      	strb	r2, [r3, #0]
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	4413      	add	r3, r2
 8001478:	2254      	movs	r2, #84	@ 0x54
 800147a:	701a      	strb	r2, [r3, #0]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <parity_set_bit_1N>:
static inline int parity_check_byte_1N(const uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
	return check_parity_byte(raw, 1, last_index, parity_index);
}
static inline int parity_set_bit_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	2101      	movs	r1, #1
 800149a:	68f8      	ldr	r0, [r7, #12]
 800149c:	f7ff ffaf 	bl	80013fe <set_parity_bit>
 80014a0:	4603      	mov	r3, r0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <move_queue_add_ack_resp_encoder>:
	uint8_t b[3] = { RESP_MOVE_QUEUE_ADD_ACK, in ? in->frameId : 0,
			in ? in->status : 0 };
	return xor_bit_reduce_bytes(b, 3);
}
int move_queue_add_ack_resp_encoder(const move_queue_add_ack_resp_t *in,
		uint8_t *raw, uint32_t len) {
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b084      	sub	sp, #16
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	60f8      	str	r0, [r7, #12]
 80014b2:	60b9      	str	r1, [r7, #8]
 80014b4:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <move_queue_add_ack_resp_encoder+0x1e>
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d002      	beq.n	80014c8 <move_queue_add_ack_resp_encoder+0x1e>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b05      	cmp	r3, #5
 80014c6:	d802      	bhi.n	80014ce <move_queue_add_ack_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80014c8:	f04f 33ff 	mov.w	r3, #4294967295
 80014cc:	e017      	b.n	80014fe <move_queue_add_ack_resp_encoder+0x54>
	resp_init(raw, RESP_MOVE_QUEUE_ADD_ACK);
 80014ce:	2101      	movs	r1, #1
 80014d0:	68b8      	ldr	r0, [r7, #8]
 80014d2:	f7ff ffb6 	bl	8001442 <resp_init>
	raw[2] = in->frameId;
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	3302      	adds	r3, #2
 80014da:	68fa      	ldr	r2, [r7, #12]
 80014dc:	7812      	ldrb	r2, [r2, #0]
 80014de:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	3303      	adds	r3, #3
 80014e4:	68fa      	ldr	r2, [r7, #12]
 80014e6:	7852      	ldrb	r2, [r2, #1]
 80014e8:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 3, 4);
 80014ea:	2204      	movs	r2, #4
 80014ec:	2103      	movs	r1, #3
 80014ee:	68b8      	ldr	r0, [r7, #8]
 80014f0:	f7ff ffca 	bl	8001488 <parity_set_bit_1N>
	resp_set_tail(raw, 5);
 80014f4:	2105      	movs	r1, #5
 80014f6:	68b8      	ldr	r0, [r7, #8]
 80014f8:	f7ff ffb6 	bl	8001468 <resp_set_tail>
	return PROTO_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001506:	b480      	push	{r7}
 8001508:	b085      	sub	sp, #20
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001514:	2300      	movs	r3, #0
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	e009      	b.n	800152e <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	4413      	add	r3, r2
 8001520:	781a      	ldrb	r2, [r3, #0]
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	4053      	eors	r3, r2
 8001526:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	3301      	adds	r3, #1
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	429a      	cmp	r2, r3
 8001534:	d3f1      	bcc.n	800151a <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	091b      	lsrs	r3, r3, #4
 800153a:	b2da      	uxtb	r2, r3
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	4053      	eors	r3, r2
 8001540:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 8001542:	7bfb      	ldrb	r3, [r7, #15]
 8001544:	089b      	lsrs	r3, r3, #2
 8001546:	b2da      	uxtb	r2, r3
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	4053      	eors	r3, r2
 800154c:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	085b      	lsrs	r3, r3, #1
 8001552:	b2da      	uxtb	r2, r3
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	4053      	eors	r3, r2
 8001558:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	f003 0301 	and.w	r3, r3, #1
 8001560:	b2db      	uxtb	r3, r3
}
 8001562:	4618      	mov	r0, r3
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <set_parity_bit>:
		uint32_t parity_index) {
 800156e:	b580      	push	{r7, lr}
 8001570:	b084      	sub	sp, #16
 8001572:	af00      	add	r7, sp, #0
 8001574:	60f8      	str	r0, [r7, #12]
 8001576:	60b9      	str	r1, [r7, #8]
 8001578:	607a      	str	r2, [r7, #4]
 800157a:	603b      	str	r3, [r7, #0]
	if (!raw)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d102      	bne.n	8001588 <set_parity_bit+0x1a>
		return -1;
 8001582:	f04f 33ff 	mov.w	r3, #4294967295
 8001586:	e010      	b.n	80015aa <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001588:	68fa      	ldr	r2, [r7, #12]
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	4413      	add	r3, r2
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff ffb8 	bl	8001506 <xor_bit_reduce_bytes>
 8001596:	4603      	mov	r3, r0
 8001598:	4619      	mov	r1, r3
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	4413      	add	r3, r2
 80015a0:	f001 0201 	and.w	r2, r1, #1
 80015a4:	b2d2      	uxtb	r2, r2
 80015a6:	701a      	strb	r2, [r3, #0]
	return 0;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
 80015ba:	460b      	mov	r3, r1
 80015bc:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	22ab      	movs	r2, #171	@ 0xab
 80015c2:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3301      	adds	r3, #1
 80015c8:	78fa      	ldrb	r2, [r7, #3]
 80015ca:	701a      	strb	r2, [r3, #0]
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	4413      	add	r3, r2
 80015e8:	2254      	movs	r2, #84	@ 0x54
 80015ea:	701a      	strb	r2, [r3, #0]
}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <parity_set_bit_1N>:
		uint32_t parity_index) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68ba      	ldr	r2, [r7, #8]
 8001608:	2101      	movs	r1, #1
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	f7ff ffaf 	bl	800156e <set_parity_bit>
 8001610:	4603      	mov	r3, r0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <move_queue_status_resp_encoder>:
			in ? in->pidErrZ : 0, in ? in->pctX : 0, in ? in->pctY : 0,
			in ? in->pctZ : 0 };
	return xor_bit_reduce_bytes(b, 9);
}
int move_queue_status_resp_encoder(const move_queue_status_resp_t *in,
		uint8_t *raw, uint32_t len) {
 800161a:	b580      	push	{r7, lr}
 800161c:	b084      	sub	sp, #16
 800161e:	af00      	add	r7, sp, #0
 8001620:	60f8      	str	r0, [r7, #12]
 8001622:	60b9      	str	r1, [r7, #8]
 8001624:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 12)
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <move_queue_status_resp_encoder+0x1e>
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d002      	beq.n	8001638 <move_queue_status_resp_encoder+0x1e>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b0b      	cmp	r3, #11
 8001636:	d802      	bhi.n	800163e <move_queue_status_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001638:	f04f 33ff 	mov.w	r3, #4294967295
 800163c:	e035      	b.n	80016aa <move_queue_status_resp_encoder+0x90>
	resp_init(raw, RESP_MOVE_QUEUE_STATUS);
 800163e:	2102      	movs	r1, #2
 8001640:	68b8      	ldr	r0, [r7, #8]
 8001642:	f7ff ffb6 	bl	80015b2 <resp_init>
	raw[2] = in->frameId;
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	3302      	adds	r3, #2
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	7812      	ldrb	r2, [r2, #0]
 800164e:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	3303      	adds	r3, #3
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	7852      	ldrb	r2, [r2, #1]
 8001658:	701a      	strb	r2, [r3, #0]
	raw[4] = in->pidErrX;
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	3304      	adds	r3, #4
 800165e:	68fa      	ldr	r2, [r7, #12]
 8001660:	7892      	ldrb	r2, [r2, #2]
 8001662:	701a      	strb	r2, [r3, #0]
	raw[5] = in->pidErrY;
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	3305      	adds	r3, #5
 8001668:	68fa      	ldr	r2, [r7, #12]
 800166a:	78d2      	ldrb	r2, [r2, #3]
 800166c:	701a      	strb	r2, [r3, #0]
	raw[6] = in->pidErrZ;
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	3306      	adds	r3, #6
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	7912      	ldrb	r2, [r2, #4]
 8001676:	701a      	strb	r2, [r3, #0]
	raw[7] = in->pctX;
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	3307      	adds	r3, #7
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	7952      	ldrb	r2, [r2, #5]
 8001680:	701a      	strb	r2, [r3, #0]
	raw[8] = in->pctY;
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	3308      	adds	r3, #8
 8001686:	68fa      	ldr	r2, [r7, #12]
 8001688:	7992      	ldrb	r2, [r2, #6]
 800168a:	701a      	strb	r2, [r3, #0]
	raw[9] = in->pctZ;
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	3309      	adds	r3, #9
 8001690:	68fa      	ldr	r2, [r7, #12]
 8001692:	79d2      	ldrb	r2, [r2, #7]
 8001694:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 9, 10);
 8001696:	220a      	movs	r2, #10
 8001698:	2109      	movs	r1, #9
 800169a:	68b8      	ldr	r0, [r7, #8]
 800169c:	f7ff ffac 	bl	80015f8 <parity_set_bit_1N>
	resp_set_tail(raw, 11);
 80016a0:	210b      	movs	r1, #11
 80016a2:	68b8      	ldr	r0, [r7, #8]
 80016a4:	f7ff ff98 	bl	80015d8 <resp_set_tail>
	return PROTO_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
 80016ba:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	0e1b      	lsrs	r3, r3, #24
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	0c1a      	lsrs	r2, r3, #16
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	3301      	adds	r3, #1
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	0a1a      	lsrs	r2, r3, #8
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	3302      	adds	r3, #2
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3303      	adds	r3, #3
 80016e2:	683a      	ldr	r2, [r7, #0]
 80016e4:	b2d2      	uxtb	r2, r2
 80016e6:	701a      	strb	r2, [r3, #0]
}
 80016e8:	bf00      	nop
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	22ab      	movs	r2, #171	@ 0xab
 8001704:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	3301      	adds	r3, #1
 800170a:	78fa      	ldrb	r2, [r7, #3]
 800170c:	701a      	strb	r2, [r3, #0]
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
 8001722:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	4413      	add	r3, r2
 800172a:	2254      	movs	r2, #84	@ 0x54
 800172c:	701a      	strb	r2, [r3, #0]
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <set_origin_resp_encoder>:
#include "Protocol/Responses/set_origin_response.h"

int set_origin_resp_encoder(const set_origin_resp_t *in, uint8_t *raw, uint32_t len) {
 800173a:	b580      	push	{r7, lr}
 800173c:	b084      	sub	sp, #16
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 16) return PROTO_ERR_ARG;
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d005      	beq.n	8001758 <set_origin_resp_encoder+0x1e>
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d002      	beq.n	8001758 <set_origin_resp_encoder+0x1e>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b0f      	cmp	r3, #15
 8001756:	d802      	bhi.n	800175e <set_origin_resp_encoder+0x24>
 8001758:	f04f 33ff 	mov.w	r3, #4294967295
 800175c:	e026      	b.n	80017ac <set_origin_resp_encoder+0x72>
    resp_init(raw, RESP_SET_ORIGIN);
 800175e:	2124      	movs	r1, #36	@ 0x24
 8001760:	68b8      	ldr	r0, [r7, #8]
 8001762:	f7ff ffc7 	bl	80016f4 <resp_init>
    raw[2] = in->frameId;
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	3302      	adds	r3, #2
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	7812      	ldrb	r2, [r2, #0]
 800176e:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[3], (uint32_t)in->x0);
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	1cda      	adds	r2, r3, #3
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	4619      	mov	r1, r3
 800177a:	4610      	mov	r0, r2
 800177c:	f7ff ff99 	bl	80016b2 <be32_write>
    be32_write(&raw[7], (uint32_t)in->y0);
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	1dda      	adds	r2, r3, #7
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	4619      	mov	r1, r3
 800178a:	4610      	mov	r0, r2
 800178c:	f7ff ff91 	bl	80016b2 <be32_write>
    be32_write(&raw[11], (uint32_t)in->z0);
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	f103 020b 	add.w	r2, r3, #11
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	4619      	mov	r1, r3
 800179c:	4610      	mov	r0, r2
 800179e:	f7ff ff88 	bl	80016b2 <be32_write>
    resp_set_tail(raw, 15);
 80017a2:	210f      	movs	r1, #15
 80017a4:	68b8      	ldr	r0, [r7, #8]
 80017a6:	f7ff ffb8 	bl	800171a <resp_set_tail>
    return PROTO_OK;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	22ab      	movs	r2, #171	@ 0xab
 80017c4:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	3301      	adds	r3, #1
 80017ca:	78fa      	ldrb	r2, [r7, #3]
 80017cc:	701a      	strb	r2, [r3, #0]
}
 80017ce:	bf00      	nop
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
 80017e2:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	4413      	add	r3, r2
 80017ea:	2254      	movs	r2, #84	@ 0x54
 80017ec:	701a      	strb	r2, [r3, #0]
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <start_move_resp_encoder>:
	out->status = raw[3];
	out->depth  = raw[4];
	return PROTO_OK;
}
int start_move_resp_encoder(const start_move_resp_t *in, uint8_t *raw,
		uint32_t len) {
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b084      	sub	sp, #16
 80017fe:	af00      	add	r7, sp, #0
 8001800:	60f8      	str	r0, [r7, #12]
 8001802:	60b9      	str	r1, [r7, #8]
 8001804:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d005      	beq.n	8001818 <start_move_resp_encoder+0x1e>
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d002      	beq.n	8001818 <start_move_resp_encoder+0x1e>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b05      	cmp	r3, #5
 8001816:	d802      	bhi.n	800181e <start_move_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001818:	f04f 33ff 	mov.w	r3, #4294967295
 800181c:	e017      	b.n	800184e <start_move_resp_encoder+0x54>
	resp_init(raw, RESP_START_MOVE);
 800181e:	2103      	movs	r1, #3
 8001820:	68b8      	ldr	r0, [r7, #8]
 8001822:	f7ff ffc7 	bl	80017b4 <resp_init>
	raw[2] = in->frameId;
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	3302      	adds	r3, #2
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	7812      	ldrb	r2, [r2, #0]
 800182e:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	3303      	adds	r3, #3
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	7852      	ldrb	r2, [r2, #1]
 8001838:	701a      	strb	r2, [r3, #0]
	raw[4] = in->depth;
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	3304      	adds	r3, #4
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	7892      	ldrb	r2, [r2, #2]
 8001842:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 5);
 8001844:	2105      	movs	r1, #5
 8001846:	68b8      	ldr	r0, [r7, #8]
 8001848:	f7ff ffc7 	bl	80017da <resp_set_tail>
	return PROTO_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 8001856:	b580      	push	{r7, lr}
 8001858:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 800185a:	210c      	movs	r1, #12
 800185c:	2001      	movs	r0, #1
 800185e:	f00e fadb 	bl	800fe18 <calloc>
 8001862:	4603      	mov	r3, r0
}
 8001864:	4618      	mov	r0, r3
 8001866:	bd80      	pop	{r7, pc}

08001868 <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d005      	beq.n	8001886 <resp_fifo_push+0x1e>
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <resp_fifo_push+0x1e>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d102      	bne.n	800188c <resp_fifo_push+0x24>
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
 800188a:	e03d      	b.n	8001908 <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 800188c:	200c      	movs	r0, #12
 800188e:	f00e fadf 	bl	800fe50 <malloc>
 8001892:	4603      	mov	r3, r0
 8001894:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d102      	bne.n	80018a2 <resp_fifo_push+0x3a>
 800189c:	f06f 0302 	mvn.w	r3, #2
 80018a0:	e032      	b.n	8001908 <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f00e fad4 	bl	800fe50 <malloc>
 80018a8:	4603      	mov	r3, r0
 80018aa:	461a      	mov	r2, r3
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d105      	bne.n	80018c4 <resp_fifo_push+0x5c>
 80018b8:	6978      	ldr	r0, [r7, #20]
 80018ba:	f00e fad1 	bl	800fe60 <free>
 80018be:	f06f 0302 	mvn.w	r3, #2
 80018c2:	e021      	b.n	8001908 <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	68b9      	ldr	r1, [r7, #8]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f00e fe10 	bl	80104f2 <memcpy>
    n->len = len;
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d004      	beq.n	80018f0 <resp_fifo_push+0x88>
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	697a      	ldr	r2, [r7, #20]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	e002      	b.n	80018f6 <resp_fifo_push+0x8e>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	697a      	ldr	r2, [r7, #20]
 80018f4:	601a      	str	r2, [r3, #0]
    q->tail = n;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	605a      	str	r2, [r3, #4]
    q->count++;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	1c5a      	adds	r2, r3, #1
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d006      	beq.n	8001930 <resp_fifo_pop+0x20>
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d002      	beq.n	8001930 <resp_fifo_pop+0x20>
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d101      	bne.n	8001934 <resp_fifo_pop+0x24>
 8001930:	2300      	movs	r3, #0
 8001932:	e02e      	b.n	8001992 <resp_fifo_pop+0x82>
    node_t *n = q->head;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	429a      	cmp	r2, r3
 8001942:	d202      	bcs.n	800194a <resp_fifo_pop+0x3a>
 8001944:	f06f 0303 	mvn.w	r3, #3
 8001948:	e023      	b.n	8001992 <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	6819      	ldr	r1, [r3, #0]
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	461a      	mov	r2, r3
 8001954:	68b8      	ldr	r0, [r7, #8]
 8001956:	f00e fdcc 	bl	80104f2 <memcpy>
    int ret = (int)n->len;
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d102      	bne.n	8001976 <resp_fifo_pop+0x66>
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2200      	movs	r2, #0
 8001974:	605a      	str	r2, [r3, #4]
    q->count--;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	1e5a      	subs	r2, r3, #1
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	609a      	str	r2, [r3, #8]
    free(n->buf);
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f00e fa6b 	bl	800fe60 <free>
    free(n);
 800198a:	6978      	ldr	r0, [r7, #20]
 800198c:	f00e fa68 	bl	800fe60 <free>
    return ret;
 8001990:	693b      	ldr	r3, [r7, #16]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
	...

0800199c <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 800199c:	b5b0      	push	{r4, r5, r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
    if (!r) return;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d01c      	beq.n	80019e8 <router_init+0x4c>
    memset(r, 0, sizeof(*r));
 80019ae:	2248      	movs	r2, #72	@ 0x48
 80019b0:	2100      	movs	r1, #0
 80019b2:	68f8      	ldr	r0, [r7, #12]
 80019b4:	f00e fd12 	bl	80103dc <memset>
    r->resp = resp_fifo;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 80019be:	2234      	movs	r2, #52	@ 0x34
 80019c0:	2100      	movs	r1, #0
 80019c2:	480b      	ldr	r0, [pc, #44]	@ (80019f0 <router_init+0x54>)
 80019c4:	f00e fd0a 	bl	80103dc <memset>
    if (h) g_handlers = *h;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d00d      	beq.n	80019ea <router_init+0x4e>
 80019ce:	4a08      	ldr	r2, [pc, #32]	@ (80019f0 <router_init+0x54>)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4614      	mov	r4, r2
 80019d4:	461d      	mov	r5, r3
 80019d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019e2:	682b      	ldr	r3, [r5, #0]
 80019e4:	6023      	str	r3, [r4, #0]
 80019e6:	e000      	b.n	80019ea <router_init+0x4e>
    if (!r) return;
 80019e8:	bf00      	nop
}
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bdb0      	pop	{r4, r5, r7, pc}
 80019f0:	200000ac 	.word	0x200000ac

080019f4 <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	f000 8175 	beq.w	8001cf2 <dispatch+0x2fe>
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f000 8171 	beq.w	8001cf2 <dispatch+0x2fe>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2b03      	cmp	r3, #3
 8001a14:	f240 816d 	bls.w	8001cf2 <dispatch+0x2fe>
    uint8_t type = f[1];
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 8001a20:	7dfb      	ldrb	r3, [r7, #23]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	2b67      	cmp	r3, #103	@ 0x67
 8001a26:	f200 8166 	bhi.w	8001cf6 <dispatch+0x302>
 8001a2a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a30 <dispatch+0x3c>)
 8001a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a30:	08001bd1 	.word	0x08001bd1
 8001a34:	08001be9 	.word	0x08001be9
 8001a38:	08001c01 	.word	0x08001c01
 8001a3c:	08001c17 	.word	0x08001c17
 8001a40:	08001c2d 	.word	0x08001c2d
 8001a44:	08001c43 	.word	0x08001c43
 8001a48:	08001c59 	.word	0x08001c59
 8001a4c:	08001cf7 	.word	0x08001cf7
 8001a50:	08001cf7 	.word	0x08001cf7
 8001a54:	08001cf7 	.word	0x08001cf7
 8001a58:	08001cf7 	.word	0x08001cf7
 8001a5c:	08001cf7 	.word	0x08001cf7
 8001a60:	08001cf7 	.word	0x08001cf7
 8001a64:	08001cf7 	.word	0x08001cf7
 8001a68:	08001cf7 	.word	0x08001cf7
 8001a6c:	08001cf7 	.word	0x08001cf7
 8001a70:	08001cf7 	.word	0x08001cf7
 8001a74:	08001cf7 	.word	0x08001cf7
 8001a78:	08001cf7 	.word	0x08001cf7
 8001a7c:	08001cf7 	.word	0x08001cf7
 8001a80:	08001cf7 	.word	0x08001cf7
 8001a84:	08001cf7 	.word	0x08001cf7
 8001a88:	08001cf7 	.word	0x08001cf7
 8001a8c:	08001cf7 	.word	0x08001cf7
 8001a90:	08001cf7 	.word	0x08001cf7
 8001a94:	08001cf7 	.word	0x08001cf7
 8001a98:	08001cf7 	.word	0x08001cf7
 8001a9c:	08001cf7 	.word	0x08001cf7
 8001aa0:	08001cf7 	.word	0x08001cf7
 8001aa4:	08001cf7 	.word	0x08001cf7
 8001aa8:	08001cf7 	.word	0x08001cf7
 8001aac:	08001c6f 	.word	0x08001c6f
 8001ab0:	08001cf7 	.word	0x08001cf7
 8001ab4:	08001cf7 	.word	0x08001cf7
 8001ab8:	08001cf7 	.word	0x08001cf7
 8001abc:	08001c85 	.word	0x08001c85
 8001ac0:	08001c9b 	.word	0x08001c9b
 8001ac4:	08001cb1 	.word	0x08001cb1
 8001ac8:	08001cc7 	.word	0x08001cc7
 8001acc:	08001cf7 	.word	0x08001cf7
 8001ad0:	08001cf7 	.word	0x08001cf7
 8001ad4:	08001cf7 	.word	0x08001cf7
 8001ad8:	08001cf7 	.word	0x08001cf7
 8001adc:	08001cf7 	.word	0x08001cf7
 8001ae0:	08001cf7 	.word	0x08001cf7
 8001ae4:	08001cf7 	.word	0x08001cf7
 8001ae8:	08001cf7 	.word	0x08001cf7
 8001aec:	08001cf7 	.word	0x08001cf7
 8001af0:	08001cf7 	.word	0x08001cf7
 8001af4:	08001cf7 	.word	0x08001cf7
 8001af8:	08001cf7 	.word	0x08001cf7
 8001afc:	08001cf7 	.word	0x08001cf7
 8001b00:	08001cf7 	.word	0x08001cf7
 8001b04:	08001cf7 	.word	0x08001cf7
 8001b08:	08001cf7 	.word	0x08001cf7
 8001b0c:	08001cf7 	.word	0x08001cf7
 8001b10:	08001cf7 	.word	0x08001cf7
 8001b14:	08001cf7 	.word	0x08001cf7
 8001b18:	08001cf7 	.word	0x08001cf7
 8001b1c:	08001cf7 	.word	0x08001cf7
 8001b20:	08001cf7 	.word	0x08001cf7
 8001b24:	08001cf7 	.word	0x08001cf7
 8001b28:	08001cf7 	.word	0x08001cf7
 8001b2c:	08001cf7 	.word	0x08001cf7
 8001b30:	08001cf7 	.word	0x08001cf7
 8001b34:	08001cf7 	.word	0x08001cf7
 8001b38:	08001cf7 	.word	0x08001cf7
 8001b3c:	08001cf7 	.word	0x08001cf7
 8001b40:	08001cf7 	.word	0x08001cf7
 8001b44:	08001cf7 	.word	0x08001cf7
 8001b48:	08001cf7 	.word	0x08001cf7
 8001b4c:	08001cf7 	.word	0x08001cf7
 8001b50:	08001cf7 	.word	0x08001cf7
 8001b54:	08001cf7 	.word	0x08001cf7
 8001b58:	08001cf7 	.word	0x08001cf7
 8001b5c:	08001cf7 	.word	0x08001cf7
 8001b60:	08001cf7 	.word	0x08001cf7
 8001b64:	08001cf7 	.word	0x08001cf7
 8001b68:	08001cf7 	.word	0x08001cf7
 8001b6c:	08001cf7 	.word	0x08001cf7
 8001b70:	08001cf7 	.word	0x08001cf7
 8001b74:	08001cf7 	.word	0x08001cf7
 8001b78:	08001cf7 	.word	0x08001cf7
 8001b7c:	08001cf7 	.word	0x08001cf7
 8001b80:	08001cf7 	.word	0x08001cf7
 8001b84:	08001cf7 	.word	0x08001cf7
 8001b88:	08001cf7 	.word	0x08001cf7
 8001b8c:	08001cf7 	.word	0x08001cf7
 8001b90:	08001cf7 	.word	0x08001cf7
 8001b94:	08001cf7 	.word	0x08001cf7
 8001b98:	08001cf7 	.word	0x08001cf7
 8001b9c:	08001cf7 	.word	0x08001cf7
 8001ba0:	08001cf7 	.word	0x08001cf7
 8001ba4:	08001cf7 	.word	0x08001cf7
 8001ba8:	08001cf7 	.word	0x08001cf7
 8001bac:	08001cf7 	.word	0x08001cf7
 8001bb0:	08001cf7 	.word	0x08001cf7
 8001bb4:	08001cf7 	.word	0x08001cf7
 8001bb8:	08001cf7 	.word	0x08001cf7
 8001bbc:	08001cf7 	.word	0x08001cf7
 8001bc0:	08001cf7 	.word	0x08001cf7
 8001bc4:	08001cf7 	.word	0x08001cf7
 8001bc8:	08001cf7 	.word	0x08001cf7
 8001bcc:	08001cdd 	.word	0x08001cdd
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001bd0:	4b58      	ldr	r3, [pc, #352]	@ (8001d34 <dispatch+0x340>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f000 8090 	beq.w	8001cfa <dispatch+0x306>
 8001bda:	4b56      	ldr	r3, [pc, #344]	@ (8001d34 <dispatch+0x340>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	68b9      	ldr	r1, [r7, #8]
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	4798      	blx	r3
 8001be6:	e088      	b.n	8001cfa <dispatch+0x306>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001be8:	4b52      	ldr	r3, [pc, #328]	@ (8001d34 <dispatch+0x340>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 8086 	beq.w	8001cfe <dispatch+0x30a>
 8001bf2:	4b50      	ldr	r3, [pc, #320]	@ (8001d34 <dispatch+0x340>)
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	68b9      	ldr	r1, [r7, #8]
 8001bfa:	68f8      	ldr	r0, [r7, #12]
 8001bfc:	4798      	blx	r3
 8001bfe:	e07e      	b.n	8001cfe <dispatch+0x30a>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001c00:	4b4c      	ldr	r3, [pc, #304]	@ (8001d34 <dispatch+0x340>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d07c      	beq.n	8001d02 <dispatch+0x30e>
 8001c08:	4b4a      	ldr	r3, [pc, #296]	@ (8001d34 <dispatch+0x340>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	68b9      	ldr	r1, [r7, #8]
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	4798      	blx	r3
 8001c14:	e075      	b.n	8001d02 <dispatch+0x30e>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001c16:	4b47      	ldr	r3, [pc, #284]	@ (8001d34 <dispatch+0x340>)
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d073      	beq.n	8001d06 <dispatch+0x312>
 8001c1e:	4b45      	ldr	r3, [pc, #276]	@ (8001d34 <dispatch+0x340>)
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	68b9      	ldr	r1, [r7, #8]
 8001c26:	68f8      	ldr	r0, [r7, #12]
 8001c28:	4798      	blx	r3
 8001c2a:	e06c      	b.n	8001d06 <dispatch+0x312>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001c2c:	4b41      	ldr	r3, [pc, #260]	@ (8001d34 <dispatch+0x340>)
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d06a      	beq.n	8001d0a <dispatch+0x316>
 8001c34:	4b3f      	ldr	r3, [pc, #252]	@ (8001d34 <dispatch+0x340>)
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	68b9      	ldr	r1, [r7, #8]
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	4798      	blx	r3
 8001c40:	e063      	b.n	8001d0a <dispatch+0x316>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001c42:	4b3c      	ldr	r3, [pc, #240]	@ (8001d34 <dispatch+0x340>)
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d061      	beq.n	8001d0e <dispatch+0x31a>
 8001c4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001d34 <dispatch+0x340>)
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	68b9      	ldr	r1, [r7, #8]
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	4798      	blx	r3
 8001c56:	e05a      	b.n	8001d0e <dispatch+0x31a>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001c58:	4b36      	ldr	r3, [pc, #216]	@ (8001d34 <dispatch+0x340>)
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d058      	beq.n	8001d12 <dispatch+0x31e>
 8001c60:	4b34      	ldr	r3, [pc, #208]	@ (8001d34 <dispatch+0x340>)
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	68b9      	ldr	r1, [r7, #8]
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	4798      	blx	r3
 8001c6c:	e051      	b.n	8001d12 <dispatch+0x31e>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001c6e:	4b31      	ldr	r3, [pc, #196]	@ (8001d34 <dispatch+0x340>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d04f      	beq.n	8001d16 <dispatch+0x322>
 8001c76:	4b2f      	ldr	r3, [pc, #188]	@ (8001d34 <dispatch+0x340>)
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	68b9      	ldr	r1, [r7, #8]
 8001c7e:	68f8      	ldr	r0, [r7, #12]
 8001c80:	4798      	blx	r3
 8001c82:	e048      	b.n	8001d16 <dispatch+0x322>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001c84:	4b2b      	ldr	r3, [pc, #172]	@ (8001d34 <dispatch+0x340>)
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d046      	beq.n	8001d1a <dispatch+0x326>
 8001c8c:	4b29      	ldr	r3, [pc, #164]	@ (8001d34 <dispatch+0x340>)
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	68b9      	ldr	r1, [r7, #8]
 8001c94:	68f8      	ldr	r0, [r7, #12]
 8001c96:	4798      	blx	r3
 8001c98:	e03f      	b.n	8001d1a <dispatch+0x326>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001c9a:	4b26      	ldr	r3, [pc, #152]	@ (8001d34 <dispatch+0x340>)
 8001c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d03d      	beq.n	8001d1e <dispatch+0x32a>
 8001ca2:	4b24      	ldr	r3, [pc, #144]	@ (8001d34 <dispatch+0x340>)
 8001ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	68b9      	ldr	r1, [r7, #8]
 8001caa:	68f8      	ldr	r0, [r7, #12]
 8001cac:	4798      	blx	r3
 8001cae:	e036      	b.n	8001d1e <dispatch+0x32a>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001cb0:	4b20      	ldr	r3, [pc, #128]	@ (8001d34 <dispatch+0x340>)
 8001cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d034      	beq.n	8001d22 <dispatch+0x32e>
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d34 <dispatch+0x340>)
 8001cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	68b9      	ldr	r1, [r7, #8]
 8001cc0:	68f8      	ldr	r0, [r7, #12]
 8001cc2:	4798      	blx	r3
 8001cc4:	e02d      	b.n	8001d22 <dispatch+0x32e>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d34 <dispatch+0x340>)
 8001cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d02b      	beq.n	8001d26 <dispatch+0x332>
 8001cce:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <dispatch+0x340>)
 8001cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	68b9      	ldr	r1, [r7, #8]
 8001cd6:	68f8      	ldr	r0, [r7, #12]
 8001cd8:	4798      	blx	r3
 8001cda:	e024      	b.n	8001d26 <dispatch+0x332>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001cdc:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <dispatch+0x340>)
 8001cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d022      	beq.n	8001d2a <dispatch+0x336>
 8001ce4:	4b13      	ldr	r3, [pc, #76]	@ (8001d34 <dispatch+0x340>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	68b9      	ldr	r1, [r7, #8]
 8001cec:	68f8      	ldr	r0, [r7, #12]
 8001cee:	4798      	blx	r3
 8001cf0:	e01b      	b.n	8001d2a <dispatch+0x336>
    if (!r || !f || len < 4) return;
 8001cf2:	bf00      	nop
 8001cf4:	e01a      	b.n	8001d2c <dispatch+0x338>
        default: /* desconhecido */  break;
 8001cf6:	bf00      	nop
 8001cf8:	e018      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001cfa:	bf00      	nop
 8001cfc:	e016      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001cfe:	bf00      	nop
 8001d00:	e014      	b.n	8001d2c <dispatch+0x338>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001d02:	bf00      	nop
 8001d04:	e012      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001d06:	bf00      	nop
 8001d08:	e010      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001d0a:	bf00      	nop
 8001d0c:	e00e      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001d0e:	bf00      	nop
 8001d10:	e00c      	b.n	8001d2c <dispatch+0x338>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001d12:	bf00      	nop
 8001d14:	e00a      	b.n	8001d2c <dispatch+0x338>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001d16:	bf00      	nop
 8001d18:	e008      	b.n	8001d2c <dispatch+0x338>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001d1a:	bf00      	nop
 8001d1c:	e006      	b.n	8001d2c <dispatch+0x338>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001d1e:	bf00      	nop
 8001d20:	e004      	b.n	8001d2c <dispatch+0x338>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001d22:	bf00      	nop
 8001d24:	e002      	b.n	8001d2c <dispatch+0x338>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001d26:	bf00      	nop
 8001d28:	e000      	b.n	8001d2c <dispatch+0x338>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001d2a:	bf00      	nop
    }
    #undef CALL
}
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	200000ac 	.word	0x200000ac

08001d38 <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d016      	beq.n	8001d78 <router_feed_bytes+0x40>
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d013      	beq.n	8001d78 <router_feed_bytes+0x40>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2b03      	cmp	r3, #3
 8001d54:	d910      	bls.n	8001d78 <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	2baa      	cmp	r3, #170	@ 0xaa
 8001d5c:	d10e      	bne.n	8001d7c <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	3b01      	subs	r3, #1
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	4413      	add	r3, r2
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b55      	cmp	r3, #85	@ 0x55
 8001d6a:	d109      	bne.n	8001d80 <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	68b9      	ldr	r1, [r7, #8]
 8001d70:	68f8      	ldr	r0, [r7, #12]
 8001d72:	f7ff fe3f 	bl	80019f4 <dispatch>
 8001d76:	e004      	b.n	8001d82 <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 8001d78:	bf00      	nop
 8001d7a:	e002      	b.n	8001d82 <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8001d7c:	bf00      	nop
 8001d7e:	e000      	b.n	8001d82 <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 8001d80:	bf00      	nop
}
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <home_service_init>:

LOG_SVC_DEFINE(LOG_SVC_HOME, "home");

static home_status_t g_home;

void home_service_init(void) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af04      	add	r7, sp, #16
	g_home.axis_done_mask = 0;
 8001d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001dbc <home_service_init+0x34>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
	g_home.error_flags = 0;
 8001d94:	4b09      	ldr	r3, [pc, #36]	@ (8001dbc <home_service_init+0x34>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	705a      	strb	r2, [r3, #1]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8001d9a:	4a09      	ldr	r2, [pc, #36]	@ (8001dc0 <home_service_init+0x38>)
 8001d9c:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <home_service_init+0x3c>)
 8001d9e:	9302      	str	r3, [sp, #8]
 8001da0:	4b09      	ldr	r3, [pc, #36]	@ (8001dc8 <home_service_init+0x40>)
 8001da2:	9301      	str	r3, [sp, #4]
 8001da4:	4b09      	ldr	r3, [pc, #36]	@ (8001dcc <home_service_init+0x44>)
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	4613      	mov	r3, r2
 8001daa:	2200      	movs	r2, #0
 8001dac:	2100      	movs	r1, #0
 8001dae:	2003      	movs	r0, #3
 8001db0:	f000 fd3a 	bl	8002828 <log_event_auto>
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	200000e0 	.word	0x200000e0
 8001dc0:	08011230 	.word	0x08011230
 8001dc4:	08011238 	.word	0x08011238
 8001dc8:	0801123c 	.word	0x0801123c
 8001dcc:	08011240 	.word	0x08011240

08001dd0 <home_on_move_home>:
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af04      	add	r7, sp, #16
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8001dda:	4a08      	ldr	r2, [pc, #32]	@ (8001dfc <home_on_move_home+0x2c>)
 8001ddc:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <home_on_move_home+0x30>)
 8001dde:	9302      	str	r3, [sp, #8]
 8001de0:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <home_on_move_home+0x34>)
 8001de2:	9301      	str	r3, [sp, #4]
 8001de4:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <home_on_move_home+0x38>)
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	4613      	mov	r3, r2
 8001dea:	2200      	movs	r2, #0
 8001dec:	2101      	movs	r1, #1
 8001dee:	2003      	movs	r0, #3
 8001df0:	f000 fd1a 	bl	8002828 <log_event_auto>
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	08011230 	.word	0x08011230
 8001e00:	08011248 	.word	0x08011248
 8001e04:	0801123c 	.word	0x0801123c
 8001e08:	08011258 	.word	0x08011258

08001e0c <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
    if (!led)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d019      	beq.n	8001e4e <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 8001e1a:	f107 030c 	add.w	r3, r7, #12
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	60da      	str	r2, [r3, #12]
 8001e28:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	889b      	ldrh	r3, [r3, #4]
 8001e2e:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 8001e30:	2301      	movs	r3, #1
 8001e32:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f107 020c 	add.w	r2, r7, #12
 8001e44:	4611      	mov	r1, r2
 8001e46:	4618      	mov	r0, r3
 8001e48:	f006 f998 	bl	800817c <HAL_GPIO_Init>
 8001e4c:	e000      	b.n	8001e50 <led_gpio_config_output+0x44>
        return;
 8001e4e:	bf00      	nop
}
 8001e50:	3720      	adds	r7, #32
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b088      	sub	sp, #32
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
    if (!led)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d01c      	beq.n	8001e9e <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 8001e64:	f107 030c 	add.w	r3, r7, #12
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	889b      	ldrh	r3, [r3, #4]
 8001e78:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f107 020c 	add.w	r2, r7, #12
 8001e94:	4611      	mov	r1, r2
 8001e96:	4618      	mov	r0, r3
 8001e98:	f006 f970 	bl	800817c <HAL_GPIO_Init>
 8001e9c:	e000      	b.n	8001ea0 <led_gpio_config_pwm+0x4a>
        return;
 8001e9e:	bf00      	nop
}
 8001ea0:	3720      	adds	r7, #32
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af02      	add	r7, sp, #8
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	71bb      	strb	r3, [r7, #6]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	733b      	strb	r3, [r7, #12]
 8001ebe:	79bb      	ldrb	r3, [r7, #6]
 8001ec0:	737b      	strb	r3, [r7, #13]
 8001ec2:	797b      	ldrb	r3, [r7, #5]
 8001ec4:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8001ec6:	f107 0110 	add.w	r1, r7, #16
 8001eca:	f107 030c 	add.w	r3, r7, #12
 8001ece:	2207      	movs	r2, #7
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff f9e1 	bl	8001298 <led_ctrl_resp_encoder>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d00c      	beq.n	8001ef6 <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8001edc:	4a12      	ldr	r2, [pc, #72]	@ (8001f28 <led_push_response+0x80>)
 8001ede:	4b13      	ldr	r3, [pc, #76]	@ (8001f2c <led_push_response+0x84>)
 8001ee0:	9301      	str	r3, [sp, #4]
 8001ee2:	4b13      	ldr	r3, [pc, #76]	@ (8001f30 <led_push_response+0x88>)
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	f06f 0201 	mvn.w	r2, #1
 8001eec:	2164      	movs	r1, #100	@ 0x64
 8001eee:	2001      	movs	r0, #1
 8001ef0:	f000 fc9a 	bl	8002828 <log_event_auto>
 8001ef4:	e014      	b.n	8001f20 <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8001ef6:	f107 0310 	add.w	r3, r7, #16
 8001efa:	2107      	movs	r1, #7
 8001efc:	4618      	mov	r0, r3
 8001efe:	f004 fa9d 	bl	800643c <app_resp_push>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00b      	beq.n	8001f20 <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 8001f08:	4a07      	ldr	r2, [pc, #28]	@ (8001f28 <led_push_response+0x80>)
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f34 <led_push_response+0x8c>)
 8001f0c:	9301      	str	r3, [sp, #4]
 8001f0e:	4b08      	ldr	r3, [pc, #32]	@ (8001f30 <led_push_response+0x88>)
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	4613      	mov	r3, r2
 8001f14:	f06f 0203 	mvn.w	r2, #3
 8001f18:	2164      	movs	r1, #100	@ 0x64
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	f000 fc84 	bl	8002828 <log_event_auto>
    }
}
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	08011264 	.word	0x08011264
 8001f2c:	08011268 	.word	0x08011268
 8001f30:	08011284 	.word	0x08011284
 8001f34:	0801128c 	.word	0x0801128c

08001f38 <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 8001f3e:	f008 f8d5 	bl	800a0ec <HAL_RCC_GetPCLK2Freq>
 8001f42:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 8001f44:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <led_timer_get_clock+0x34>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8001f4c:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d005      	beq.n	8001f60 <led_timer_get_clock+0x28>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d002      	beq.n	8001f60 <led_timer_get_clock+0x28>
        clk *= 2u;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 8001f60:	687b      	ldr	r3, [r7, #4]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000

08001f70 <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 8001f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f74:	b094      	sub	sp, #80	@ 0x50
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	4603      	mov	r3, r0
 8001f7a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8001f7c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <led_compute_period_ticks+0x16>
        return 0u;
 8001f82:	2300      	movs	r3, #0
 8001f84:	e066      	b.n	8002054 <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 8001f86:	f7ff ffd7 	bl	8001f38 <led_timer_get_clock>
 8001f8a:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8001f8c:	4b34      	ldr	r3, [pc, #208]	@ (8002060 <led_compute_period_ticks+0xf0>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	3301      	adds	r3, #1
 8001f92:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 8001f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <led_compute_period_ticks+0x2e>
        return 0u;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	e05a      	b.n	8002054 <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 8001f9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001fa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8001fa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d101      	bne.n	8001fb2 <led_compute_period_ticks+0x42>
        return 0u;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	e050      	b.n	8002054 <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 8001fb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	4698      	mov	r8, r3
 8001fb8:	4691      	mov	r9, r2
 8001fba:	4642      	mov	r2, r8
 8001fbc:	464b      	mov	r3, r9
 8001fbe:	1891      	adds	r1, r2, r2
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	415b      	adcs	r3, r3
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fca:	eb12 0408 	adds.w	r4, r2, r8
 8001fce:	eb43 0509 	adc.w	r5, r3, r9
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	f04f 0300 	mov.w	r3, #0
 8001fda:	016b      	lsls	r3, r5, #5
 8001fdc:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001fe0:	0162      	lsls	r2, r4, #5
 8001fe2:	eb14 0a02 	adds.w	sl, r4, r2
 8001fe6:	eb45 0b03 	adc.w	fp, r5, r3
 8001fea:	eb1a 0308 	adds.w	r3, sl, r8
 8001fee:	603b      	str	r3, [r7, #0]
 8001ff0:	eb4b 0309 	adc.w	r3, fp, r9
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001ffa:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 8001ffe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002000:	085b      	lsrs	r3, r3, #1
 8002002:	b29b      	uxth	r3, r3
 8002004:	b29b      	uxth	r3, r3
 8002006:	2200      	movs	r2, #0
 8002008:	623b      	str	r3, [r7, #32]
 800200a:	627a      	str	r2, [r7, #36]	@ 0x24
 800200c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002010:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002014:	4621      	mov	r1, r4
 8002016:	1889      	adds	r1, r1, r2
 8002018:	61b9      	str	r1, [r7, #24]
 800201a:	4629      	mov	r1, r5
 800201c:	eb43 0101 	adc.w	r1, r3, r1
 8002020:	61f9      	str	r1, [r7, #28]
 8002022:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002024:	2200      	movs	r2, #0
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	617a      	str	r2, [r7, #20]
 800202a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800202e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002032:	f7fe f96d 	bl	8000310 <__aeabi_uldivmod>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 800203e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002042:	2b01      	cmp	r3, #1
 8002044:	d305      	bcc.n	8002052 <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 8002046:	f04f 32ff 	mov.w	r2, #4294967295
 800204a:	f04f 0300 	mov.w	r3, #0
 800204e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 8002052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002054:	4618      	mov	r0, r3
 8002056:	3750      	adds	r7, #80	@ 0x50
 8002058:	46bd      	mov	sp, r7
 800205a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800205e:	bf00      	nop
 8002060:	20003268 	.word	0x20003268

08002064 <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <led_apply_pwm+0x14>
        period_ticks = 1u;
 8002074:	2301      	movs	r3, #1
 8002076:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	429a      	cmp	r2, r3
 800207e:	d901      	bls.n	8002084 <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d002      	beq.n	8002090 <led_apply_pwm+0x2c>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	3b01      	subs	r3, #1
 800208e:	e000      	b.n	8002092 <led_apply_pwm+0x2e>
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 8002094:	4b0a      	ldr	r3, [pc, #40]	@ (80020c0 <led_apply_pwm+0x5c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800209c:	4a08      	ldr	r2, [pc, #32]	@ (80020c0 <led_apply_pwm+0x5c>)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 80020a2:	4b07      	ldr	r3, [pc, #28]	@ (80020c0 <led_apply_pwm+0x5c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 80020aa:	2101      	movs	r1, #1
 80020ac:	4804      	ldr	r0, [pc, #16]	@ (80020c0 <led_apply_pwm+0x5c>)
 80020ae:	f00b fb8f 	bl	800d7d0 <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 80020b2:	4a03      	ldr	r2, [pc, #12]	@ (80020c0 <led_apply_pwm+0x5c>)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	60d3      	str	r3, [r2, #12]
}
 80020b8:	bf00      	nop
 80020ba:	3710      	adds	r7, #16
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20003268 	.word	0x20003268

080020c4 <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af04      	add	r7, sp, #16
 80020ca:	6078      	str	r0, [r7, #4]
    if (!led)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d029      	beq.n	8002126 <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 80020d2:	f000 f913 	bl	80022fc <led_pwm_stop>
 80020d6:	4603      	mov	r3, r0
 80020d8:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d00d      	beq.n	80020fc <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 80020e0:	4a13      	ldr	r2, [pc, #76]	@ (8002130 <led_force_off+0x6c>)
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	9302      	str	r3, [sp, #8]
 80020e6:	4b13      	ldr	r3, [pc, #76]	@ (8002134 <led_force_off+0x70>)
 80020e8:	9301      	str	r3, [sp, #4]
 80020ea:	4b13      	ldr	r3, [pc, #76]	@ (8002138 <led_force_off+0x74>)
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	4613      	mov	r3, r2
 80020f0:	f06f 0203 	mvn.w	r2, #3
 80020f4:	2164      	movs	r1, #100	@ 0x64
 80020f6:	2001      	movs	r0, #1
 80020f8:	f000 fb96 	bl	8002828 <log_event_auto>
    }
    led_gpio_config_output(led);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff fe85 	bl	8001e0c <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6818      	ldr	r0, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	889b      	ldrh	r3, [r3, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	4619      	mov	r1, r3
 800210e:	f006 fae1 	bl	80086d4 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	735a      	strb	r2, [r3, #13]
 8002124:	e000      	b.n	8002128 <led_force_off+0x64>
        return;
 8002126:	bf00      	nop
}
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	08011264 	.word	0x08011264
 8002134:	080112a4 	.word	0x080112a4
 8002138:	080112c8 	.word	0x080112c8

0800213c <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af04      	add	r7, sp, #16
 8002142:	6078      	str	r0, [r7, #4]
    if (!led)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d029      	beq.n	800219e <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 800214a:	f000 f8d7 	bl	80022fc <led_pwm_stop>
 800214e:	4603      	mov	r3, r0
 8002150:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8002152:	7bfb      	ldrb	r3, [r7, #15]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00d      	beq.n	8002174 <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8002158:	4a13      	ldr	r2, [pc, #76]	@ (80021a8 <led_force_on+0x6c>)
 800215a:	7bfb      	ldrb	r3, [r7, #15]
 800215c:	9302      	str	r3, [sp, #8]
 800215e:	4b13      	ldr	r3, [pc, #76]	@ (80021ac <led_force_on+0x70>)
 8002160:	9301      	str	r3, [sp, #4]
 8002162:	4b13      	ldr	r3, [pc, #76]	@ (80021b0 <led_force_on+0x74>)
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	4613      	mov	r3, r2
 8002168:	f06f 0203 	mvn.w	r2, #3
 800216c:	2164      	movs	r1, #100	@ 0x64
 800216e:	2001      	movs	r0, #1
 8002170:	f000 fb5a 	bl	8002828 <log_event_auto>
    }
    led_gpio_config_output(led);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff fe49 	bl	8001e0c <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6818      	ldr	r0, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	889b      	ldrh	r3, [r3, #4]
 8002182:	2201      	movs	r2, #1
 8002184:	4619      	mov	r1, r3
 8002186:	f006 faa5 	bl	80086d4 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2201      	movs	r2, #1
 800218e:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	735a      	strb	r2, [r3, #13]
 800219c:	e000      	b.n	80021a0 <led_force_on+0x64>
        return;
 800219e:	bf00      	nop
}
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	08011264 	.word	0x08011264
 80021ac:	080112a4 	.word	0x080112a4
 80021b0:	080112c8 	.word	0x080112c8

080021b4 <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af02      	add	r7, sp, #8
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d03c      	beq.n	8002240 <led_force_blink+0x8c>
 80021c6:	887b      	ldrh	r3, [r7, #2]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d039      	beq.n	8002240 <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 80021cc:	887b      	ldrh	r3, [r7, #2]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff fece 	bl	8001f70 <led_compute_period_ticks>
 80021d4:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d801      	bhi.n	80021e0 <led_force_blink+0x2c>
        period_ticks = 2u;
 80021dc:	2302      	movs	r3, #2
 80021de:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021e6:	d902      	bls.n	80021ee <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 80021e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021ec:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	085b      	lsrs	r3, r3, #1
 80021f2:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff fe2e 	bl	8001e56 <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 80021fa:	68b9      	ldr	r1, [r7, #8]
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f7ff ff31 	bl	8002064 <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 8002202:	f000 f85d 	bl	80022c0 <led_pwm_start>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d00f      	beq.n	800222c <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 800220c:	4a0e      	ldr	r2, [pc, #56]	@ (8002248 <led_force_blink+0x94>)
 800220e:	4b0f      	ldr	r3, [pc, #60]	@ (800224c <led_force_blink+0x98>)
 8002210:	9301      	str	r3, [sp, #4]
 8002212:	4b0f      	ldr	r3, [pc, #60]	@ (8002250 <led_force_blink+0x9c>)
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	4613      	mov	r3, r2
 8002218:	f06f 0203 	mvn.w	r2, #3
 800221c:	2164      	movs	r1, #100	@ 0x64
 800221e:	2001      	movs	r0, #1
 8002220:	f000 fb02 	bl	8002828 <log_event_auto>
        led_force_off(led);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f7ff ff4d 	bl	80020c4 <led_force_off>
        return;
 800222a:	e00a      	b.n	8002242 <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2202      	movs	r2, #2
 8002230:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	887a      	ldrh	r2, [r7, #2]
 8002236:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	735a      	strb	r2, [r3, #13]
 800223e:	e000      	b.n	8002242 <led_force_blink+0x8e>
        return;
 8002240:	bf00      	nop
}
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	08011264 	.word	0x08011264
 800224c:	080112d0 	.word	0x080112d0
 8002250:	080112c8 	.word	0x080112c8

08002254 <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	460b      	mov	r3, r1
 800225e:	70fb      	strb	r3, [r7, #3]
 8002260:	4613      	mov	r3, r2
 8002262:	803b      	strh	r3, [r7, #0]
    if (!led)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d026      	beq.n	80022b8 <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 800226a:	78fb      	ldrb	r3, [r7, #3]
 800226c:	2b02      	cmp	r3, #2
 800226e:	d901      	bls.n	8002274 <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 8002270:	2300      	movs	r3, #0
 8002272:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002274:	f3ef 8310 	mrs	r3, PRIMASK
 8002278:	60bb      	str	r3, [r7, #8]
  return(result);
 800227a:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 800227c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800227e:	b672      	cpsid	i
}
 8002280:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 8002282:	78fb      	ldrb	r3, [r7, #3]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d103      	bne.n	8002290 <led_apply_config+0x3c>
        led_force_on(led);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f7ff ff57 	bl	800213c <led_force_on>
 800228e:	e00e      	b.n	80022ae <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 8002290:	78fb      	ldrb	r3, [r7, #3]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d108      	bne.n	80022a8 <led_apply_config+0x54>
 8002296:	883b      	ldrh	r3, [r7, #0]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d005      	beq.n	80022a8 <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 800229c:	883b      	ldrh	r3, [r7, #0]
 800229e:	4619      	mov	r1, r3
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f7ff ff87 	bl	80021b4 <led_force_blink>
 80022a6:	e002      	b.n	80022ae <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f7ff ff0b 	bl	80020c4 <led_force_off>
    }

    if (primask == 0u) {
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d102      	bne.n	80022ba <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 80022b4:	b662      	cpsie	i
}
 80022b6:	e000      	b.n	80022ba <led_apply_config+0x66>
        return;
 80022b8:	bf00      	nop
        __enable_irq();
    }
}
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 80022c6:	4b0b      	ldr	r3, [pc, #44]	@ (80022f4 <led_pwm_start+0x34>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <led_pwm_start+0x12>
        return HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	e00c      	b.n	80022ec <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80022d2:	2100      	movs	r1, #0
 80022d4:	4808      	ldr	r0, [pc, #32]	@ (80022f8 <led_pwm_start+0x38>)
 80022d6:	f00a f9c1 	bl	800c65c <HAL_TIM_PWM_Start>
 80022da:	4603      	mov	r3, r0
 80022dc:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d102      	bne.n	80022ea <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 80022e4:	4b03      	ldr	r3, [pc, #12]	@ (80022f4 <led_pwm_start+0x34>)
 80022e6:	2201      	movs	r2, #1
 80022e8:	701a      	strb	r2, [r3, #0]
    }
    return st;
 80022ea:	79fb      	ldrb	r3, [r7, #7]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	200000e2 	.word	0x200000e2
 80022f8:	20003268 	.word	0x20003268

080022fc <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 8002302:	4b17      	ldr	r3, [pc, #92]	@ (8002360 <led_pwm_stop+0x64>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d101      	bne.n	800230e <led_pwm_stop+0x12>
        return HAL_OK;
 800230a:	2300      	movs	r3, #0
 800230c:	e024      	b.n	8002358 <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 800230e:	2100      	movs	r1, #0
 8002310:	4814      	ldr	r0, [pc, #80]	@ (8002364 <led_pwm_stop+0x68>)
 8002312:	f00a fb53 	bl	800c9bc <HAL_TIM_PWM_Stop>
 8002316:	4603      	mov	r3, r0
 8002318:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 800231a:	79fb      	ldrb	r3, [r7, #7]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d11a      	bne.n	8002356 <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 8002320:	4b10      	ldr	r3, [pc, #64]	@ (8002364 <led_pwm_stop+0x68>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6a1a      	ldr	r2, [r3, #32]
 8002326:	f241 1311 	movw	r3, #4369	@ 0x1111
 800232a:	4013      	ands	r3, r2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d10f      	bne.n	8002350 <led_pwm_stop+0x54>
 8002330:	4b0c      	ldr	r3, [pc, #48]	@ (8002364 <led_pwm_stop+0x68>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6a1a      	ldr	r2, [r3, #32]
 8002336:	f240 4344 	movw	r3, #1092	@ 0x444
 800233a:	4013      	ands	r3, r2
 800233c:	2b00      	cmp	r3, #0
 800233e:	d107      	bne.n	8002350 <led_pwm_stop+0x54>
 8002340:	4b08      	ldr	r3, [pc, #32]	@ (8002364 <led_pwm_stop+0x68>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <led_pwm_stop+0x68>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 0201 	bic.w	r2, r2, #1
 800234e:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 8002350:	4b03      	ldr	r3, [pc, #12]	@ (8002360 <led_pwm_stop+0x64>)
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8002356:	79fb      	ldrb	r3, [r7, #7]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	200000e2 	.word	0x200000e2
 8002364:	20003268 	.word	0x20003268

08002368 <led_service_init>:

void led_service_init(void) {
 8002368:	b580      	push	{r7, lr}
 800236a:	b08a      	sub	sp, #40	@ 0x28
 800236c:	af02      	add	r7, sp, #8
    g_pwm_running = 0u;
 800236e:	4b42      	ldr	r3, [pc, #264]	@ (8002478 <led_service_init+0x110>)
 8002370:	2200      	movs	r2, #0
 8002372:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002374:	2300      	movs	r3, #0
 8002376:	61fb      	str	r3, [r7, #28]
 8002378:	e02d      	b.n	80023d6 <led_service_init+0x6e>
        led_gpio_config_output(&g_leds[i]);
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	011b      	lsls	r3, r3, #4
 800237e:	4a3f      	ldr	r2, [pc, #252]	@ (800247c <led_service_init+0x114>)
 8002380:	4413      	add	r3, r2
 8002382:	4618      	mov	r0, r3
 8002384:	f7ff fd42 	bl	8001e0c <led_gpio_config_output>
        HAL_GPIO_WritePin(g_leds[i].port, g_leds[i].pin, LED_GPIO_OFF_LEVEL);
 8002388:	4a3c      	ldr	r2, [pc, #240]	@ (800247c <led_service_init+0x114>)
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	011b      	lsls	r3, r3, #4
 800238e:	4413      	add	r3, r2
 8002390:	6818      	ldr	r0, [r3, #0]
 8002392:	4a3a      	ldr	r2, [pc, #232]	@ (800247c <led_service_init+0x114>)
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	4413      	add	r3, r2
 800239a:	3304      	adds	r3, #4
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	2200      	movs	r2, #0
 80023a0:	4619      	mov	r1, r3
 80023a2:	f006 f997 	bl	80086d4 <HAL_GPIO_WritePin>
        g_leds[i].mode = LED_MODE_OFF;
 80023a6:	4a35      	ldr	r2, [pc, #212]	@ (800247c <led_service_init+0x114>)
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	011b      	lsls	r3, r3, #4
 80023ac:	4413      	add	r3, r2
 80023ae:	330c      	adds	r3, #12
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 80023b4:	4a31      	ldr	r2, [pc, #196]	@ (800247c <led_service_init+0x114>)
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	4413      	add	r3, r2
 80023bc:	330e      	adds	r3, #14
 80023be:	2200      	movs	r2, #0
 80023c0:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 80023c2:	4a2e      	ldr	r2, [pc, #184]	@ (800247c <led_service_init+0x114>)
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	011b      	lsls	r3, r3, #4
 80023c8:	4413      	add	r3, r2
 80023ca:	330d      	adds	r3, #13
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	3301      	adds	r3, #1
 80023d4:	61fb      	str	r3, [r7, #28]
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d0ce      	beq.n	800237a <led_service_init+0x12>
    }

    if (htim15.Instance != TIM15) {
 80023dc:	4b28      	ldr	r3, [pc, #160]	@ (8002480 <led_service_init+0x118>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a28      	ldr	r2, [pc, #160]	@ (8002484 <led_service_init+0x11c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d001      	beq.n	80023ea <led_service_init+0x82>
        MX_TIM15_Init();
 80023e6:	f004 ff55 	bl	8007294 <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 80023ea:	4825      	ldr	r0, [pc, #148]	@ (8002480 <led_service_init+0x118>)
 80023ec:	f00a f822 	bl	800c434 <HAL_TIM_PWM_Init>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d00c      	beq.n	8002410 <led_service_init+0xa8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 80023f6:	4a24      	ldr	r2, [pc, #144]	@ (8002488 <led_service_init+0x120>)
 80023f8:	4b24      	ldr	r3, [pc, #144]	@ (800248c <led_service_init+0x124>)
 80023fa:	9301      	str	r3, [sp, #4]
 80023fc:	4b24      	ldr	r3, [pc, #144]	@ (8002490 <led_service_init+0x128>)
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	4613      	mov	r3, r2
 8002402:	f06f 0203 	mvn.w	r2, #3
 8002406:	2164      	movs	r1, #100	@ 0x64
 8002408:	2001      	movs	r0, #1
 800240a:	f000 fa0d 	bl	8002828 <log_event_auto>
        return;
 800240e:	e02f      	b.n	8002470 <led_service_init+0x108>
    }

    TIM_OC_InitTypeDef oc = {0};
 8002410:	463b      	mov	r3, r7
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	605a      	str	r2, [r3, #4]
 8002418:	609a      	str	r2, [r3, #8]
 800241a:	60da      	str	r2, [r3, #12]
 800241c:	611a      	str	r2, [r3, #16]
 800241e:	615a      	str	r2, [r3, #20]
 8002420:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 8002422:	2360      	movs	r3, #96	@ 0x60
 8002424:	603b      	str	r3, [r7, #0]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002426:	2300      	movs	r3, #0
 8002428:	60bb      	str	r3, [r7, #8]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002436:	2300      	movs	r3, #0
 8002438:	61bb      	str	r3, [r7, #24]
    oc.Pulse = 0u;
 800243a:	2300      	movs	r3, #0
 800243c:	607b      	str	r3, [r7, #4]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 800243e:	463b      	mov	r3, r7
 8002440:	2200      	movs	r2, #0
 8002442:	4619      	mov	r1, r3
 8002444:	480e      	ldr	r0, [pc, #56]	@ (8002480 <led_service_init+0x118>)
 8002446:	f00a ff75 	bl	800d334 <HAL_TIM_PWM_ConfigChannel>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d00c      	beq.n	800246a <led_service_init+0x102>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 8002450:	4a0d      	ldr	r2, [pc, #52]	@ (8002488 <led_service_init+0x120>)
 8002452:	4b10      	ldr	r3, [pc, #64]	@ (8002494 <led_service_init+0x12c>)
 8002454:	9301      	str	r3, [sp, #4]
 8002456:	4b0e      	ldr	r3, [pc, #56]	@ (8002490 <led_service_init+0x128>)
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	4613      	mov	r3, r2
 800245c:	f06f 0203 	mvn.w	r2, #3
 8002460:	2164      	movs	r1, #100	@ 0x64
 8002462:	2001      	movs	r0, #1
 8002464:	f000 f9e0 	bl	8002828 <log_event_auto>
        return;
 8002468:	e002      	b.n	8002470 <led_service_init+0x108>
    }

    led_force_off(&g_leds[0]);
 800246a:	4804      	ldr	r0, [pc, #16]	@ (800247c <led_service_init+0x114>)
 800246c:	f7ff fe2a 	bl	80020c4 <led_force_off>
}
 8002470:	3720      	adds	r7, #32
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200000e2 	.word	0x200000e2
 800247c:	20000000 	.word	0x20000000
 8002480:	20003268 	.word	0x20003268
 8002484:	40014000 	.word	0x40014000
 8002488:	08011264 	.word	0x08011264
 800248c:	080112f0 	.word	0x080112f0
 8002490:	080112c8 	.word	0x080112c8
 8002494:	08011314 	.word	0x08011314

08002498 <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8002498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800249a:	b097      	sub	sp, #92	@ 0x5c
 800249c:	af0a      	add	r7, sp, #40	@ 0x28
 800249e:	6178      	str	r0, [r7, #20]
 80024a0:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f000 80d2 	beq.w	800264e <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	2b08      	cmp	r3, #8
 80024ae:	d902      	bls.n	80024b6 <led_on_led_ctrl+0x1e>
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80024b4:	d90e      	bls.n	80024d4 <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 80024b6:	4a68      	ldr	r2, [pc, #416]	@ (8002658 <led_on_led_ctrl+0x1c0>)
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	9302      	str	r3, [sp, #8]
 80024bc:	4b67      	ldr	r3, [pc, #412]	@ (800265c <led_on_led_ctrl+0x1c4>)
 80024be:	9301      	str	r3, [sp, #4]
 80024c0:	4b67      	ldr	r3, [pc, #412]	@ (8002660 <led_on_led_ctrl+0x1c8>)
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	4613      	mov	r3, r2
 80024c6:	f06f 0203 	mvn.w	r2, #3
 80024ca:	2164      	movs	r1, #100	@ 0x64
 80024cc:	2001      	movs	r0, #1
 80024ce:	f000 f9ab 	bl	8002828 <log_event_auto>
        return;
 80024d2:	e0bd      	b.n	8002650 <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 80024d4:	f107 031c 	add.w	r3, r7, #28
 80024d8:	461a      	mov	r2, r3
 80024da:	6939      	ldr	r1, [r7, #16]
 80024dc:	6978      	ldr	r0, [r7, #20]
 80024de:	f7fe f988 	bl	80007f2 <led_ctrl_req_decoder>
 80024e2:	4603      	mov	r3, r0
 80024e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 80024e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d00f      	beq.n	8002510 <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 80024f0:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80024f4:	4958      	ldr	r1, [pc, #352]	@ (8002658 <led_on_led_ctrl+0x1c0>)
 80024f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80024fa:	9302      	str	r3, [sp, #8]
 80024fc:	4b59      	ldr	r3, [pc, #356]	@ (8002664 <led_on_led_ctrl+0x1cc>)
 80024fe:	9301      	str	r3, [sp, #4]
 8002500:	4b59      	ldr	r3, [pc, #356]	@ (8002668 <led_on_led_ctrl+0x1d0>)
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	460b      	mov	r3, r1
 8002506:	2164      	movs	r1, #100	@ 0x64
 8002508:	2001      	movs	r0, #1
 800250a:	f000 f98d 	bl	8002828 <log_event_auto>
        return;
 800250e:	e09f      	b.n	8002650 <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 8002510:	7f7b      	ldrb	r3, [r7, #29]
 8002512:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 8002516:	2301      	movs	r3, #1
 8002518:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 800251c:	2300      	movs	r3, #0
 800251e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002528:	2300      	movs	r3, #0
 800252a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800252c:	e02d      	b.n	800258a <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 800252e:	2301      	movs	r3, #1
 8002530:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 8002534:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002538:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800253c:	4013      	ands	r3, r2
 800253e:	b2db      	uxtb	r3, r3
 8002540:	2b00      	cmp	r3, #0
 8002542:	d01e      	beq.n	8002582 <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 8002544:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002548:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800254c:	4313      	orrs	r3, r2
 800254e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 8002552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002554:	011b      	lsls	r3, r3, #4
 8002556:	4a45      	ldr	r2, [pc, #276]	@ (800266c <led_on_led_ctrl+0x1d4>)
 8002558:	1898      	adds	r0, r3, r2
 800255a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	3320      	adds	r3, #32
 8002560:	f107 0210 	add.w	r2, r7, #16
 8002564:	4413      	add	r3, r2
 8002566:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 800256a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	3320      	adds	r3, #32
 8002570:	f107 0210 	add.w	r2, r7, #16
 8002574:	4413      	add	r3, r2
 8002576:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800257a:	461a      	mov	r2, r3
 800257c:	f7ff fe6a 	bl	8002254 <led_apply_config>
 8002580:	e000      	b.n	8002584 <led_on_led_ctrl+0xec>
            continue;
 8002582:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002586:	3301      	adds	r3, #1
 8002588:	62bb      	str	r3, [r7, #40]	@ 0x28
 800258a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0ce      	beq.n	800252e <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 8002590:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002594:	43db      	mvns	r3, r3
 8002596:	b2da      	uxtb	r2, r3
 8002598:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800259c:	4013      	ands	r3, r2
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 80025a4:	2301      	movs	r3, #1
 80025a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80025aa:	e00a      	b.n	80025c2 <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 80025ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d106      	bne.n	80025c2 <led_on_led_ctrl+0x12a>
 80025b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d002      	beq.n	80025c2 <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 80025bc:	2301      	movs	r3, #1
 80025be:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 80025c2:	7f3b      	ldrb	r3, [r7, #28]
 80025c4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80025c8:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fc6b 	bl	8001ea8 <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 80025d2:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80025d6:	4e20      	ldr	r6, [pc, #128]	@ (8002658 <led_on_led_ctrl+0x1c0>)
 80025d8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80025dc:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80025e0:	4b22      	ldr	r3, [pc, #136]	@ (800266c <led_on_led_ctrl+0x1d4>)
 80025e2:	7b1b      	ldrb	r3, [r3, #12]
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	4b21      	ldr	r3, [pc, #132]	@ (800266c <led_on_led_ctrl+0x1d4>)
 80025e8:	89db      	ldrh	r3, [r3, #14]
 80025ea:	4821      	ldr	r0, [pc, #132]	@ (8002670 <led_on_led_ctrl+0x1d8>)
 80025ec:	fba0 0303 	umull	r0, r3, r0, r3
 80025f0:	095b      	lsrs	r3, r3, #5
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	4b1d      	ldr	r3, [pc, #116]	@ (800266c <led_on_led_ctrl+0x1d4>)
 80025f8:	89db      	ldrh	r3, [r3, #14]
 80025fa:	481d      	ldr	r0, [pc, #116]	@ (8002670 <led_on_led_ctrl+0x1d8>)
 80025fc:	fba0 5003 	umull	r5, r0, r0, r3
 8002600:	0940      	lsrs	r0, r0, #5
 8002602:	2564      	movs	r5, #100	@ 0x64
 8002604:	fb05 f000 	mul.w	r0, r5, r0
 8002608:	1a1b      	subs	r3, r3, r0
 800260a:	b29b      	uxth	r3, r3
 800260c:	461d      	mov	r5, r3
 800260e:	4b17      	ldr	r3, [pc, #92]	@ (800266c <led_on_led_ctrl+0x1d4>)
 8002610:	7b5b      	ldrb	r3, [r3, #13]
 8002612:	607b      	str	r3, [r7, #4]
 8002614:	4b17      	ldr	r3, [pc, #92]	@ (8002674 <led_on_led_ctrl+0x1dc>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261a:	3301      	adds	r3, #1
 800261c:	4815      	ldr	r0, [pc, #84]	@ (8002674 <led_on_led_ctrl+0x1dc>)
 800261e:	6800      	ldr	r0, [r0, #0]
 8002620:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002622:	9009      	str	r0, [sp, #36]	@ 0x24
 8002624:	9308      	str	r3, [sp, #32]
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	9007      	str	r0, [sp, #28]
 800262a:	9506      	str	r5, [sp, #24]
 800262c:	68b8      	ldr	r0, [r7, #8]
 800262e:	9005      	str	r0, [sp, #20]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	9304      	str	r3, [sp, #16]
 8002634:	9103      	str	r1, [sp, #12]
 8002636:	9202      	str	r2, [sp, #8]
 8002638:	4b0f      	ldr	r3, [pc, #60]	@ (8002678 <led_on_led_ctrl+0x1e0>)
 800263a:	9301      	str	r3, [sp, #4]
 800263c:	4b0f      	ldr	r3, [pc, #60]	@ (800267c <led_on_led_ctrl+0x1e4>)
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	4633      	mov	r3, r6
 8002642:	4622      	mov	r2, r4
 8002644:	2102      	movs	r1, #2
 8002646:	2001      	movs	r0, #1
 8002648:	f000 f8ee 	bl	8002828 <log_event_auto>
 800264c:	e000      	b.n	8002650 <led_on_led_ctrl+0x1b8>
        return;
 800264e:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
 8002650:	3734      	adds	r7, #52	@ 0x34
 8002652:	46bd      	mov	sp, r7
 8002654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002656:	bf00      	nop
 8002658:	08011264 	.word	0x08011264
 800265c:	0801133c 	.word	0x0801133c
 8002660:	08011358 	.word	0x08011358
 8002664:	0801135c 	.word	0x0801135c
 8002668:	08011380 	.word	0x08011380
 800266c:	20000000 	.word	0x20000000
 8002670:	51eb851f 	.word	0x51eb851f
 8002674:	20003268 	.word	0x20003268
 8002678:	08011388 	.word	0x08011388
 800267c:	080113d8 	.word	0x080113d8

08002680 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002688:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800268c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002690:	f003 0301 	and.w	r3, r3, #1
 8002694:	2b00      	cmp	r3, #0
 8002696:	d013      	beq.n	80026c0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002698:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800269c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80026a0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00b      	beq.n	80026c0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80026a8:	e000      	b.n	80026ac <ITM_SendChar+0x2c>
    {
      __NOP();
 80026aa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80026ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0f9      	beq.n	80026aa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80026b6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	b2d2      	uxtb	r2, r2
 80026be:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80026c0:	687b      	ldr	r3, [r7, #4]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
	...

080026d0 <log_service_init>:
// mesmo quando o SWO estiver habilitado.
#ifndef LOG_FORCE_UART
#define LOG_FORCE_UART 0
#endif

void log_service_init(void){
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 80026d4:	4b04      	ldr	r3, [pc, #16]	@ (80026e8 <log_service_init+0x18>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6898      	ldr	r0, [r3, #8]
 80026da:	2300      	movs	r3, #0
 80026dc:	2202      	movs	r2, #2
 80026de:	2100      	movs	r1, #0
 80026e0:	f00d fd48 	bl	8010174 <setvbuf>
}
 80026e4:	bf00      	nop
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	2000003c 	.word	0x2000003c

080026ec <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	603a      	str	r2, [r7, #0]
 80026f6:	71fb      	strb	r3, [r7, #7]
 80026f8:	460b      	mov	r3, r1
 80026fa:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 80026fc:	79f9      	ldrb	r1, [r7, #7]
 80026fe:	79ba      	ldrb	r2, [r7, #6]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	4803      	ldr	r0, [pc, #12]	@ (8002710 <log_event_ids+0x24>)
 8002704:	f00d fd24 	bl	8010150 <iprintf>
}
 8002708:	bf00      	nop
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	080113e0 	.word	0x080113e0

08002714 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <log_event_names+0x16>
 8002726:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <log_event_names+0x40>)
 8002728:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <log_event_names+0x20>
 8002730:	4b08      	ldr	r3, [pc, #32]	@ (8002754 <log_event_names+0x40>)
 8002732:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <log_event_names+0x2a>
 800273a:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <log_event_names+0x40>)
 800273c:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68ba      	ldr	r2, [r7, #8]
 8002742:	68f9      	ldr	r1, [r7, #12]
 8002744:	4804      	ldr	r0, [pc, #16]	@ (8002758 <log_event_names+0x44>)
 8002746:	f00d fd03 	bl	8010150 <iprintf>
}
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	08011400 	.word	0x08011400
 8002758:	08011404 	.word	0x08011404

0800275c <log_swo_enabled>:

// Verifica em tempo de execução se o SWO/ITM está habilitado (porta 0).
static inline int log_swo_enabled(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002760:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <log_swo_enabled+0x4c>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002768:	2b00      	cmp	r3, #0
 800276a:	d017      	beq.n	800279c <log_swo_enabled+0x40>
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 800276c:	4b0f      	ldr	r3, [pc, #60]	@ (80027ac <log_swo_enabled+0x50>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 0320 	and.w	r3, r3, #32
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002774:	2b00      	cmp	r3, #0
 8002776:	d011      	beq.n	800279c <log_swo_enabled+0x40>
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002778:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800277c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002780:	f003 0301 	and.w	r3, r3, #1
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002784:	2b00      	cmp	r3, #0
 8002786:	d009      	beq.n	800279c <log_swo_enabled+0x40>
            (ITM->TER & (1UL << 0)));
 8002788:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800278c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002790:	f003 0301 	and.w	r3, r3, #1
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <log_swo_enabled+0x40>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <log_swo_enabled+0x42>
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000edf0 	.word	0xe000edf0
 80027ac:	e0042000 	.word	0xe0042000

080027b0 <_write>:

// Retarget de printf: usa SWO quando disponível; senão, USART1.
int _write(int fd, char *ptr, int len)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
    if (fd != 1 && fd != 2)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d005      	beq.n	80027ce <_write+0x1e>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d002      	beq.n	80027ce <_write+0x1e>
        return -1;
 80027c8:	f04f 33ff 	mov.w	r3, #4294967295
 80027cc:	e026      	b.n	800281c <_write+0x6c>

    if (!LOG_FORCE_UART && log_swo_enabled()) {
 80027ce:	f7ff ffc5 	bl	800275c <log_swo_enabled>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d012      	beq.n	80027fe <_write+0x4e>
        // Envia sem desabilitar interrupções para não afetar o tempo do TIM6
        for (int i = 0; i < len; ++i) {
 80027d8:	2300      	movs	r3, #0
 80027da:	617b      	str	r3, [r7, #20]
 80027dc:	e009      	b.n	80027f2 <_write+0x42>
            ITM_SendChar((uint32_t)ptr[i]);
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	4413      	add	r3, r2
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff ff4a 	bl	8002680 <ITM_SendChar>
        for (int i = 0; i < len; ++i) {
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	3301      	adds	r3, #1
 80027f0:	617b      	str	r3, [r7, #20]
 80027f2:	697a      	ldr	r2, [r7, #20]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	dbf1      	blt.n	80027de <_write+0x2e>
        }
        return len;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	e00e      	b.n	800281c <_write+0x6c>
    }

    // Fallback: UART1 síncrona
    if (HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, HAL_MAX_DELAY) == HAL_OK)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	b29a      	uxth	r2, r3
 8002802:	f04f 33ff 	mov.w	r3, #4294967295
 8002806:	68b9      	ldr	r1, [r7, #8]
 8002808:	4806      	ldr	r0, [pc, #24]	@ (8002824 <_write+0x74>)
 800280a:	f00c fc43 	bl	800f094 <HAL_UART_Transmit>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <_write+0x68>
        return len;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	e001      	b.n	800281c <_write+0x6c>
    return -1;
 8002818:	f04f 33ff 	mov.w	r3, #4294967295
}
 800281c:	4618      	mov	r0, r3
 800281e:	3718      	adds	r7, #24
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	200032b4 	.word	0x200032b4

08002828 <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 8002828:	b580      	push	{r7, lr}
 800282a:	b0a8      	sub	sp, #160	@ 0xa0
 800282c:	af00      	add	r7, sp, #0
 800282e:	60ba      	str	r2, [r7, #8]
 8002830:	607b      	str	r3, [r7, #4]
 8002832:	4603      	mov	r3, r0
 8002834:	73fb      	strb	r3, [r7, #15]
 8002836:	460b      	mov	r3, r1
 8002838:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 800283a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800283e:	2b00      	cmp	r3, #0
 8002840:	d010      	beq.n	8002864 <log_event_auto+0x3c>
 8002842:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d00b      	beq.n	8002864 <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 800284c:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8002850:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8002852:	f107 0018 	add.w	r0, r7, #24
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800285c:	2180      	movs	r1, #128	@ 0x80
 800285e:	f00d fdaf 	bl	80103c0 <vsniprintf>
    if(fmt && fmt[0]){
 8002862:	e003      	b.n	800286c <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8002864:	233f      	movs	r3, #63	@ 0x3f
 8002866:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 8002868:	2300      	movs	r3, #0
 800286a:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <log_event_auto+0x4e>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	e000      	b.n	8002878 <log_event_auto+0x50>
 8002876:	4b0d      	ldr	r3, [pc, #52]	@ (80028ac <log_event_auto+0x84>)
 8002878:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 800287c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002880:	2b00      	cmp	r3, #0
 8002882:	d002      	beq.n	800288a <log_event_auto+0x62>
 8002884:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002888:	e000      	b.n	800288c <log_event_auto+0x64>
 800288a:	4b08      	ldr	r3, [pc, #32]	@ (80028ac <log_event_auto+0x84>)
 800288c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8002890:	f107 0318 	add.w	r3, r7, #24
 8002894:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002898:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800289c:	4804      	ldr	r0, [pc, #16]	@ (80028b0 <log_event_auto+0x88>)
 800289e:	f00d fc57 	bl	8010150 <iprintf>
}
 80028a2:	bf00      	nop
 80028a4:	37a0      	adds	r7, #160	@ 0xa0
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	08011400 	.word	0x08011400
 80028b0:	08011404 	.word	0x08011404

080028b4 <gpio_bsrr_set>:
    { GPIOB, GPIO_PIN_1, GPIOA, GPIO_PIN_2, GPIOD, GPIO_PIN_14,
      MOTION_ENCODER_TYPE_TIM, &htim5, NULL, 32u },
};

static inline void gpio_bsrr_set(GPIO_TypeDef *port, uint16_t pin)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	460b      	mov	r3, r1
 80028be:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d003      	beq.n	80028ce <gpio_bsrr_set+0x1a>
    port->BSRR = pin;
 80028c6:	887a      	ldrh	r2, [r7, #2]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	619a      	str	r2, [r3, #24]
 80028cc:	e000      	b.n	80028d0 <gpio_bsrr_set+0x1c>
    if (!port) return;
 80028ce:	bf00      	nop
}
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <gpio_bsrr_reset>:
static inline void gpio_bsrr_reset(GPIO_TypeDef *port, uint16_t pin)
{
 80028da:	b480      	push	{r7}
 80028dc:	b083      	sub	sp, #12
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
 80028e2:	460b      	mov	r3, r1
 80028e4:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d004      	beq.n	80028f6 <gpio_bsrr_reset+0x1c>
    port->BSRR = ((uint32_t)pin) << 16u;
 80028ec:	887b      	ldrh	r3, [r7, #2]
 80028ee:	041a      	lsls	r2, r3, #16
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	619a      	str	r2, [r3, #24]
 80028f4:	e000      	b.n	80028f8 <gpio_bsrr_reset+0x1e>
    if (!port) return;
 80028f6:	bf00      	nop
}
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
	...

08002904 <motion_hw_init>:

void motion_hw_init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
    // Garante STEP baixo e drivers desabilitados
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 800290a:	2300      	movs	r3, #0
 800290c:	71fb      	strb	r3, [r7, #7]
 800290e:	e02b      	b.n	8002968 <motion_hw_init+0x64>
        gpio_bsrr_reset(g_axis[i].step_port, g_axis[i].step_pin);
 8002910:	79fa      	ldrb	r2, [r7, #7]
 8002912:	493d      	ldr	r1, [pc, #244]	@ (8002a08 <motion_hw_init+0x104>)
 8002914:	4613      	mov	r3, r2
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	4413      	add	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	6818      	ldr	r0, [r3, #0]
 8002920:	79fa      	ldrb	r2, [r7, #7]
 8002922:	4939      	ldr	r1, [pc, #228]	@ (8002a08 <motion_hw_init+0x104>)
 8002924:	4613      	mov	r3, r2
 8002926:	00db      	lsls	r3, r3, #3
 8002928:	4413      	add	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	3304      	adds	r3, #4
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	4619      	mov	r1, r3
 8002934:	f7ff ffd1 	bl	80028da <gpio_bsrr_reset>
        // Enable ativo em baixo: mantém alto (desabilitado)
        gpio_bsrr_set(g_axis[i].ena_port, g_axis[i].ena_pin);
 8002938:	79fa      	ldrb	r2, [r7, #7]
 800293a:	4933      	ldr	r1, [pc, #204]	@ (8002a08 <motion_hw_init+0x104>)
 800293c:	4613      	mov	r3, r2
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	4413      	add	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	440b      	add	r3, r1
 8002946:	3310      	adds	r3, #16
 8002948:	6818      	ldr	r0, [r3, #0]
 800294a:	79fa      	ldrb	r2, [r7, #7]
 800294c:	492e      	ldr	r1, [pc, #184]	@ (8002a08 <motion_hw_init+0x104>)
 800294e:	4613      	mov	r3, r2
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	3314      	adds	r3, #20
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	4619      	mov	r1, r3
 800295e:	f7ff ffa9 	bl	80028b4 <gpio_bsrr_set>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002962:	79fb      	ldrb	r3, [r7, #7]
 8002964:	3301      	adds	r3, #1
 8002966:	71fb      	strb	r3, [r7, #7]
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	2b02      	cmp	r3, #2
 800296c:	d9d0      	bls.n	8002910 <motion_hw_init+0xc>
    }

    // Zera contadores e inicia encoders conforme o tipo de periférico
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 800296e:	2300      	movs	r3, #0
 8002970:	71bb      	strb	r3, [r7, #6]
 8002972:	e034      	b.n	80029de <motion_hw_init+0xda>
        const motion_axis_hw_t *axis = &g_axis[i];
 8002974:	79ba      	ldrb	r2, [r7, #6]
 8002976:	4613      	mov	r3, r2
 8002978:	00db      	lsls	r3, r3, #3
 800297a:	4413      	add	r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4a22      	ldr	r2, [pc, #136]	@ (8002a08 <motion_hw_init+0x104>)
 8002980:	4413      	add	r3, r2
 8002982:	603b      	str	r3, [r7, #0]
        if (axis->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	7d9b      	ldrb	r3, [r3, #22]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d110      	bne.n	80029ae <motion_hw_init+0xaa>
            __HAL_TIM_SET_COUNTER(axis->tim, 0u);
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2200      	movs	r2, #0
 8002994:	625a      	str	r2, [r3, #36]	@ 0x24
            if (HAL_TIM_Encoder_Start(axis->tim, TIM_CHANNEL_ALL) != HAL_OK) {
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	213c      	movs	r1, #60	@ 0x3c
 800299c:	4618      	mov	r0, r3
 800299e:	f00a fb03 	bl	800cfa8 <HAL_TIM_Encoder_Start>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d017      	beq.n	80029d8 <motion_hw_init+0xd4>
                Error_Handler();
 80029a8:	f004 f914 	bl	8006bd4 <Error_Handler>
 80029ac:	e014      	b.n	80029d8 <motion_hw_init+0xd4>
            }
        } else if (axis->encoder_type == MOTION_ENCODER_TYPE_LPTIM) {
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	7d9b      	ldrb	r3, [r3, #22]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d110      	bne.n	80029d8 <motion_hw_init+0xd4>
            (void)HAL_LPTIM_Encoder_Stop(axis->lptim);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f006 f984 	bl	8008cc8 <HAL_LPTIM_Encoder_Stop>
            if (HAL_LPTIM_Encoder_Start(axis->lptim, LPTIM_ENCODER_PERIOD) != HAL_OK) {
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	69db      	ldr	r3, [r3, #28]
 80029c4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80029c8:	4618      	mov	r0, r3
 80029ca:	f006 f8f3 	bl	8008bb4 <HAL_LPTIM_Encoder_Start>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <motion_hw_init+0xd4>
                Error_Handler();
 80029d4:	f004 f8fe 	bl	8006bd4 <Error_Handler>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 80029d8:	79bb      	ldrb	r3, [r7, #6]
 80029da:	3301      	adds	r3, #1
 80029dc:	71bb      	strb	r3, [r7, #6]
 80029de:	79bb      	ldrb	r3, [r7, #6]
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d9c7      	bls.n	8002974 <motion_hw_init+0x70>
#endif
        }
    }

    // Mantém os EN dos eixos Y (1) e Z (2) ativados (nível baixo) conforme solicitado
    gpio_bsrr_reset(g_axis[1].ena_port, g_axis[1].ena_pin);
 80029e4:	4b09      	ldr	r3, [pc, #36]	@ (8002a0c <motion_hw_init+0x108>)
 80029e6:	2220      	movs	r2, #32
 80029e8:	4611      	mov	r1, r2
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff ff75 	bl	80028da <gpio_bsrr_reset>
    gpio_bsrr_reset(g_axis[2].ena_port, g_axis[2].ena_pin);
 80029f0:	4b07      	ldr	r3, [pc, #28]	@ (8002a10 <motion_hw_init+0x10c>)
 80029f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80029f6:	4611      	mov	r1, r2
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff6e 	bl	80028da <gpio_bsrr_reset>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	08011b88 	.word	0x08011b88
 8002a0c:	48000800 	.word	0x48000800
 8002a10:	48000c00 	.word	0x48000c00

08002a14 <motion_hw_set_dir>:

void motion_hw_set_dir(uint8_t axis, uint8_t dir)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	460a      	mov	r2, r1
 8002a1e:	71fb      	strb	r3, [r7, #7]
 8002a20:	4613      	mov	r3, r2
 8002a22:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002a24:	79fb      	ldrb	r3, [r7, #7]
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d82e      	bhi.n	8002a88 <motion_hw_set_dir+0x74>
    if (dir) gpio_bsrr_set(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002a2a:	79bb      	ldrb	r3, [r7, #6]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d015      	beq.n	8002a5c <motion_hw_set_dir+0x48>
 8002a30:	79fa      	ldrb	r2, [r7, #7]
 8002a32:	4917      	ldr	r1, [pc, #92]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a34:	4613      	mov	r3, r2
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	4413      	add	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	440b      	add	r3, r1
 8002a3e:	3308      	adds	r3, #8
 8002a40:	6818      	ldr	r0, [r3, #0]
 8002a42:	79fa      	ldrb	r2, [r7, #7]
 8002a44:	4912      	ldr	r1, [pc, #72]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a46:	4613      	mov	r3, r2
 8002a48:	00db      	lsls	r3, r3, #3
 8002a4a:	4413      	add	r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	440b      	add	r3, r1
 8002a50:	330c      	adds	r3, #12
 8002a52:	881b      	ldrh	r3, [r3, #0]
 8002a54:	4619      	mov	r1, r3
 8002a56:	f7ff ff2d 	bl	80028b4 <gpio_bsrr_set>
 8002a5a:	e016      	b.n	8002a8a <motion_hw_set_dir+0x76>
    else     gpio_bsrr_reset(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002a5c:	79fa      	ldrb	r2, [r7, #7]
 8002a5e:	490c      	ldr	r1, [pc, #48]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a60:	4613      	mov	r3, r2
 8002a62:	00db      	lsls	r3, r3, #3
 8002a64:	4413      	add	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	3308      	adds	r3, #8
 8002a6c:	6818      	ldr	r0, [r3, #0]
 8002a6e:	79fa      	ldrb	r2, [r7, #7]
 8002a70:	4907      	ldr	r1, [pc, #28]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a72:	4613      	mov	r3, r2
 8002a74:	00db      	lsls	r3, r3, #3
 8002a76:	4413      	add	r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	440b      	add	r3, r1
 8002a7c:	330c      	adds	r3, #12
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	4619      	mov	r1, r3
 8002a82:	f7ff ff2a 	bl	80028da <gpio_bsrr_reset>
 8002a86:	e000      	b.n	8002a8a <motion_hw_set_dir+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002a88:	bf00      	nop
}
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	08011b88 	.word	0x08011b88

08002a94 <motion_hw_enable>:

void motion_hw_enable(uint8_t axis, uint8_t enable)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	460a      	mov	r2, r1
 8002a9e:	71fb      	strb	r3, [r7, #7]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002aa4:	79fb      	ldrb	r3, [r7, #7]
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d82e      	bhi.n	8002b08 <motion_hw_enable+0x74>
    // Enable ativo em baixo: enable=1 -> força baixo
    if (enable) gpio_bsrr_reset(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002aaa:	79bb      	ldrb	r3, [r7, #6]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d015      	beq.n	8002adc <motion_hw_enable+0x48>
 8002ab0:	79fa      	ldrb	r2, [r7, #7]
 8002ab2:	4917      	ldr	r1, [pc, #92]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	4413      	add	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	440b      	add	r3, r1
 8002abe:	3310      	adds	r3, #16
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	79fa      	ldrb	r2, [r7, #7]
 8002ac4:	4912      	ldr	r1, [pc, #72]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	4413      	add	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	3314      	adds	r3, #20
 8002ad2:	881b      	ldrh	r3, [r3, #0]
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	f7ff ff00 	bl	80028da <gpio_bsrr_reset>
 8002ada:	e016      	b.n	8002b0a <motion_hw_enable+0x76>
    else        gpio_bsrr_set(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002adc:	79fa      	ldrb	r2, [r7, #7]
 8002ade:	490c      	ldr	r1, [pc, #48]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	00db      	lsls	r3, r3, #3
 8002ae4:	4413      	add	r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	3310      	adds	r3, #16
 8002aec:	6818      	ldr	r0, [r3, #0]
 8002aee:	79fa      	ldrb	r2, [r7, #7]
 8002af0:	4907      	ldr	r1, [pc, #28]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002af2:	4613      	mov	r3, r2
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	4413      	add	r3, r2
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	440b      	add	r3, r1
 8002afc:	3314      	adds	r3, #20
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	4619      	mov	r1, r3
 8002b02:	f7ff fed7 	bl	80028b4 <gpio_bsrr_set>
 8002b06:	e000      	b.n	8002b0a <motion_hw_enable+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b08:	bf00      	nop
}
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	08011b88 	.word	0x08011b88

08002b14 <motion_hw_step_high>:

void motion_hw_step_high(uint8_t axis)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d814      	bhi.n	8002b4e <motion_hw_step_high+0x3a>
    gpio_bsrr_set(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002b24:	79fa      	ldrb	r2, [r7, #7]
 8002b26:	490c      	ldr	r1, [pc, #48]	@ (8002b58 <motion_hw_step_high+0x44>)
 8002b28:	4613      	mov	r3, r2
 8002b2a:	00db      	lsls	r3, r3, #3
 8002b2c:	4413      	add	r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	6818      	ldr	r0, [r3, #0]
 8002b34:	79fa      	ldrb	r2, [r7, #7]
 8002b36:	4908      	ldr	r1, [pc, #32]	@ (8002b58 <motion_hw_step_high+0x44>)
 8002b38:	4613      	mov	r3, r2
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	4413      	add	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	3304      	adds	r3, #4
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	4619      	mov	r1, r3
 8002b48:	f7ff feb4 	bl	80028b4 <gpio_bsrr_set>
 8002b4c:	e000      	b.n	8002b50 <motion_hw_step_high+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b4e:	bf00      	nop
}
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	08011b88 	.word	0x08011b88

08002b5c <motion_hw_step_low>:
void motion_hw_step_low(uint8_t axis)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	4603      	mov	r3, r0
 8002b64:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b66:	79fb      	ldrb	r3, [r7, #7]
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d814      	bhi.n	8002b96 <motion_hw_step_low+0x3a>
    gpio_bsrr_reset(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002b6c:	79fa      	ldrb	r2, [r7, #7]
 8002b6e:	490c      	ldr	r1, [pc, #48]	@ (8002ba0 <motion_hw_step_low+0x44>)
 8002b70:	4613      	mov	r3, r2
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	4413      	add	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	440b      	add	r3, r1
 8002b7a:	6818      	ldr	r0, [r3, #0]
 8002b7c:	79fa      	ldrb	r2, [r7, #7]
 8002b7e:	4908      	ldr	r1, [pc, #32]	@ (8002ba0 <motion_hw_step_low+0x44>)
 8002b80:	4613      	mov	r3, r2
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	4413      	add	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	4619      	mov	r1, r3
 8002b90:	f7ff fea3 	bl	80028da <gpio_bsrr_reset>
 8002b94:	e000      	b.n	8002b98 <motion_hw_step_low+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b96:	bf00      	nop
}
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	08011b88 	.word	0x08011b88

08002ba4 <motion_hw_encoder_read_raw>:

uint32_t motion_hw_encoder_read_raw(uint8_t axis)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0;
 8002bae:	79fb      	ldrb	r3, [r7, #7]
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d901      	bls.n	8002bb8 <motion_hw_encoder_read_raw+0x14>
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	e015      	b.n	8002be4 <motion_hw_encoder_read_raw+0x40>
    const motion_axis_hw_t *hw = &g_axis[axis];
 8002bb8:	79fa      	ldrb	r2, [r7, #7]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	00db      	lsls	r3, r3, #3
 8002bbe:	4413      	add	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4a0b      	ldr	r2, [pc, #44]	@ (8002bf0 <motion_hw_encoder_read_raw+0x4c>)
 8002bc4:	4413      	add	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
    if (hw->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	7d9b      	ldrb	r3, [r3, #22]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d104      	bne.n	8002bda <motion_hw_encoder_read_raw+0x36>
        return (uint32_t)__HAL_TIM_GET_COUNTER(hw->tim);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd8:	e004      	b.n	8002be4 <motion_hw_encoder_read_raw+0x40>
    } else {
        return (uint32_t)(hw->lptim->Instance->CNT & 0xFFFFu);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	b29b      	uxth	r3, r3
    }
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	08011b88 	.word	0x08011b88

08002bf4 <motion_hw_encoder_bits>:

uint8_t motion_hw_encoder_bits(uint8_t axis)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0u;
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d901      	bls.n	8002c08 <motion_hw_encoder_bits+0x14>
 8002c04:	2300      	movs	r3, #0
 8002c06:	e008      	b.n	8002c1a <motion_hw_encoder_bits+0x26>
    return g_axis[axis].counter_bits;
 8002c08:	79fa      	ldrb	r2, [r7, #7]
 8002c0a:	4907      	ldr	r1, [pc, #28]	@ (8002c28 <motion_hw_encoder_bits+0x34>)
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	4413      	add	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	440b      	add	r3, r1
 8002c16:	3320      	adds	r3, #32
 8002c18:	781b      	ldrb	r3, [r3, #0]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	08011b88 	.word	0x08011b88

08002c2c <control_steps_per_rev_axis>:

/* Quantos "steps físicos" existem em 1 volta de eixo (por eixo):
 * 400 passos base do motor (0,9°) × microstep configurado no TMC daquele eixo.
 */
static inline uint32_t control_steps_per_rev_axis(uint8_t axis)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) axis = 0;
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d901      	bls.n	8002c40 <control_steps_per_rev_axis+0x14>
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	71fb      	strb	r3, [r7, #7]
    return STEPS_PER_REV_BASE * (uint32_t)g_microstep_factor[axis];
 8002c40:	79fb      	ldrb	r3, [r7, #7]
 8002c42:	4a07      	ldr	r2, [pc, #28]	@ (8002c60 <control_steps_per_rev_axis+0x34>)
 8002c44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002c50:	fb02 f303 	mul.w	r3, r2, r3
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	20000010 	.word	0x20000010

08002c64 <motion_actual_steps_from_encoder>:

/* Converte posição relativa do encoder -> steps físicos do eixo,
 * na mesma unidade de ax->target_steps / emitted_steps.
 */
static inline int32_t motion_actual_steps_from_encoder(uint8_t axis)
{
 8002c64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c68:	b08a      	sub	sp, #40	@ 0x28
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	73fb      	strb	r3, [r7, #15]
    if (axis >= MOTION_AXIS_COUNT) axis = 0;
 8002c70:	7bfb      	ldrb	r3, [r7, #15]
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d901      	bls.n	8002c7a <motion_actual_steps_from_encoder+0x16>
 8002c76:	2300      	movs	r3, #0
 8002c78:	73fb      	strb	r3, [r7, #15]

    /* posição relativa do encoder (contagens) */
    int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8002c7a:	7bfb      	ldrb	r3, [r7, #15]
 8002c7c:	4a31      	ldr	r2, [pc, #196]	@ (8002d44 <motion_actual_steps_from_encoder+0xe0>)
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	4413      	add	r3, r2
 8002c82:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c86:	7bfb      	ldrb	r3, [r7, #15]
 8002c88:	4a2f      	ldr	r2, [pc, #188]	@ (8002d48 <motion_actual_steps_from_encoder+0xe4>)
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	4413      	add	r3, r2
 8002c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c92:	ebb0 0a02 	subs.w	sl, r0, r2
 8002c96:	eb61 0b03 	sbc.w	fp, r1, r3
 8002c9a:	e9c7 ab06 	strd	sl, fp, [r7, #24]

    /* converte contagens -> steps físicos:
     * actual_steps ≈ enc_rel * (400 * microstep_axis) / ENC_COUNTS_PER_REV[axis]
     */
    int64_t num = enc_rel * (int64_t)control_steps_per_rev_axis(axis);
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff ffc3 	bl	8002c2c <control_steps_per_rev_axis>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2200      	movs	r2, #0
 8002caa:	4698      	mov	r8, r3
 8002cac:	4691      	mov	r9, r2
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	fb08 f203 	mul.w	r2, r8, r3
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	fb09 f303 	mul.w	r3, r9, r3
 8002cba:	4413      	add	r3, r2
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	fba2 4508 	umull	r4, r5, r2, r8
 8002cc2:	442b      	add	r3, r5
 8002cc4:	461d      	mov	r5, r3
 8002cc6:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8002cca:	e9c7 4504 	strd	r4, r5, [r7, #16]

    if (ENC_COUNTS_PER_REV[axis] == 0u) {
 8002cce:	7bfb      	ldrb	r3, [r7, #15]
 8002cd0:	4a1e      	ldr	r2, [pc, #120]	@ (8002d4c <motion_actual_steps_from_encoder+0xe8>)
 8002cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <motion_actual_steps_from_encoder+0x7a>
        return 0;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	e02c      	b.n	8002d38 <motion_actual_steps_from_encoder+0xd4>
    }

    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 8002cde:	7bfb      	ldrb	r3, [r7, #15]
 8002ce0:	4a1a      	ldr	r2, [pc, #104]	@ (8002d4c <motion_actual_steps_from_encoder+0xe8>)
 8002ce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	603b      	str	r3, [r7, #0]
 8002cea:	607a      	str	r2, [r7, #4]
 8002cec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cf0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002cf4:	f7fd fabc 	bl	8000270 <__aeabi_ldivmod>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (q > (int64_t)INT32_MAX) q = (int64_t)INT32_MAX;
 8002d00:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d04:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002d08:	f173 0300 	sbcs.w	r3, r3, #0
 8002d0c:	db06      	blt.n	8002d1c <motion_actual_steps_from_encoder+0xb8>
 8002d0e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002d12:	f04f 0300 	mov.w	r3, #0
 8002d16:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002d1a:	e00c      	b.n	8002d36 <motion_actual_steps_from_encoder+0xd2>
    else if (q < (int64_t)INT32_MIN) q = (int64_t)INT32_MIN;
 8002d1c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d20:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8002d24:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8002d28:	da05      	bge.n	8002d36 <motion_actual_steps_from_encoder+0xd2>
 8002d2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d32:	e9c7 2308 	strd	r2, r3, [r7, #32]

    return (int32_t)q;
 8002d36:	6a3b      	ldr	r3, [r7, #32]
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3728      	adds	r7, #40	@ 0x28
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d42:	bf00      	nop
 8002d44:	20002d98 	.word	0x20002d98
 8002d48:	20002dc0 	.word	0x20002dc0
 8002d4c:	08011bf4 	.word	0x08011bf4

08002d50 <motion_csv_print>:
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
            (ITM->TER & (1UL << 0)));
}

static inline void motion_csv_print(uint8_t axis, uint32_t id, uint32_t t_val, int32_t rel, uint32_t steps)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60b9      	str	r1, [r7, #8]
 8002d58:	607a      	str	r2, [r7, #4]
 8002d5a:	603b      	str	r3, [r7, #0]
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	73fb      	strb	r3, [r7, #15]
           (unsigned long)t_val,
           (int)rel,
           (unsigned long)steps);
#endif
#endif /* MOTION_CSV_TEXT_ENABLE */
}
 8002d60:	bf00      	nop
 8002d62:	3714      	adds	r7, #20
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <motion_lock>:
static volatile uint8_t g_demo_speed_idx = 1u;

/* =======================
 *  Helpers de lock
 * ======================= */
static inline uint32_t motion_lock(void) {
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d72:	f3ef 8310 	mrs	r3, PRIMASK
 8002d76:	603b      	str	r3, [r7, #0]
  return(result);
 8002d78:	683b      	ldr	r3, [r7, #0]
    uint32_t primask = __get_PRIMASK();
 8002d7a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d7c:	b672      	cpsid	i
}
 8002d7e:	bf00      	nop
    __disable_irq();
    return primask;
 8002d80:	687b      	ldr	r3, [r7, #4]
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <motion_unlock>:
static inline void motion_unlock(uint32_t primask) {
 8002d8e:	b480      	push	{r7}
 8002d90:	b085      	sub	sp, #20
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f383 8810 	msr	PRIMASK, r3
}
 8002da0:	bf00      	nop
    __set_PRIMASK(primask);
}
 8002da2:	bf00      	nop
 8002da4:	3714      	adds	r7, #20
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
	...

08002db0 <motion_diag_tick>:
#if MOTION_DIAG_ENABLE
/* =======================
 *  Diagnóstico: snapshots e detecção de stall
 * ======================= */
static inline void motion_diag_tick(void)
{
 8002db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002db2:	b0ab      	sub	sp, #172	@ 0xac
 8002db4:	af10      	add	r7, sp, #64	@ 0x40
    /* Atualiza contadores de "sem passo" por eixo (1ms por tick TIM7) */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002db6:	2300      	movs	r3, #0
 8002db8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002dbc:	e068      	b.n	8002e90 <motion_diag_tick+0xe0>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8002dbe:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	4413      	add	r3, r2
 8002dc8:	011b      	lsls	r3, r3, #4
 8002dca:	4aa4      	ldr	r2, [pc, #656]	@ (800305c <motion_diag_tick+0x2ac>)
 8002dcc:	4413      	add	r3, r2
 8002dce:	633b      	str	r3, [r7, #48]	@ 0x30
        uint8_t expected = (g_status.state == MOTION_RUNNING) && g_has_active_segment && (ax->total_steps > ax->emitted_steps);
 8002dd0:	4ba3      	ldr	r3, [pc, #652]	@ (8003060 <motion_diag_tick+0x2b0>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d10c      	bne.n	8002df4 <motion_diag_tick+0x44>
 8002dda:	4ba2      	ldr	r3, [pc, #648]	@ (8003064 <motion_diag_tick+0x2b4>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d007      	beq.n	8002df4 <motion_diag_tick+0x44>
 8002de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d901      	bls.n	8002df4 <motion_diag_tick+0x44>
 8002df0:	2301      	movs	r3, #1
 8002df2:	e000      	b.n	8002df6 <motion_diag_tick+0x46>
 8002df4:	2300      	movs	r3, #0
 8002df6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (!expected) {
 8002dfa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d112      	bne.n	8002e28 <motion_diag_tick+0x78>
            g_diag_no_step_ms[axis] = 0u;
 8002e02:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e06:	4a98      	ldr	r2, [pc, #608]	@ (8003068 <motion_diag_tick+0x2b8>)
 8002e08:	2100      	movs	r1, #0
 8002e0a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            g_diag_last_emit[axis]  = ax->emitted_steps;
 8002e0e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e14:	6892      	ldr	r2, [r2, #8]
 8002e16:	4995      	ldr	r1, [pc, #596]	@ (800306c <motion_diag_tick+0x2bc>)
 8002e18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_diag_stall_reported[axis] = 0u;
 8002e1c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e20:	4a93      	ldr	r2, [pc, #588]	@ (8003070 <motion_diag_tick+0x2c0>)
 8002e22:	2100      	movs	r1, #0
 8002e24:	54d1      	strb	r1, [r2, r3]
            continue;
 8002e26:	e02e      	b.n	8002e86 <motion_diag_tick+0xd6>
        }
        if (ax->emitted_steps == g_diag_last_emit[axis]) {
 8002e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e30:	498e      	ldr	r1, [pc, #568]	@ (800306c <motion_diag_tick+0x2bc>)
 8002e32:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d113      	bne.n	8002e62 <motion_diag_tick+0xb2>
            if (g_diag_no_step_ms[axis] < 0xFFFFu) g_diag_no_step_ms[axis]++;
 8002e3a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e3e:	4a8a      	ldr	r2, [pc, #552]	@ (8003068 <motion_diag_tick+0x2b8>)
 8002e40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d01c      	beq.n	8002e86 <motion_diag_tick+0xd6>
 8002e4c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e50:	4a85      	ldr	r2, [pc, #532]	@ (8003068 <motion_diag_tick+0x2b8>)
 8002e52:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002e56:	3201      	adds	r2, #1
 8002e58:	b291      	uxth	r1, r2
 8002e5a:	4a83      	ldr	r2, [pc, #524]	@ (8003068 <motion_diag_tick+0x2b8>)
 8002e5c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002e60:	e011      	b.n	8002e86 <motion_diag_tick+0xd6>
        } else {
            g_diag_no_step_ms[axis] = 0u;
 8002e62:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e66:	4a80      	ldr	r2, [pc, #512]	@ (8003068 <motion_diag_tick+0x2b8>)
 8002e68:	2100      	movs	r1, #0
 8002e6a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            g_diag_last_emit[axis]  = ax->emitted_steps;
 8002e6e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e74:	6892      	ldr	r2, [r2, #8]
 8002e76:	497d      	ldr	r1, [pc, #500]	@ (800306c <motion_diag_tick+0x2bc>)
 8002e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_diag_stall_reported[axis] = 0u;
 8002e7c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e80:	4a7b      	ldr	r2, [pc, #492]	@ (8003070 <motion_diag_tick+0x2c0>)
 8002e82:	2100      	movs	r1, #0
 8002e84:	54d1      	strb	r1, [r2, r3]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002e86:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002e90:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d992      	bls.n	8002dbe <motion_diag_tick+0xe>
        }
    }

    /* Evento de STALL: nenhum passo por MOTION_DIAG_STALL_MS enquanto ainda há trabalho */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002e98:	2300      	movs	r3, #0
 8002e9a:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8002e9e:	e0d1      	b.n	8003044 <motion_diag_tick+0x294>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8002ea0:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	4413      	add	r3, r2
 8002eaa:	011b      	lsls	r3, r3, #4
 8002eac:	4a6b      	ldr	r2, [pc, #428]	@ (800305c <motion_diag_tick+0x2ac>)
 8002eae:	4413      	add	r3, r2
 8002eb0:	643b      	str	r3, [r7, #64]	@ 0x40
        uint32_t active_rem = (ax->total_steps > ax->emitted_steps) ? (ax->total_steps - ax->emitted_steps) : 0u;
 8002eb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d905      	bls.n	8002eca <motion_diag_tick+0x11a>
 8002ebe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	e000      	b.n	8002ecc <motion_diag_tick+0x11c>
 8002eca:	2300      	movs	r3, #0
 8002ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (active_rem == 0u) continue;
 8002ece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f000 80b1 	beq.w	8003038 <motion_diag_tick+0x288>
        if (g_diag_no_step_ms[axis] >= (uint16_t)MOTION_DIAG_STALL_MS && !g_diag_stall_reported[axis]) {
 8002ed6:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8002eda:	4a63      	ldr	r2, [pc, #396]	@ (8003068 <motion_diag_tick+0x2b8>)
 8002edc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ee0:	2b95      	cmp	r3, #149	@ 0x95
 8002ee2:	f240 80aa 	bls.w	800303a <motion_diag_tick+0x28a>
 8002ee6:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8002eea:	4a61      	ldr	r2, [pc, #388]	@ (8003070 <motion_diag_tick+0x2c0>)
 8002eec:	5cd3      	ldrb	r3, [r2, r3]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	f040 80a3 	bne.w	800303a <motion_diag_tick+0x28a>
            /* Snapshot compacto com variáveis que podem bloquear geração de passos */
            int32_t enc_rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8002ef4:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8002ef8:	4a5e      	ldr	r2, [pc, #376]	@ (8003074 <motion_diag_tick+0x2c4>)
 8002efa:	00db      	lsls	r3, r3, #3
 8002efc:	4413      	add	r3, r2
 8002efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f02:	4611      	mov	r1, r2
 8002f04:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8002f08:	4a5b      	ldr	r2, [pc, #364]	@ (8003078 <motion_diag_tick+0x2c8>)
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	4413      	add	r3, r2
 8002f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f12:	4613      	mov	r3, r2
 8002f14:	1acb      	subs	r3, r1, r3
 8002f16:	63bb      	str	r3, [r7, #56]	@ 0x38
            int32_t actual  = motion_actual_steps_from_encoder(axis);
 8002f18:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff fea1 	bl	8002c64 <motion_actual_steps_from_encoder>
 8002f22:	6378      	str	r0, [r7, #52]	@ 0x34
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002f24:	f897 c066 	ldrb.w	ip, [r7, #102]	@ 0x66
 8002f28:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
                   (unsigned)axis,
                   (unsigned long)active_rem,
                   (unsigned long)g_dbg_v_cmd_sps[axis],
 8002f2c:	4a53      	ldr	r2, [pc, #332]	@ (800307c <motion_diag_tick+0x2cc>)
 8002f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f32:	627b      	str	r3, [r7, #36]	@ 0x24
                   (unsigned long)ax->v_actual_sps,
 8002f34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f36:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
                   (unsigned long)ax->dda_inc_q16,
 8002f38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f3a:	69dd      	ldr	r5, [r3, #28]
                   (unsigned)ax->step_high,
 8002f3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f3e:	7d1b      	ldrb	r3, [r3, #20]
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002f40:	623b      	str	r3, [r7, #32]
                   (unsigned)ax->step_low,
 8002f42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f44:	7d5b      	ldrb	r3, [r3, #21]
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002f46:	61fb      	str	r3, [r7, #28]
                   (unsigned)ax->en_settle_ticks,
 8002f48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f4a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002f4e:	61bb      	str	r3, [r7, #24]
                   (unsigned)ax->dir_settle_ticks,
 8002f50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f52:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
                   (long)g_dbg_err[axis],
 8002f5c:	4a48      	ldr	r2, [pc, #288]	@ (8003080 <motion_diag_tick+0x2d0>)
 8002f5e:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002f62:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
                   (long)g_dbg_pterm[axis],
 8002f66:	4a47      	ldr	r2, [pc, #284]	@ (8003084 <motion_diag_tick+0x2d4>)
 8002f68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002f6c:	613a      	str	r2, [r7, #16]
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002f6e:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
                   (long)g_dbg_iterm[axis],
 8002f72:	4a45      	ldr	r2, [pc, #276]	@ (8003088 <motion_diag_tick+0x2d8>)
 8002f74:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002f78:	60f9      	str	r1, [r7, #12]
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002f7a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
                   (long)g_dbg_dterm[axis],
 8002f7e:	4a43      	ldr	r2, [pc, #268]	@ (800308c <motion_diag_tick+0x2dc>)
 8002f80:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002f84:	60b8      	str	r0, [r7, #8]
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002f86:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
                   (long)g_dbg_corr[axis],
 8002f8a:	4a41      	ldr	r2, [pc, #260]	@ (8003090 <motion_diag_tick+0x2e0>)
 8002f8c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002f90:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
                   (long)g_dbg_v_adj[axis],
 8002f94:	4b3f      	ldr	r3, [pc, #252]	@ (8003094 <motion_diag_tick+0x2e4>)
 8002f96:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
                   (unsigned)g_diag_no_step_ms[axis],
 8002f9a:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8002f9e:	4b32      	ldr	r3, [pc, #200]	@ (8003068 <motion_diag_tick+0x2b8>)
 8002fa0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002fa4:	607b      	str	r3, [r7, #4]
                   (unsigned)g_status.queue_depth,
 8002fa6:	4b2e      	ldr	r3, [pc, #184]	@ (8003060 <motion_diag_tick+0x2b0>)
 8002fa8:	785b      	ldrb	r3, [r3, #1]
 8002faa:	b2db      	uxtb	r3, r3
            printf("[STALL axis=%u] rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu high=%u low=%u en_set=%u dir_set=%u err=%ld p=%ld i=%ld d=%ld corr=%ld v_adj=%ld ms=%u qdepth=%u actv=%u\r\n",
 8002fac:	461a      	mov	r2, r3
 8002fae:	4b2d      	ldr	r3, [pc, #180]	@ (8003064 <motion_diag_tick+0x2b4>)
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	930e      	str	r3, [sp, #56]	@ 0x38
 8002fb6:	920d      	str	r2, [sp, #52]	@ 0x34
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	920c      	str	r2, [sp, #48]	@ 0x30
 8002fbc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8002fbe:	900a      	str	r0, [sp, #40]	@ 0x28
 8002fc0:	68b8      	ldr	r0, [r7, #8]
 8002fc2:	9009      	str	r0, [sp, #36]	@ 0x24
 8002fc4:	68f9      	ldr	r1, [r7, #12]
 8002fc6:	9108      	str	r1, [sp, #32]
 8002fc8:	693a      	ldr	r2, [r7, #16]
 8002fca:	9207      	str	r2, [sp, #28]
 8002fcc:	9606      	str	r6, [sp, #24]
 8002fce:	697a      	ldr	r2, [r7, #20]
 8002fd0:	9205      	str	r2, [sp, #20]
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	9204      	str	r2, [sp, #16]
 8002fd6:	69fa      	ldr	r2, [r7, #28]
 8002fd8:	9203      	str	r2, [sp, #12]
 8002fda:	6a3a      	ldr	r2, [r7, #32]
 8002fdc:	9202      	str	r2, [sp, #8]
 8002fde:	9501      	str	r5, [sp, #4]
 8002fe0:	9400      	str	r4, [sp, #0]
 8002fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002fe6:	4661      	mov	r1, ip
 8002fe8:	482b      	ldr	r0, [pc, #172]	@ (8003098 <motion_diag_tick+0x2e8>)
 8002fea:	f00d f8b1 	bl	8010150 <iprintf>
                   (unsigned)g_has_active_segment);
            printf("[STALL axis=%u] enc_rel=%ld actual_steps=%ld ms_factor=%u enc_cpr=%lu scale_pm=%lu master=%d\r\n",
 8002fee:	f897 1066 	ldrb.w	r1, [r7, #102]	@ 0x66
                   (unsigned)axis,
                   (long)enc_rel,
                   (long)actual,
                   (unsigned)g_microstep_factor[axis],
 8002ff2:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8002ff6:	4a29      	ldr	r2, [pc, #164]	@ (800309c <motion_diag_tick+0x2ec>)
 8002ff8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ffc:	b29b      	uxth	r3, r3
            printf("[STALL axis=%u] enc_rel=%ld actual_steps=%ld ms_factor=%u enc_cpr=%lu scale_pm=%lu master=%d\r\n",
 8002ffe:	461c      	mov	r4, r3
 8003000:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
                   (unsigned long)ENC_COUNTS_PER_REV[axis],
 8003004:	4a26      	ldr	r2, [pc, #152]	@ (80030a0 <motion_diag_tick+0x2f0>)
 8003006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
            printf("[STALL axis=%u] enc_rel=%ld actual_steps=%ld ms_factor=%u enc_cpr=%lu scale_pm=%lu master=%d\r\n",
 800300a:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
                   (unsigned long)g_dbg_scale_pm[axis],
 800300e:	4825      	ldr	r0, [pc, #148]	@ (80030a4 <motion_diag_tick+0x2f4>)
 8003010:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
            printf("[STALL axis=%u] enc_rel=%ld actual_steps=%ld ms_factor=%u enc_cpr=%lu scale_pm=%lu master=%d\r\n",
 8003014:	4824      	ldr	r0, [pc, #144]	@ (80030a8 <motion_diag_tick+0x2f8>)
 8003016:	f990 0000 	ldrsb.w	r0, [r0]
 800301a:	9003      	str	r0, [sp, #12]
 800301c:	9202      	str	r2, [sp, #8]
 800301e:	9301      	str	r3, [sp, #4]
 8003020:	9400      	str	r4, [sp, #0]
 8003022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003024:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003026:	4821      	ldr	r0, [pc, #132]	@ (80030ac <motion_diag_tick+0x2fc>)
 8003028:	f00d f892 	bl	8010150 <iprintf>
                   (int)g_dbg_master_axis);
            g_diag_stall_reported[axis] = 1u; /* evita flood até próximo passo */
 800302c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8003030:	4a0f      	ldr	r2, [pc, #60]	@ (8003070 <motion_diag_tick+0x2c0>)
 8003032:	2101      	movs	r1, #1
 8003034:	54d1      	strb	r1, [r2, r3]
 8003036:	e000      	b.n	800303a <motion_diag_tick+0x28a>
        if (active_rem == 0u) continue;
 8003038:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800303a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800303e:	3301      	adds	r3, #1
 8003040:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8003044:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8003048:	2b02      	cmp	r3, #2
 800304a:	f67f af29 	bls.w	8002ea0 <motion_diag_tick+0xf0>
    }

    /* Bugcheck pontual: rem>0 && v_cmd==0 && fila>0 */
#if MOTION_BUGCHECK_ENABLE
    {
        uint8_t active_mask = 0u;
 800304e:	2300      	movs	r3, #0
 8003050:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003054:	2300      	movs	r3, #0
 8003056:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
 800305a:	e048      	b.n	80030ee <motion_diag_tick+0x33e>
 800305c:	200000f0 	.word	0x200000f0
 8003060:	200000e8 	.word	0x200000e8
 8003064:	20000180 	.word	0x20000180
 8003068:	20002ea8 	.word	0x20002ea8
 800306c:	20002e9c 	.word	0x20002e9c
 8003070:	20002eb0 	.word	0x20002eb0
 8003074:	20002d98 	.word	0x20002d98
 8003078:	20002dc0 	.word	0x20002dc0
 800307c:	20002e38 	.word	0x20002e38
 8003080:	20002e50 	.word	0x20002e50
 8003084:	20002e5c 	.word	0x20002e5c
 8003088:	20002e68 	.word	0x20002e68
 800308c:	20002e74 	.word	0x20002e74
 8003090:	20002e80 	.word	0x20002e80
 8003094:	20002e8c 	.word	0x20002e8c
 8003098:	08011430 	.word	0x08011430
 800309c:	20000010 	.word	0x20000010
 80030a0:	08011bf4 	.word	0x08011bf4
 80030a4:	20002e44 	.word	0x20002e44
 80030a8:	20002e98 	.word	0x20002e98
 80030ac:	080114d4 	.word	0x080114d4
            const motion_axis_state_t *ax = &g_axis_state[axis];
 80030b0:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 80030b4:	4613      	mov	r3, r2
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	4413      	add	r3, r2
 80030ba:	011b      	lsls	r3, r3, #4
 80030bc:	4a8b      	ldr	r2, [pc, #556]	@ (80032ec <motion_diag_tick+0x53c>)
 80030be:	4413      	add	r3, r2
 80030c0:	647b      	str	r3, [r7, #68]	@ 0x44
            if (ax->total_steps > ax->emitted_steps) active_mask |= (1u << axis);
 80030c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d90a      	bls.n	80030e4 <motion_diag_tick+0x334>
 80030ce:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80030d2:	2201      	movs	r2, #1
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	b2da      	uxtb	r2, r3
 80030da:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 80030de:	4313      	orrs	r3, r2
 80030e0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80030e4:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80030e8:	3301      	adds	r3, #1
 80030ea:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
 80030ee:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d9dc      	bls.n	80030b0 <motion_diag_tick+0x300>
        }
        uint16_t qdepth = g_queue_count; /* somente fila (exclui ativo) */
 80030f6:	4b7e      	ldr	r3, [pc, #504]	@ (80032f0 <motion_diag_tick+0x540>)
 80030f8:	881b      	ldrh	r3, [r3, #0]
 80030fa:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80030fe:	2300      	movs	r3, #0
 8003100:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 8003104:	e04e      	b.n	80031a4 <motion_diag_tick+0x3f4>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 8003106:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 800310a:	4613      	mov	r3, r2
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	4413      	add	r3, r2
 8003110:	011b      	lsls	r3, r3, #4
 8003112:	4a76      	ldr	r2, [pc, #472]	@ (80032ec <motion_diag_tick+0x53c>)
 8003114:	4413      	add	r3, r2
 8003116:	653b      	str	r3, [r7, #80]	@ 0x50
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps) ? (ax->total_steps - ax->emitted_steps) : 0u;
 8003118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	429a      	cmp	r2, r3
 8003122:	d905      	bls.n	8003130 <motion_diag_tick+0x380>
 8003124:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	e000      	b.n	8003132 <motion_diag_tick+0x382>
 8003130:	2300      	movs	r3, #0
 8003132:	64fb      	str	r3, [r7, #76]	@ 0x4c
            uint32_t rem_total = active_rem + g_queue_rem_steps[axis];
 8003134:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8003138:	4a6e      	ldr	r2, [pc, #440]	@ (80032f4 <motion_diag_tick+0x544>)
 800313a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800313e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003140:	4413      	add	r3, r2
 8003142:	64bb      	str	r3, [r7, #72]	@ 0x48
            if (rem_total > 0u && g_dbg_v_cmd_sps[axis] == 0u && qdepth > 0u) {
 8003144:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003146:	2b00      	cmp	r3, #0
 8003148:	d022      	beq.n	8003190 <motion_diag_tick+0x3e0>
 800314a:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800314e:	4a6a      	ldr	r2, [pc, #424]	@ (80032f8 <motion_diag_tick+0x548>)
 8003150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d11b      	bne.n	8003190 <motion_diag_tick+0x3e0>
 8003158:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800315c:	2b00      	cmp	r3, #0
 800315e:	d017      	beq.n	8003190 <motion_diag_tick+0x3e0>
                if (!g_bugcheck_reported[axis]) {
 8003160:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8003164:	4a65      	ldr	r2, [pc, #404]	@ (80032fc <motion_diag_tick+0x54c>)
 8003166:	5cd3      	ldrb	r3, [r2, r3]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d116      	bne.n	800319a <motion_diag_tick+0x3ea>
                    g_bugcheck_reported[axis] = 1u;
 800316c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8003170:	4a62      	ldr	r2, [pc, #392]	@ (80032fc <motion_diag_tick+0x54c>)
 8003172:	2101      	movs	r1, #1
 8003174:	54d1      	strb	r1, [r2, r3]
                    printf("[BUG axis=%u] rem=%lu v_cmd=0 qdepth=%u mask=0x%02X\r\n",
 8003176:	f897 1063 	ldrb.w	r1, [r7, #99]	@ 0x63
 800317a:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 800317e:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	4613      	mov	r3, r2
 8003186:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003188:	485d      	ldr	r0, [pc, #372]	@ (8003300 <motion_diag_tick+0x550>)
 800318a:	f00c ffe1 	bl	8010150 <iprintf>
                if (!g_bugcheck_reported[axis]) {
 800318e:	e004      	b.n	800319a <motion_diag_tick+0x3ea>
                           (unsigned long)rem_total,
                           (unsigned)qdepth,
                           (unsigned)active_mask);
                }
            } else {
                g_bugcheck_reported[axis] = 0u; /* libera nova emissão quando sair da condição */
 8003190:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8003194:	4a59      	ldr	r2, [pc, #356]	@ (80032fc <motion_diag_tick+0x54c>)
 8003196:	2100      	movs	r1, #0
 8003198:	54d1      	strb	r1, [r2, r3]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800319a:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800319e:	3301      	adds	r3, #1
 80031a0:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 80031a4:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d9ac      	bls.n	8003106 <motion_diag_tick+0x356>
        }
    }
#endif

    /* Log periódico opcional */
    uint32_t now_ms = g_tim6_ticks / (uint32_t)T6_TICKS_PER_MS;
 80031ac:	4b55      	ldr	r3, [pc, #340]	@ (8003304 <motion_diag_tick+0x554>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a55      	ldr	r2, [pc, #340]	@ (8003308 <motion_diag_tick+0x558>)
 80031b2:	fba2 2303 	umull	r2, r3, r2, r3
 80031b6:	091b      	lsrs	r3, r3, #4
 80031b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if ((int32_t)(now_ms - g_diag_next_print_ms) >= 0) {
 80031ba:	4b54      	ldr	r3, [pc, #336]	@ (800330c <motion_diag_tick+0x55c>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f2c0 808d 	blt.w	80032e2 <motion_diag_tick+0x532>
        g_diag_next_print_ms = now_ms + (uint32_t)MOTION_DIAG_INTERVAL_MS;
 80031c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031ca:	33c8      	adds	r3, #200	@ 0xc8
 80031cc:	4a4f      	ldr	r2, [pc, #316]	@ (800330c <motion_diag_tick+0x55c>)
 80031ce:	6013      	str	r3, [r2, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80031d0:	2300      	movs	r3, #0
 80031d2:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
 80031d6:	e07f      	b.n	80032d8 <motion_diag_tick+0x528>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 80031d8:	f897 2062 	ldrb.w	r2, [r7, #98]	@ 0x62
 80031dc:	4613      	mov	r3, r2
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	4413      	add	r3, r2
 80031e2:	011b      	lsls	r3, r3, #4
 80031e4:	4a41      	ldr	r2, [pc, #260]	@ (80032ec <motion_diag_tick+0x53c>)
 80031e6:	4413      	add	r3, r2
 80031e8:	65bb      	str	r3, [r7, #88]	@ 0x58
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps) ? (ax->total_steps - ax->emitted_steps) : 0u;
 80031ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d905      	bls.n	8003202 <motion_diag_tick+0x452>
 80031f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	e000      	b.n	8003204 <motion_diag_tick+0x454>
 8003202:	2300      	movs	r3, #0
 8003204:	657b      	str	r3, [r7, #84]	@ 0x54
            printf("[DIAG axis=%u] state=%u actv=%u rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu hi=%u lo=%u en=%u dir=%u err=%ld scale_pm=%lu\r\n",
 8003206:	f897 5062 	ldrb.w	r5, [r7, #98]	@ 0x62
                   (unsigned)axis,
                   (unsigned)g_status.state,
 800320a:	4b41      	ldr	r3, [pc, #260]	@ (8003310 <motion_diag_tick+0x560>)
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	b2db      	uxtb	r3, r3
            printf("[DIAG axis=%u] state=%u actv=%u rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu hi=%u lo=%u en=%u dir=%u err=%ld scale_pm=%lu\r\n",
 8003210:	469c      	mov	ip, r3
 8003212:	4b40      	ldr	r3, [pc, #256]	@ (8003314 <motion_diag_tick+0x564>)
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	b2db      	uxtb	r3, r3
 8003218:	469e      	mov	lr, r3
 800321a:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
                   (unsigned)g_has_active_segment,
                   (unsigned long)active_rem,
                   (unsigned long)g_dbg_v_cmd_sps[axis],
 800321e:	4a36      	ldr	r2, [pc, #216]	@ (80032f8 <motion_diag_tick+0x548>)
 8003220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                   (unsigned long)ax->v_actual_sps,
 8003224:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003226:	6a52      	ldr	r2, [r2, #36]	@ 0x24
                   (unsigned long)ax->dda_inc_q16,
 8003228:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800322a:	69c9      	ldr	r1, [r1, #28]
                   (unsigned)ax->step_high,
 800322c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800322e:	7d00      	ldrb	r0, [r0, #20]
            printf("[DIAG axis=%u] state=%u actv=%u rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu hi=%u lo=%u en=%u dir=%u err=%ld scale_pm=%lu\r\n",
 8003230:	6278      	str	r0, [r7, #36]	@ 0x24
                   (unsigned)ax->step_low,
 8003232:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003234:	7d40      	ldrb	r0, [r0, #21]
            printf("[DIAG axis=%u] state=%u actv=%u rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu hi=%u lo=%u en=%u dir=%u err=%ld scale_pm=%lu\r\n",
 8003236:	6238      	str	r0, [r7, #32]
                   (unsigned)ax->en_settle_ticks,
 8003238:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800323a:	f890 002c 	ldrb.w	r0, [r0, #44]	@ 0x2c
            printf("[DIAG axis=%u] state=%u actv=%u rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu hi=%u lo=%u en=%u dir=%u err=%ld scale_pm=%lu\r\n",
 800323e:	61f8      	str	r0, [r7, #28]
                   (unsigned)ax->dir_settle_ticks,
 8003240:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003242:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
            printf("[DIAG axis=%u] state=%u actv=%u rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu hi=%u lo=%u en=%u dir=%u err=%ld scale_pm=%lu\r\n",
 8003246:	61b8      	str	r0, [r7, #24]
 8003248:	f897 0062 	ldrb.w	r0, [r7, #98]	@ 0x62
                   (long)g_dbg_err[axis],
 800324c:	4c32      	ldr	r4, [pc, #200]	@ (8003318 <motion_diag_tick+0x568>)
 800324e:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
            printf("[DIAG axis=%u] state=%u actv=%u rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu hi=%u lo=%u en=%u dir=%u err=%ld scale_pm=%lu\r\n",
 8003252:	f897 4062 	ldrb.w	r4, [r7, #98]	@ 0x62
                   (unsigned long)g_dbg_scale_pm[axis]);
 8003256:	4e31      	ldr	r6, [pc, #196]	@ (800331c <motion_diag_tick+0x56c>)
 8003258:	f856 4024 	ldr.w	r4, [r6, r4, lsl #2]
            printf("[DIAG axis=%u] state=%u actv=%u rem=%lu v_cmd=%lu v_act=%lu incQ16=%lu hi=%u lo=%u en=%u dir=%u err=%ld scale_pm=%lu\r\n",
 800325c:	9409      	str	r4, [sp, #36]	@ 0x24
 800325e:	9008      	str	r0, [sp, #32]
 8003260:	69bc      	ldr	r4, [r7, #24]
 8003262:	9407      	str	r4, [sp, #28]
 8003264:	69fc      	ldr	r4, [r7, #28]
 8003266:	9406      	str	r4, [sp, #24]
 8003268:	6a3c      	ldr	r4, [r7, #32]
 800326a:	9405      	str	r4, [sp, #20]
 800326c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800326e:	9004      	str	r0, [sp, #16]
 8003270:	9103      	str	r1, [sp, #12]
 8003272:	9202      	str	r2, [sp, #8]
 8003274:	9301      	str	r3, [sp, #4]
 8003276:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	4673      	mov	r3, lr
 800327c:	4662      	mov	r2, ip
 800327e:	4629      	mov	r1, r5
 8003280:	4827      	ldr	r0, [pc, #156]	@ (8003320 <motion_diag_tick+0x570>)
 8003282:	f00c ff65 	bl	8010150 <iprintf>
            /* Linha detalhada opcional (p/i/d/corr/v_adj) */
#if MOTION_DIAG_VERBOSE
            printf("[DIAG axis=%u] p=%ld i=%ld d=%ld corr=%ld v_adj=%ld\r\n",
 8003286:	f897 0062 	ldrb.w	r0, [r7, #98]	@ 0x62
 800328a:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
                   (unsigned)axis,
                   (long)g_dbg_pterm[axis],
 800328e:	4a25      	ldr	r2, [pc, #148]	@ (8003324 <motion_diag_tick+0x574>)
 8003290:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
            printf("[DIAG axis=%u] p=%ld i=%ld d=%ld corr=%ld v_adj=%ld\r\n",
 8003294:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
                   (long)g_dbg_iterm[axis],
 8003298:	4a23      	ldr	r2, [pc, #140]	@ (8003328 <motion_diag_tick+0x578>)
 800329a:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
            printf("[DIAG axis=%u] p=%ld i=%ld d=%ld corr=%ld v_adj=%ld\r\n",
 800329e:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
                   (long)g_dbg_dterm[axis],
 80032a2:	4a22      	ldr	r2, [pc, #136]	@ (800332c <motion_diag_tick+0x57c>)
 80032a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
            printf("[DIAG axis=%u] p=%ld i=%ld d=%ld corr=%ld v_adj=%ld\r\n",
 80032a8:	f897 2062 	ldrb.w	r2, [r7, #98]	@ 0x62
                   (long)g_dbg_corr[axis],
 80032ac:	4920      	ldr	r1, [pc, #128]	@ (8003330 <motion_diag_tick+0x580>)
 80032ae:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
            printf("[DIAG axis=%u] p=%ld i=%ld d=%ld corr=%ld v_adj=%ld\r\n",
 80032b2:	f897 1062 	ldrb.w	r1, [r7, #98]	@ 0x62
                   (long)g_dbg_v_adj[axis]);
 80032b6:	4e1f      	ldr	r6, [pc, #124]	@ (8003334 <motion_diag_tick+0x584>)
 80032b8:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
            printf("[DIAG axis=%u] p=%ld i=%ld d=%ld corr=%ld v_adj=%ld\r\n",
 80032bc:	9102      	str	r1, [sp, #8]
 80032be:	9201      	str	r2, [sp, #4]
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	462b      	mov	r3, r5
 80032c4:	4622      	mov	r2, r4
 80032c6:	4601      	mov	r1, r0
 80032c8:	481b      	ldr	r0, [pc, #108]	@ (8003338 <motion_diag_tick+0x588>)
 80032ca:	f00c ff41 	bl	8010150 <iprintf>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80032ce:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 80032d2:	3301      	adds	r3, #1
 80032d4:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
 80032d8:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 80032dc:	2b02      	cmp	r3, #2
 80032de:	f67f af7b 	bls.w	80031d8 <motion_diag_tick+0x428>
#endif
        }
    }
}
 80032e2:	bf00      	nop
 80032e4:	376c      	adds	r7, #108	@ 0x6c
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032ea:	bf00      	nop
 80032ec:	200000f0 	.word	0x200000f0
 80032f0:	20002d86 	.word	0x20002d86
 80032f4:	20002d8c 	.word	0x20002d8c
 80032f8:	20002e38 	.word	0x20002e38
 80032fc:	20002eb8 	.word	0x20002eb8
 8003300:	08011534 	.word	0x08011534
 8003304:	200000e4 	.word	0x200000e4
 8003308:	51eb851f 	.word	0x51eb851f
 800330c:	20002eb4 	.word	0x20002eb4
 8003310:	200000e8 	.word	0x200000e8
 8003314:	20000180 	.word	0x20000180
 8003318:	20002e50 	.word	0x20002e50
 800331c:	20002e44 	.word	0x20002e44
 8003320:	0801156c 	.word	0x0801156c
 8003324:	20002e5c 	.word	0x20002e5c
 8003328:	20002e68 	.word	0x20002e68
 800332c:	20002e74 	.word	0x20002e74
 8003330:	20002e80 	.word	0x20002e80
 8003334:	20002e8c 	.word	0x20002e8c
 8003338:	080115e4 	.word	0x080115e4

0800333c <motion_total_for_axis>:
#endif /* MOTION_DIAG_ENABLE */
/* =======================
 *  Helpers de acesso por eixo
 * ======================= */
static inline uint32_t motion_total_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	460b      	mov	r3, r1
 8003346:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003348:	78fb      	ldrb	r3, [r7, #3]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d002      	beq.n	8003354 <motion_total_for_axis+0x18>
 800334e:	2b01      	cmp	r3, #1
 8003350:	d003      	beq.n	800335a <motion_total_for_axis+0x1e>
 8003352:	e005      	b.n	8003360 <motion_total_for_axis+0x24>
        case AXIS_X: return req->sx;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	e004      	b.n	8003364 <motion_total_for_axis+0x28>
        case AXIS_Y: return req->sy;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	e001      	b.n	8003364 <motion_total_for_axis+0x28>
        case AXIS_Z:
        default:     return req->sz;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	695b      	ldr	r3, [r3, #20]
    }
}
 8003364:	4618      	mov	r0, r3
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <motion_velocity_for_axis>:

static inline uint16_t motion_velocity_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	460b      	mov	r3, r1
 800337a:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 800337c:	78fb      	ldrb	r3, [r7, #3]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d002      	beq.n	8003388 <motion_velocity_for_axis+0x18>
 8003382:	2b01      	cmp	r3, #1
 8003384:	d003      	beq.n	800338e <motion_velocity_for_axis+0x1e>
 8003386:	e005      	b.n	8003394 <motion_velocity_for_axis+0x24>
        case AXIS_X: return req->vx;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	885b      	ldrh	r3, [r3, #2]
 800338c:	e004      	b.n	8003398 <motion_velocity_for_axis+0x28>
        case AXIS_Y: return req->vy;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	891b      	ldrh	r3, [r3, #8]
 8003392:	e001      	b.n	8003398 <motion_velocity_for_axis+0x28>
        case AXIS_Z:
        default:     return req->vz;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	8a1b      	ldrh	r3, [r3, #16]
    }
}
 8003398:	4618      	mov	r0, r3
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <motion_kp_for_axis>:

static inline uint16_t motion_kp_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	460b      	mov	r3, r1
 80033ae:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 80033b0:	78fb      	ldrb	r3, [r7, #3]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d002      	beq.n	80033bc <motion_kp_for_axis+0x18>
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d003      	beq.n	80033c2 <motion_kp_for_axis+0x1e>
 80033ba:	e005      	b.n	80033c8 <motion_kp_for_axis+0x24>
        case AXIS_X: return req->kp_x;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	8b1b      	ldrh	r3, [r3, #24]
 80033c0:	e004      	b.n	80033cc <motion_kp_for_axis+0x28>
        case AXIS_Y: return req->kp_y;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	8bdb      	ldrh	r3, [r3, #30]
 80033c6:	e001      	b.n	80033cc <motion_kp_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kp_z;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    }
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <motion_ki_for_axis>:

static inline uint16_t motion_ki_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 80033e4:	78fb      	ldrb	r3, [r7, #3]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d002      	beq.n	80033f0 <motion_ki_for_axis+0x18>
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d003      	beq.n	80033f6 <motion_ki_for_axis+0x1e>
 80033ee:	e005      	b.n	80033fc <motion_ki_for_axis+0x24>
        case AXIS_X: return req->ki_x;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	8b5b      	ldrh	r3, [r3, #26]
 80033f4:	e004      	b.n	8003400 <motion_ki_for_axis+0x28>
        case AXIS_Y: return req->ki_y;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	8c1b      	ldrh	r3, [r3, #32]
 80033fa:	e001      	b.n	8003400 <motion_ki_for_axis+0x28>
        case AXIS_Z:
        default:     return req->ki_z;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
    }
}
 8003400:	4618      	mov	r0, r3
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <motion_kd_for_axis>:

static inline uint16_t motion_kd_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	460b      	mov	r3, r1
 8003416:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003418:	78fb      	ldrb	r3, [r7, #3]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d002      	beq.n	8003424 <motion_kd_for_axis+0x18>
 800341e:	2b01      	cmp	r3, #1
 8003420:	d003      	beq.n	800342a <motion_kd_for_axis+0x1e>
 8003422:	e005      	b.n	8003430 <motion_kd_for_axis+0x24>
        case AXIS_X: return req->kd_x;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	8b9b      	ldrh	r3, [r3, #28]
 8003428:	e004      	b.n	8003434 <motion_kd_for_axis+0x28>
        case AXIS_Y: return req->kd_y;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800342e:	e001      	b.n	8003434 <motion_kd_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kd_z;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    }
}
 8003434:	4618      	mov	r0, r3
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <motion_clamp_error>:

static inline int8_t motion_clamp_error(int32_t value) {
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
    if (value > 127)  return 127;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b7f      	cmp	r3, #127	@ 0x7f
 800344c:	dd01      	ble.n	8003452 <motion_clamp_error+0x12>
 800344e:	237f      	movs	r3, #127	@ 0x7f
 8003450:	e008      	b.n	8003464 <motion_clamp_error+0x24>
    if (value < -128) return -128;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8003458:	da02      	bge.n	8003460 <motion_clamp_error+0x20>
 800345a:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 800345e:	e001      	b.n	8003464 <motion_clamp_error+0x24>
    return (int8_t)value;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	b25b      	sxtb	r3, r3
}
 8003464:	4618      	mov	r0, r3
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <motion_refresh_status_locked>:
}

/* =======================
 *  Status e fila
 * ======================= */
static void motion_refresh_status_locked(void) {
 8003470:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003474:	b09e      	sub	sp, #120	@ 0x78
 8003476:	af00      	add	r7, sp, #0
    /* depth reportado cabe em 8 bits; faz clamp para 255 */
    uint32_t depth32 = (uint32_t)g_queue_count + (uint32_t)(g_has_active_segment ? 1u : 0u);
 8003478:	4b88      	ldr	r3, [pc, #544]	@ (800369c <motion_refresh_status_locked+0x22c>)
 800347a:	881b      	ldrh	r3, [r3, #0]
 800347c:	461a      	mov	r2, r3
 800347e:	4b88      	ldr	r3, [pc, #544]	@ (80036a0 <motion_refresh_status_locked+0x230>)
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <motion_refresh_status_locked+0x1c>
 8003488:	2301      	movs	r3, #1
 800348a:	e000      	b.n	800348e <motion_refresh_status_locked+0x1e>
 800348c:	2300      	movs	r3, #0
 800348e:	4413      	add	r3, r2
 8003490:	677b      	str	r3, [r7, #116]	@ 0x74
    if (depth32 > 255u) depth32 = 255u;
 8003492:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003494:	2bff      	cmp	r3, #255	@ 0xff
 8003496:	d901      	bls.n	800349c <motion_refresh_status_locked+0x2c>
 8003498:	23ff      	movs	r3, #255	@ 0xff
 800349a:	677b      	str	r3, [r7, #116]	@ 0x74
    g_status.queue_depth = (uint8_t)depth32;
 800349c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	4a80      	ldr	r2, [pc, #512]	@ (80036a4 <motion_refresh_status_locked+0x234>)
 80034a2:	7053      	strb	r3, [r2, #1]

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80034a4:	2300      	movs	r3, #0
 80034a6:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80034aa:	e0ec      	b.n	8003686 <motion_refresh_status_locked+0x216>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 80034ac:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 80034b0:	4613      	mov	r3, r2
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	4413      	add	r3, r2
 80034b6:	011b      	lsls	r3, r3, #4
 80034b8:	4a7b      	ldr	r2, [pc, #492]	@ (80036a8 <motion_refresh_status_locked+0x238>)
 80034ba:	4413      	add	r3, r2
 80034bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
        uint32_t total = ax->total_steps;
 80034be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	66bb      	str	r3, [r7, #104]	@ 0x68
        uint32_t emitted = ax->emitted_steps;
 80034c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	667b      	str	r3, [r7, #100]	@ 0x64
        uint8_t pct = 0u;
 80034ca:	2300      	movs	r3, #0
 80034cc:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72

        if (g_has_active_segment && total > 0u) {
 80034d0:	4b73      	ldr	r3, [pc, #460]	@ (80036a0 <motion_refresh_status_locked+0x230>)
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d049      	beq.n	800356e <motion_refresh_status_locked+0xfe>
 80034da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d046      	beq.n	800356e <motion_refresh_status_locked+0xfe>
            uint64_t scaled = (uint64_t)emitted * 100u;
 80034e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034e2:	2200      	movs	r2, #0
 80034e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80034e6:	647a      	str	r2, [r7, #68]	@ 0x44
 80034e8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80034ec:	1891      	adds	r1, r2, r2
 80034ee:	61b9      	str	r1, [r7, #24]
 80034f0:	415b      	adcs	r3, r3
 80034f2:	61fb      	str	r3, [r7, #28]
 80034f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034fa:	eb12 0801 	adds.w	r8, r2, r1
 80034fe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003500:	eb43 0901 	adc.w	r9, r3, r1
 8003504:	f04f 0200 	mov.w	r2, #0
 8003508:	f04f 0300 	mov.w	r3, #0
 800350c:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8003510:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8003514:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8003518:	eb18 0102 	adds.w	r1, r8, r2
 800351c:	63b9      	str	r1, [r7, #56]	@ 0x38
 800351e:	eb49 0303 	adc.w	r3, r9, r3
 8003522:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003526:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800352a:	4602      	mov	r2, r0
 800352c:	189b      	adds	r3, r3, r2
 800352e:	613b      	str	r3, [r7, #16]
 8003530:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003532:	460a      	mov	r2, r1
 8003534:	4153      	adcs	r3, r2
 8003536:	617b      	str	r3, [r7, #20]
 8003538:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800353c:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
            pct = (uint8_t)(scaled / total);
 8003540:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003542:	2200      	movs	r2, #0
 8003544:	633b      	str	r3, [r7, #48]	@ 0x30
 8003546:	637a      	str	r2, [r7, #52]	@ 0x34
 8003548:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800354c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8003550:	f7fc fede 	bl	8000310 <__aeabi_uldivmod>
 8003554:	4602      	mov	r2, r0
 8003556:	460b      	mov	r3, r1
 8003558:	4613      	mov	r3, r2
 800355a:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
            if (pct > 100u) pct = 100u;
 800355e:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8003562:	2b64      	cmp	r3, #100	@ 0x64
 8003564:	d954      	bls.n	8003610 <motion_refresh_status_locked+0x1a0>
 8003566:	2364      	movs	r3, #100	@ 0x64
 8003568:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
        if (g_has_active_segment && total > 0u) {
 800356c:	e050      	b.n	8003610 <motion_refresh_status_locked+0x1a0>
        } else if (total == 0u && g_has_active_segment) {
 800356e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003570:	2b00      	cmp	r3, #0
 8003572:	d108      	bne.n	8003586 <motion_refresh_status_locked+0x116>
 8003574:	4b4a      	ldr	r3, [pc, #296]	@ (80036a0 <motion_refresh_status_locked+0x230>)
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b00      	cmp	r3, #0
 800357c:	d003      	beq.n	8003586 <motion_refresh_status_locked+0x116>
            pct = 100u;
 800357e:	2364      	movs	r3, #100	@ 0x64
 8003580:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
 8003584:	e045      	b.n	8003612 <motion_refresh_status_locked+0x1a2>
        } else if (!g_has_active_segment && total > 0u) {
 8003586:	4b46      	ldr	r3, [pc, #280]	@ (80036a0 <motion_refresh_status_locked+0x230>)
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	d140      	bne.n	8003612 <motion_refresh_status_locked+0x1a2>
 8003590:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003592:	2b00      	cmp	r3, #0
 8003594:	d03d      	beq.n	8003612 <motion_refresh_status_locked+0x1a2>
            pct = (emitted >= total) ? 100u : (uint8_t)(((uint64_t)emitted * 100u) / total);
 8003596:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003598:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800359a:	429a      	cmp	r2, r3
 800359c:	d234      	bcs.n	8003608 <motion_refresh_status_locked+0x198>
 800359e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80035a0:	2200      	movs	r2, #0
 80035a2:	469a      	mov	sl, r3
 80035a4:	4693      	mov	fp, r2
 80035a6:	4652      	mov	r2, sl
 80035a8:	465b      	mov	r3, fp
 80035aa:	1891      	adds	r1, r2, r2
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	415b      	adcs	r3, r3
 80035b0:	60fb      	str	r3, [r7, #12]
 80035b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035b6:	eb12 040a 	adds.w	r4, r2, sl
 80035ba:	eb43 050b 	adc.w	r5, r3, fp
 80035be:	f04f 0200 	mov.w	r2, #0
 80035c2:	f04f 0300 	mov.w	r3, #0
 80035c6:	016b      	lsls	r3, r5, #5
 80035c8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80035cc:	0162      	lsls	r2, r4, #5
 80035ce:	18a1      	adds	r1, r4, r2
 80035d0:	6039      	str	r1, [r7, #0]
 80035d2:	eb45 0303 	adc.w	r3, r5, r3
 80035d6:	607b      	str	r3, [r7, #4]
 80035d8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80035dc:	460b      	mov	r3, r1
 80035de:	eb13 030a 	adds.w	r3, r3, sl
 80035e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035e4:	4613      	mov	r3, r2
 80035e6:	eb43 030b 	adc.w	r3, r3, fp
 80035ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035ee:	2200      	movs	r2, #0
 80035f0:	623b      	str	r3, [r7, #32]
 80035f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80035f4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035f8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80035fc:	f7fc fe88 	bl	8000310 <__aeabi_uldivmod>
 8003600:	4602      	mov	r2, r0
 8003602:	460b      	mov	r3, r1
 8003604:	b2d3      	uxtb	r3, r2
 8003606:	e000      	b.n	800360a <motion_refresh_status_locked+0x19a>
 8003608:	2364      	movs	r3, #100	@ 0x64
 800360a:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
 800360e:	e000      	b.n	8003612 <motion_refresh_status_locked+0x1a2>
        if (g_has_active_segment && total > 0u) {
 8003610:	bf00      	nop

        /* Erro em UNIDADES DE STEPS FÍSICOS
         * desired_steps = passos emitidos no segmento (target_steps)
         * actual_steps  = encoder convertido para steps físicos do eixo
         */
        int32_t actual_steps  = motion_actual_steps_from_encoder(axis);
 8003612:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff fb24 	bl	8002c64 <motion_actual_steps_from_encoder>
 800361c:	6578      	str	r0, [r7, #84]	@ 0x54
        int32_t desired_steps = (int32_t)ax->target_steps;
 800361e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	653b      	str	r3, [r7, #80]	@ 0x50
        int32_t err           = desired_steps - actual_steps;
 8003624:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003626:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        int8_t  err8          = motion_clamp_error(err);
 800362c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800362e:	f7ff ff07 	bl	8003440 <motion_clamp_error>
 8003632:	4603      	mov	r3, r0
 8003634:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

        switch (axis) {
 8003638:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800363c:	2b00      	cmp	r3, #0
 800363e:	d002      	beq.n	8003646 <motion_refresh_status_locked+0x1d6>
 8003640:	2b01      	cmp	r3, #1
 8003642:	d009      	beq.n	8003658 <motion_refresh_status_locked+0x1e8>
 8003644:	e011      	b.n	800366a <motion_refresh_status_locked+0x1fa>
            case AXIS_X: g_status.pctX = pct; g_status.pidErrX = err8; break;
 8003646:	4a17      	ldr	r2, [pc, #92]	@ (80036a4 <motion_refresh_status_locked+0x234>)
 8003648:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800364c:	7093      	strb	r3, [r2, #2]
 800364e:	4a15      	ldr	r2, [pc, #84]	@ (80036a4 <motion_refresh_status_locked+0x234>)
 8003650:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003654:	7153      	strb	r3, [r2, #5]
 8003656:	e011      	b.n	800367c <motion_refresh_status_locked+0x20c>
            case AXIS_Y: g_status.pctY = pct; g_status.pidErrY = err8; break;
 8003658:	4a12      	ldr	r2, [pc, #72]	@ (80036a4 <motion_refresh_status_locked+0x234>)
 800365a:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800365e:	70d3      	strb	r3, [r2, #3]
 8003660:	4a10      	ldr	r2, [pc, #64]	@ (80036a4 <motion_refresh_status_locked+0x234>)
 8003662:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003666:	7193      	strb	r3, [r2, #6]
 8003668:	e008      	b.n	800367c <motion_refresh_status_locked+0x20c>
            case AXIS_Z:
            default:     g_status.pctZ = pct; g_status.pidErrZ = err8; break;
 800366a:	4a0e      	ldr	r2, [pc, #56]	@ (80036a4 <motion_refresh_status_locked+0x234>)
 800366c:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8003670:	7113      	strb	r3, [r2, #4]
 8003672:	4a0c      	ldr	r2, [pc, #48]	@ (80036a4 <motion_refresh_status_locked+0x234>)
 8003674:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8003678:	71d3      	strb	r3, [r2, #7]
 800367a:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800367c:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8003680:	3301      	adds	r3, #1
 8003682:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8003686:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800368a:	2b02      	cmp	r3, #2
 800368c:	f67f af0e 	bls.w	80034ac <motion_refresh_status_locked+0x3c>
        }
    }
}
 8003690:	bf00      	nop
 8003692:	bf00      	nop
 8003694:	3778      	adds	r7, #120	@ 0x78
 8003696:	46bd      	mov	sp, r7
 8003698:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800369c:	20002d86 	.word	0x20002d86
 80036a0:	20000180 	.word	0x20000180
 80036a4:	200000e8 	.word	0x200000e8
 80036a8:	200000f0 	.word	0x200000f0

080036ac <motion_stop_all_axes_locked>:


static void motion_stop_all_axes_locked(void) {
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80036b2:	2300      	movs	r3, #0
 80036b4:	71fb      	strb	r3, [r7, #7]
 80036b6:	e045      	b.n	8003744 <motion_stop_all_axes_locked+0x98>
        motion_hw_step_low(axis);
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff fa4e 	bl	8002b5c <motion_hw_step_low>
        motion_hw_enable(axis, 0u);
 80036c0:	79fb      	ldrb	r3, [r7, #7]
 80036c2:	2100      	movs	r1, #0
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff f9e5 	bl	8002a94 <motion_hw_enable>

        motion_axis_state_t *ax = &g_axis_state[axis];
 80036ca:	79fa      	ldrb	r2, [r7, #7]
 80036cc:	4613      	mov	r3, r2
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	4413      	add	r3, r2
 80036d2:	011b      	lsls	r3, r3, #4
 80036d4:	4a1f      	ldr	r2, [pc, #124]	@ (8003754 <motion_stop_all_axes_locked+0xa8>)
 80036d6:	4413      	add	r3, r2
 80036d8:	603b      	str	r3, [r7, #0]
        ax->total_steps       = 0u;
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	2200      	movs	r2, #0
 80036de:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	2200      	movs	r2, #0
 80036e4:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	2200      	movs	r2, #0
 80036ea:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = 0u;
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	2200      	movs	r2, #0
 80036f0:	819a      	strh	r2, [r3, #12]
        ax->kp = 0u; ax->ki = 0u; ax->kd = 0u;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	2200      	movs	r2, #0
 80036f6:	81da      	strh	r2, [r3, #14]
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	2200      	movs	r2, #0
 80036fc:	821a      	strh	r2, [r3, #16]
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	2200      	movs	r2, #0
 8003702:	825a      	strh	r2, [r3, #18]

        /* limpa controle de pulso/guardas */
        ax->step_high         = 0u;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	2200      	movs	r2, #0
 8003708:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	2200      	movs	r2, #0
 800370e:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = 0u;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = 0u;
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        /* limpa DDA/rampa */
        ax->dda_accum_q16     = 0u;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	2200      	movs	r2, #0
 8003724:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	2200      	movs	r2, #0
 800372a:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = 0u;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	2200      	movs	r2, #0
 8003730:	621a      	str	r2, [r3, #32]
        ax->v_actual_sps      = 0u;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	2200      	movs	r2, #0
 8003736:	625a      	str	r2, [r3, #36]	@ 0x24
        ax->accel_sps2        = 0u;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	2200      	movs	r2, #0
 800373c:	629a      	str	r2, [r3, #40]	@ 0x28
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800373e:	79fb      	ldrb	r3, [r7, #7]
 8003740:	3301      	adds	r3, #1
 8003742:	71fb      	strb	r3, [r7, #7]
 8003744:	79fb      	ldrb	r3, [r7, #7]
 8003746:	2b02      	cmp	r3, #2
 8003748:	d9b6      	bls.n	80036b8 <motion_stop_all_axes_locked+0xc>
    }
}
 800374a:	bf00      	nop
 800374c:	bf00      	nop
 800374e:	3708      	adds	r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	200000f0 	.word	0x200000f0

08003758 <motion_queue_clear_locked>:


static void motion_queue_clear_locked(void) {
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
    g_queue_head = 0u;
 800375e:	4b0f      	ldr	r3, [pc, #60]	@ (800379c <motion_queue_clear_locked+0x44>)
 8003760:	2200      	movs	r2, #0
 8003762:	701a      	strb	r2, [r3, #0]
    g_queue_tail = 0u;
 8003764:	4b0e      	ldr	r3, [pc, #56]	@ (80037a0 <motion_queue_clear_locked+0x48>)
 8003766:	2200      	movs	r2, #0
 8003768:	701a      	strb	r2, [r3, #0]
    g_queue_count = 0u;
 800376a:	4b0e      	ldr	r3, [pc, #56]	@ (80037a4 <motion_queue_clear_locked+0x4c>)
 800376c:	2200      	movs	r2, #0
 800376e:	801a      	strh	r2, [r3, #0]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 8003770:	2300      	movs	r3, #0
 8003772:	71fb      	strb	r3, [r7, #7]
 8003774:	e007      	b.n	8003786 <motion_queue_clear_locked+0x2e>
 8003776:	79fb      	ldrb	r3, [r7, #7]
 8003778:	4a0b      	ldr	r2, [pc, #44]	@ (80037a8 <motion_queue_clear_locked+0x50>)
 800377a:	2100      	movs	r1, #0
 800377c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8003780:	79fb      	ldrb	r3, [r7, #7]
 8003782:	3301      	adds	r3, #1
 8003784:	71fb      	strb	r3, [r7, #7]
 8003786:	79fb      	ldrb	r3, [r7, #7]
 8003788:	2b02      	cmp	r3, #2
 800378a:	d9f4      	bls.n	8003776 <motion_queue_clear_locked+0x1e>
}
 800378c:	bf00      	nop
 800378e:	bf00      	nop
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	20002d84 	.word	0x20002d84
 80037a0:	20002d85 	.word	0x20002d85
 80037a4:	20002d86 	.word	0x20002d86
 80037a8:	20002d8c 	.word	0x20002d8c

080037ac <motion_queue_push_locked>:

static proto_result_t motion_queue_push_locked(const move_queue_add_req_t *req) {
 80037ac:	b5b0      	push	{r4, r5, r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
    if (g_queue_count >= MOTION_QUEUE_CAPACITY)
 80037b4:	4b22      	ldr	r3, [pc, #136]	@ (8003840 <motion_queue_push_locked+0x94>)
 80037b6:	881b      	ldrh	r3, [r3, #0]
 80037b8:	2bff      	cmp	r3, #255	@ 0xff
 80037ba:	d902      	bls.n	80037c2 <motion_queue_push_locked+0x16>
        return PROTO_ERR_RANGE;
 80037bc:	f06f 0303 	mvn.w	r3, #3
 80037c0:	e039      	b.n	8003836 <motion_queue_push_locked+0x8a>
    g_queue[g_queue_tail].req = *req;
 80037c2:	4b20      	ldr	r3, [pc, #128]	@ (8003844 <motion_queue_push_locked+0x98>)
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	4619      	mov	r1, r3
 80037c8:	4a1f      	ldr	r2, [pc, #124]	@ (8003848 <motion_queue_push_locked+0x9c>)
 80037ca:	232c      	movs	r3, #44	@ 0x2c
 80037cc:	fb01 f303 	mul.w	r3, r1, r3
 80037d0:	441a      	add	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4614      	mov	r4, r2
 80037d6:	461d      	mov	r5, r3
 80037d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_tail = (uint8_t)((g_queue_tail + 1u) % MOTION_QUEUE_CAPACITY);
 80037e8:	4b16      	ldr	r3, [pc, #88]	@ (8003844 <motion_queue_push_locked+0x98>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	3301      	adds	r3, #1
 80037ee:	b2da      	uxtb	r2, r3
 80037f0:	4b14      	ldr	r3, [pc, #80]	@ (8003844 <motion_queue_push_locked+0x98>)
 80037f2:	701a      	strb	r2, [r3, #0]
    ++g_queue_count;
 80037f4:	4b12      	ldr	r3, [pc, #72]	@ (8003840 <motion_queue_push_locked+0x94>)
 80037f6:	881b      	ldrh	r3, [r3, #0]
 80037f8:	3301      	adds	r3, #1
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	4b10      	ldr	r3, [pc, #64]	@ (8003840 <motion_queue_push_locked+0x94>)
 80037fe:	801a      	strh	r2, [r3, #0]
    /* Atualiza soma de passos restantes na FILA (por eixo) */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003800:	2300      	movs	r3, #0
 8003802:	73fb      	strb	r3, [r7, #15]
 8003804:	e011      	b.n	800382a <motion_queue_push_locked+0x7e>
        g_queue_rem_steps[a] += motion_total_for_axis(req, a);
 8003806:	7bfb      	ldrb	r3, [r7, #15]
 8003808:	4619      	mov	r1, r3
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f7ff fd96 	bl	800333c <motion_total_for_axis>
 8003810:	4601      	mov	r1, r0
 8003812:	7bfb      	ldrb	r3, [r7, #15]
 8003814:	4a0d      	ldr	r2, [pc, #52]	@ (800384c <motion_queue_push_locked+0xa0>)
 8003816:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800381a:	7bfb      	ldrb	r3, [r7, #15]
 800381c:	440a      	add	r2, r1
 800381e:	490b      	ldr	r1, [pc, #44]	@ (800384c <motion_queue_push_locked+0xa0>)
 8003820:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003824:	7bfb      	ldrb	r3, [r7, #15]
 8003826:	3301      	adds	r3, #1
 8003828:	73fb      	strb	r3, [r7, #15]
 800382a:	7bfb      	ldrb	r3, [r7, #15]
 800382c:	2b02      	cmp	r3, #2
 800382e:	d9ea      	bls.n	8003806 <motion_queue_push_locked+0x5a>
    }
    motion_refresh_status_locked();
 8003830:	f7ff fe1e 	bl	8003470 <motion_refresh_status_locked>
    return PROTO_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bdb0      	pop	{r4, r5, r7, pc}
 800383e:	bf00      	nop
 8003840:	20002d86 	.word	0x20002d86
 8003844:	20002d85 	.word	0x20002d85
 8003848:	20000184 	.word	0x20000184
 800384c:	20002d8c 	.word	0x20002d8c

08003850 <motion_queue_pop_locked>:

static int motion_queue_pop_locked(move_queue_add_req_t *out) {
 8003850:	b5b0      	push	{r4, r5, r7, lr}
 8003852:	b090      	sub	sp, #64	@ 0x40
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
    if (g_queue_count == 0u) return 0;
 8003858:	4b34      	ldr	r3, [pc, #208]	@ (800392c <motion_queue_pop_locked+0xdc>)
 800385a:	881b      	ldrh	r3, [r3, #0]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <motion_queue_pop_locked+0x14>
 8003860:	2300      	movs	r3, #0
 8003862:	e05f      	b.n	8003924 <motion_queue_pop_locked+0xd4>
    move_queue_add_req_t tmp = g_queue[g_queue_head].req;
 8003864:	4b32      	ldr	r3, [pc, #200]	@ (8003930 <motion_queue_pop_locked+0xe0>)
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	4619      	mov	r1, r3
 800386a:	4a32      	ldr	r2, [pc, #200]	@ (8003934 <motion_queue_pop_locked+0xe4>)
 800386c:	232c      	movs	r3, #44	@ 0x2c
 800386e:	fb01 f303 	mul.w	r3, r1, r3
 8003872:	4413      	add	r3, r2
 8003874:	f107 040c 	add.w	r4, r7, #12
 8003878:	461d      	mov	r5, r3
 800387a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800387c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800387e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003880:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003882:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003886:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    if (out) *out = tmp;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d00b      	beq.n	80038a8 <motion_queue_pop_locked+0x58>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	461d      	mov	r5, r3
 8003894:	f107 040c 	add.w	r4, r7, #12
 8003898:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800389a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800389c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800389e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038a0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80038a4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    g_queue_head = (uint8_t)((g_queue_head + 1u) % MOTION_QUEUE_CAPACITY);
 80038a8:	4b21      	ldr	r3, [pc, #132]	@ (8003930 <motion_queue_pop_locked+0xe0>)
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	3301      	adds	r3, #1
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	4b1f      	ldr	r3, [pc, #124]	@ (8003930 <motion_queue_pop_locked+0xe0>)
 80038b2:	701a      	strb	r2, [r3, #0]
    --g_queue_count;
 80038b4:	4b1d      	ldr	r3, [pc, #116]	@ (800392c <motion_queue_pop_locked+0xdc>)
 80038b6:	881b      	ldrh	r3, [r3, #0]
 80038b8:	3b01      	subs	r3, #1
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	4b1b      	ldr	r3, [pc, #108]	@ (800392c <motion_queue_pop_locked+0xdc>)
 80038be:	801a      	strh	r2, [r3, #0]
    /* Remove da soma de fila aquilo que saiu da fila */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80038c0:	2300      	movs	r3, #0
 80038c2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80038c6:	e028      	b.n	800391a <motion_queue_pop_locked+0xca>
        uint32_t s = motion_total_for_axis(&tmp, a);
 80038c8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80038cc:	f107 030c 	add.w	r3, r7, #12
 80038d0:	4611      	mov	r1, r2
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff fd32 	bl	800333c <motion_total_for_axis>
 80038d8:	63b8      	str	r0, [r7, #56]	@ 0x38
        if (g_queue_rem_steps[a] >= s) g_queue_rem_steps[a] -= s;
 80038da:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80038de:	4a16      	ldr	r2, [pc, #88]	@ (8003938 <motion_queue_pop_locked+0xe8>)
 80038e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d80c      	bhi.n	8003904 <motion_queue_pop_locked+0xb4>
 80038ea:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80038ee:	4a12      	ldr	r2, [pc, #72]	@ (8003938 <motion_queue_pop_locked+0xe8>)
 80038f0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80038f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80038f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80038fa:	1a8a      	subs	r2, r1, r2
 80038fc:	490e      	ldr	r1, [pc, #56]	@ (8003938 <motion_queue_pop_locked+0xe8>)
 80038fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003902:	e005      	b.n	8003910 <motion_queue_pop_locked+0xc0>
        else g_queue_rem_steps[a] = 0u;
 8003904:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003908:	4a0b      	ldr	r2, [pc, #44]	@ (8003938 <motion_queue_pop_locked+0xe8>)
 800390a:	2100      	movs	r1, #0
 800390c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003910:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003914:	3301      	adds	r3, #1
 8003916:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800391a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800391e:	2b02      	cmp	r3, #2
 8003920:	d9d2      	bls.n	80038c8 <motion_queue_pop_locked+0x78>
    }
    return 1;
 8003922:	2301      	movs	r3, #1
}
 8003924:	4618      	mov	r0, r3
 8003926:	3740      	adds	r7, #64	@ 0x40
 8003928:	46bd      	mov	sp, r7
 800392a:	bdb0      	pop	{r4, r5, r7, pc}
 800392c:	20002d86 	.word	0x20002d86
 8003930:	20002d84 	.word	0x20002d84
 8003934:	20000184 	.word	0x20000184
 8003938:	20002d8c 	.word	0x20002d8c

0800393c <motion_begin_segment_locked>:

static void motion_begin_segment_locked(const move_queue_add_req_t *seg) {
 800393c:	b580      	push	{r7, lr}
 800393e:	b086      	sub	sp, #24
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
    if (!seg) return;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	f000 80af 	beq.w	8003aaa <motion_begin_segment_locked+0x16e>

    g_has_active_segment = 1u;
 800394c:	4b59      	ldr	r3, [pc, #356]	@ (8003ab4 <motion_begin_segment_locked+0x178>)
 800394e:	2201      	movs	r2, #1
 8003950:	701a      	strb	r2, [r3, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003952:	2300      	movs	r3, #0
 8003954:	75fb      	strb	r3, [r7, #23]
 8003956:	e0a3      	b.n	8003aa0 <motion_begin_segment_locked+0x164>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8003958:	7dfa      	ldrb	r2, [r7, #23]
 800395a:	4613      	mov	r3, r2
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	4413      	add	r3, r2
 8003960:	011b      	lsls	r3, r3, #4
 8003962:	4a55      	ldr	r2, [pc, #340]	@ (8003ab8 <motion_begin_segment_locked+0x17c>)
 8003964:	4413      	add	r3, r2
 8003966:	613b      	str	r3, [r7, #16]
        uint32_t total   = motion_total_for_axis(seg, axis);
 8003968:	7dfb      	ldrb	r3, [r7, #23]
 800396a:	4619      	mov	r1, r3
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f7ff fce5 	bl	800333c <motion_total_for_axis>
 8003972:	60f8      	str	r0, [r7, #12]
        uint16_t velTick = motion_velocity_for_axis(seg, axis);
 8003974:	7dfb      	ldrb	r3, [r7, #23]
 8003976:	4619      	mov	r1, r3
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f7ff fcf9 	bl	8003370 <motion_velocity_for_axis>
 800397e:	4603      	mov	r3, r0
 8003980:	817b      	strh	r3, [r7, #10]

        ax->total_steps       = total;
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	2200      	movs	r2, #0
 800398c:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	2200      	movs	r2, #0
 8003992:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = velTick;
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	897a      	ldrh	r2, [r7, #10]
 8003998:	819a      	strh	r2, [r3, #12]
        ax->kp = motion_kp_for_axis(seg, axis);
 800399a:	7dfb      	ldrb	r3, [r7, #23]
 800399c:	4619      	mov	r1, r3
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f7ff fd00 	bl	80033a4 <motion_kp_for_axis>
 80039a4:	4603      	mov	r3, r0
 80039a6:	461a      	mov	r2, r3
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	81da      	strh	r2, [r3, #14]
        ax->ki = motion_ki_for_axis(seg, axis);
 80039ac:	7dfb      	ldrb	r3, [r7, #23]
 80039ae:	4619      	mov	r1, r3
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f7ff fd11 	bl	80033d8 <motion_ki_for_axis>
 80039b6:	4603      	mov	r3, r0
 80039b8:	461a      	mov	r2, r3
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	821a      	strh	r2, [r3, #16]
        ax->kd = motion_kd_for_axis(seg, axis);
 80039be:	7dfb      	ldrb	r3, [r7, #23]
 80039c0:	4619      	mov	r1, r3
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7ff fd22 	bl	800340c <motion_kd_for_axis>
 80039c8:	4603      	mov	r3, r0
 80039ca:	461a      	mov	r2, r3
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	825a      	strh	r2, [r3, #18]

        /* guardas para atender DIR/ENABLE timings do TMC5160 */
        ax->step_high         = 0u;
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	2200      	movs	r2, #0
 80039d4:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u; 
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	2200      	movs	r2, #0
 80039da:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = (total > 0u) ? MOTION_ENABLE_SETTLE_TICKS : 0u;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <motion_begin_segment_locked+0xaa>
 80039e2:	2202      	movs	r2, #2
 80039e4:	e000      	b.n	80039e8 <motion_begin_segment_locked+0xac>
 80039e6:	2200      	movs	r2, #0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        ax->dda_accum_q16     = 0u;
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	2200      	movs	r2, #0
 80039fa:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	2200      	movs	r2, #0
 8003a00:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = ((uint32_t)velTick) * 1000u;  /* steps/s alvo (derivado do seu campo) */
 8003a02:	897b      	ldrh	r3, [r7, #10]
 8003a04:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003a08:	fb03 f202 	mul.w	r2, r3, r2
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	621a      	str	r2, [r3, #32]
        if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d903      	bls.n	8003a24 <motion_begin_segment_locked+0xe8>
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003a22:	621a      	str	r2, [r3, #32]
        /* Preserva v_actual_sps ao encadear segmentos (rampa só no início da lista) */
        if (g_status.state != MOTION_RUNNING) {
 8003a24:	4b25      	ldr	r3, [pc, #148]	@ (8003abc <motion_begin_segment_locked+0x180>)
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d002      	beq.n	8003a34 <motion_begin_segment_locked+0xf8>
            ax->v_actual_sps  = 0u;
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	2200      	movs	r2, #0
 8003a32:	625a      	str	r2, [r3, #36]	@ 0x24
        }
        ax->accel_sps2        = DEMO_ACCEL_SPS2;
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	4a22      	ldr	r2, [pc, #136]	@ (8003ac0 <motion_begin_segment_locked+0x184>)
 8003a38:	629a      	str	r2, [r3, #40]	@ 0x28

        motion_hw_step_low(axis);
 8003a3a:	7dfb      	ldrb	r3, [r7, #23]
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff f88d 	bl	8002b5c <motion_hw_step_low>
        motion_hw_set_dir(axis, (uint8_t)((seg->dirMask >> axis) & 0x1u));
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	785b      	ldrb	r3, [r3, #1]
 8003a46:	461a      	mov	r2, r3
 8003a48:	7dfb      	ldrb	r3, [r7, #23]
 8003a4a:	fa42 f303 	asr.w	r3, r2, r3
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	b2da      	uxtb	r2, r3
 8003a56:	7dfb      	ldrb	r3, [r7, #23]
 8003a58:	4611      	mov	r1, r2
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7fe ffda 	bl	8002a14 <motion_hw_set_dir>

        if (total > 0u) motion_hw_enable(axis, 1u);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d005      	beq.n	8003a72 <motion_begin_segment_locked+0x136>
 8003a66:	7dfb      	ldrb	r3, [r7, #23]
 8003a68:	2101      	movs	r1, #1
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7ff f812 	bl	8002a94 <motion_hw_enable>
 8003a70:	e004      	b.n	8003a7c <motion_begin_segment_locked+0x140>
        else            motion_hw_enable(axis, 0u);
 8003a72:	7dfb      	ldrb	r3, [r7, #23]
 8003a74:	2100      	movs	r1, #0
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7ff f80c 	bl	8002a94 <motion_hw_enable>

        /* Não zera origem automaticamente; mantém a referência definida via set_origin */
        g_encoder_delta_tick[axis] = 0;
 8003a7c:	7dfb      	ldrb	r3, [r7, #23]
 8003a7e:	4a11      	ldr	r2, [pc, #68]	@ (8003ac4 <motion_begin_segment_locked+0x188>)
 8003a80:	2100      	movs	r1, #0
 8003a82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_i_accum[axis] = 0;
 8003a86:	7dfb      	ldrb	r3, [r7, #23]
 8003a88:	4a0f      	ldr	r2, [pc, #60]	@ (8003ac8 <motion_begin_segment_locked+0x18c>)
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_prev_err[axis] = 0;
 8003a90:	7dfb      	ldrb	r3, [r7, #23]
 8003a92:	4a0e      	ldr	r2, [pc, #56]	@ (8003acc <motion_begin_segment_locked+0x190>)
 8003a94:	2100      	movs	r1, #0
 8003a96:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003a9a:	7dfb      	ldrb	r3, [r7, #23]
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	75fb      	strb	r3, [r7, #23]
 8003aa0:	7dfb      	ldrb	r3, [r7, #23]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	f67f af58 	bls.w	8003958 <motion_begin_segment_locked+0x1c>
 8003aa8:	e000      	b.n	8003aac <motion_begin_segment_locked+0x170>
    if (!seg) return;
 8003aaa:	bf00      	nop
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
           (unsigned long)motion_total_for_axis(seg, AXIS_X),
           (unsigned long)motion_total_for_axis(seg, AXIS_Y),
           (unsigned long)motion_total_for_axis(seg, AXIS_Z));
#endif
}
 8003aac:	3718      	adds	r7, #24
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	20000180 	.word	0x20000180
 8003ab8:	200000f0 	.word	0x200000f0
 8003abc:	200000e8 	.word	0x200000e8
 8003ac0:	00030d40 	.word	0x00030d40
 8003ac4:	20002dd8 	.word	0x20002dd8
 8003ac8:	20002e08 	.word	0x20002e08
 8003acc:	20002e14 	.word	0x20002e14

08003ad0 <motion_try_start_next_locked>:

static uint8_t motion_try_start_next_locked(void) {
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b08c      	sub	sp, #48	@ 0x30
 8003ad4:	af00      	add	r7, sp, #0
    move_queue_add_req_t next;
    if (!motion_queue_pop_locked(&next))
 8003ad6:	1d3b      	adds	r3, r7, #4
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7ff feb9 	bl	8003850 <motion_queue_pop_locked>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d101      	bne.n	8003ae8 <motion_try_start_next_locked+0x18>
        return 0u;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	e007      	b.n	8003af8 <motion_try_start_next_locked+0x28>
    motion_begin_segment_locked(&next);
 8003ae8:	1d3b      	adds	r3, r7, #4
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7ff ff26 	bl	800393c <motion_begin_segment_locked>
    g_active_frame_id = next.frameId;
 8003af0:	793a      	ldrb	r2, [r7, #4]
 8003af2:	4b03      	ldr	r3, [pc, #12]	@ (8003b00 <motion_try_start_next_locked+0x30>)
 8003af4:	701a      	strb	r2, [r3, #0]
#if MOTION_DEBUG_FLOW
    printf("[FLOW pop_next id=%u remaining=%u]\r\n", (unsigned)g_active_frame_id, (unsigned)g_queue_count);
#endif
    return 1u;
 8003af6:	2301      	movs	r3, #1
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3730      	adds	r7, #48	@ 0x30
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	20002d88 	.word	0x20002d88

08003b04 <motion_update_encoders>:

/* =======================
 *  Encoders
 * ======================= */
static void motion_update_encoders(void) {
 8003b04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b08:	b088      	sub	sp, #32
 8003b0a:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	77fb      	strb	r3, [r7, #31]
 8003b10:	e067      	b.n	8003be2 <motion_update_encoders+0xde>
        uint32_t now = motion_hw_encoder_read_raw(axis);
 8003b12:	7ffb      	ldrb	r3, [r7, #31]
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7ff f845 	bl	8002ba4 <motion_hw_encoder_read_raw>
 8003b1a:	61b8      	str	r0, [r7, #24]
        uint8_t bits = motion_hw_encoder_bits(axis);
 8003b1c:	7ffb      	ldrb	r3, [r7, #31]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7ff f868 	bl	8002bf4 <motion_hw_encoder_bits>
 8003b24:	4603      	mov	r3, r0
 8003b26:	75fb      	strb	r3, [r7, #23]
        if (bits == 16u) {
 8003b28:	7dfb      	ldrb	r3, [r7, #23]
 8003b2a:	2b10      	cmp	r3, #16
 8003b2c:	d12d      	bne.n	8003b8a <motion_update_encoders+0x86>
            uint16_t prev = (uint16_t)g_encoder_last_raw[axis];
 8003b2e:	7ffb      	ldrb	r3, [r7, #31]
 8003b30:	4a30      	ldr	r2, [pc, #192]	@ (8003bf4 <motion_update_encoders+0xf0>)
 8003b32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b36:	81fb      	strh	r3, [r7, #14]
            int16_t delta = (int16_t)((uint16_t)now - prev);
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	89fb      	ldrh	r3, [r7, #14]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	81bb      	strh	r3, [r7, #12]
            g_encoder_last_raw[axis] = (uint16_t)now;
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	b29a      	uxth	r2, r3
 8003b48:	7ffb      	ldrb	r3, [r7, #31]
 8003b4a:	4611      	mov	r1, r2
 8003b4c:	4a29      	ldr	r2, [pc, #164]	@ (8003bf4 <motion_update_encoders+0xf0>)
 8003b4e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_encoder_position[axis] += delta;
 8003b52:	7ffb      	ldrb	r3, [r7, #31]
 8003b54:	4a28      	ldr	r2, [pc, #160]	@ (8003bf8 <motion_update_encoders+0xf4>)
 8003b56:	00db      	lsls	r3, r3, #3
 8003b58:	4413      	add	r3, r2
 8003b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5e:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8003b62:	17c8      	asrs	r0, r1, #31
 8003b64:	460c      	mov	r4, r1
 8003b66:	4605      	mov	r5, r0
 8003b68:	7ff9      	ldrb	r1, [r7, #31]
 8003b6a:	eb12 0a04 	adds.w	sl, r2, r4
 8003b6e:	eb43 0b05 	adc.w	fp, r3, r5
 8003b72:	4a21      	ldr	r2, [pc, #132]	@ (8003bf8 <motion_update_encoders+0xf4>)
 8003b74:	00cb      	lsls	r3, r1, #3
 8003b76:	4413      	add	r3, r2
 8003b78:	e9c3 ab00 	strd	sl, fp, [r3]
            g_encoder_delta_tick[axis] = (int32_t)delta;
 8003b7c:	7ffb      	ldrb	r3, [r7, #31]
 8003b7e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003b82:	491e      	ldr	r1, [pc, #120]	@ (8003bfc <motion_update_encoders+0xf8>)
 8003b84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003b88:	e028      	b.n	8003bdc <motion_update_encoders+0xd8>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        } else {
            int32_t delta = (int32_t)(now - g_encoder_last_raw[axis]);
 8003b8a:	7ffb      	ldrb	r3, [r7, #31]
 8003b8c:	4a19      	ldr	r2, [pc, #100]	@ (8003bf4 <motion_update_encoders+0xf0>)
 8003b8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	613b      	str	r3, [r7, #16]
            g_encoder_last_raw[axis] = now;
 8003b98:	7ffb      	ldrb	r3, [r7, #31]
 8003b9a:	4916      	ldr	r1, [pc, #88]	@ (8003bf4 <motion_update_encoders+0xf0>)
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_position[axis] += delta;
 8003ba2:	7ffb      	ldrb	r3, [r7, #31]
 8003ba4:	4a14      	ldr	r2, [pc, #80]	@ (8003bf8 <motion_update_encoders+0xf4>)
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	4413      	add	r3, r2
 8003baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bae:	6939      	ldr	r1, [r7, #16]
 8003bb0:	17c8      	asrs	r0, r1, #31
 8003bb2:	4688      	mov	r8, r1
 8003bb4:	4681      	mov	r9, r0
 8003bb6:	7ff9      	ldrb	r1, [r7, #31]
 8003bb8:	eb12 0008 	adds.w	r0, r2, r8
 8003bbc:	6038      	str	r0, [r7, #0]
 8003bbe:	eb43 0309 	adc.w	r3, r3, r9
 8003bc2:	607b      	str	r3, [r7, #4]
 8003bc4:	4a0c      	ldr	r2, [pc, #48]	@ (8003bf8 <motion_update_encoders+0xf4>)
 8003bc6:	00cb      	lsls	r3, r1, #3
 8003bc8:	4413      	add	r3, r2
 8003bca:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003bce:	e9c3 1200 	strd	r1, r2, [r3]
            g_encoder_delta_tick[axis] = delta;
 8003bd2:	7ffb      	ldrb	r3, [r7, #31]
 8003bd4:	4909      	ldr	r1, [pc, #36]	@ (8003bfc <motion_update_encoders+0xf8>)
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003bdc:	7ffb      	ldrb	r3, [r7, #31]
 8003bde:	3301      	adds	r3, #1
 8003be0:	77fb      	strb	r3, [r7, #31]
 8003be2:	7ffb      	ldrb	r3, [r7, #31]
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d994      	bls.n	8003b12 <motion_update_encoders+0xe>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        }
    }
}
 8003be8:	bf00      	nop
 8003bea:	bf00      	nop
 8003bec:	3720      	adds	r7, #32
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bf4:	20002db0 	.word	0x20002db0
 8003bf8:	20002d98 	.word	0x20002d98
 8003bfc:	20002dd8 	.word	0x20002dd8

08003c00 <motion_send_queue_add_ack>:

/* =======================
 *  Envio de respostas
 * ======================= */
static void motion_send_queue_add_ack(uint8_t frame_id, uint8_t status) {
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af02      	add	r7, sp, #8
 8003c06:	4603      	mov	r3, r0
 8003c08:	460a      	mov	r2, r1
 8003c0a:	71fb      	strb	r3, [r7, #7]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[6];
    move_queue_add_ack_resp_t resp = { frame_id, status };
 8003c10:	79fb      	ldrb	r3, [r7, #7]
 8003c12:	733b      	strb	r3, [r7, #12]
 8003c14:	79bb      	ldrb	r3, [r7, #6]
 8003c16:	737b      	strb	r3, [r7, #13]
    if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8003c18:	f107 0110 	add.w	r1, r7, #16
 8003c1c:	f107 030c 	add.w	r3, r7, #12
 8003c20:	2206      	movs	r2, #6
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7fd fc41 	bl	80014aa <move_queue_add_ack_resp_encoder>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00c      	beq.n	8003c48 <motion_send_queue_add_ack+0x48>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "ack", "encode_fail");
 8003c2e:	4a12      	ldr	r2, [pc, #72]	@ (8003c78 <motion_send_queue_add_ack+0x78>)
 8003c30:	4b12      	ldr	r3, [pc, #72]	@ (8003c7c <motion_send_queue_add_ack+0x7c>)
 8003c32:	9301      	str	r3, [sp, #4]
 8003c34:	4b12      	ldr	r3, [pc, #72]	@ (8003c80 <motion_send_queue_add_ack+0x80>)
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	f06f 0201 	mvn.w	r2, #1
 8003c3e:	2164      	movs	r1, #100	@ 0x64
 8003c40:	2002      	movs	r0, #2
 8003c42:	f7fe fdf1 	bl	8002828 <log_event_auto>
 8003c46:	e014      	b.n	8003c72 <motion_send_queue_add_ack+0x72>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003c48:	f107 0310 	add.w	r3, r7, #16
 8003c4c:	2106      	movs	r1, #6
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f002 fbf4 	bl	800643c <app_resp_push>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00b      	beq.n	8003c72 <motion_send_queue_add_ack+0x72>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "ack", "queue_full");
 8003c5a:	4a07      	ldr	r2, [pc, #28]	@ (8003c78 <motion_send_queue_add_ack+0x78>)
 8003c5c:	4b09      	ldr	r3, [pc, #36]	@ (8003c84 <motion_send_queue_add_ack+0x84>)
 8003c5e:	9301      	str	r3, [sp, #4]
 8003c60:	4b07      	ldr	r3, [pc, #28]	@ (8003c80 <motion_send_queue_add_ack+0x80>)
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	4613      	mov	r3, r2
 8003c66:	f06f 0203 	mvn.w	r2, #3
 8003c6a:	2164      	movs	r1, #100	@ 0x64
 8003c6c:	2002      	movs	r0, #2
 8003c6e:	f7fe fddb 	bl	8002828 <log_event_auto>
    }
}
 8003c72:	3718      	adds	r7, #24
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	08011428 	.word	0x08011428
 8003c7c:	0801161c 	.word	0x0801161c
 8003c80:	08011628 	.word	0x08011628
 8003c84:	0801162c 	.word	0x0801162c

08003c88 <motion_send_queue_status_response>:

static void motion_send_queue_status_response(uint8_t frame_id) {
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b08a      	sub	sp, #40	@ 0x28
 8003c8c:	af02      	add	r7, sp, #8
 8003c8e:	4603      	mov	r3, r0
 8003c90:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[12];
    move_queue_status_resp_t resp = {
 8003c92:	79fb      	ldrb	r3, [r7, #7]
 8003c94:	733b      	strb	r3, [r7, #12]
        .frameId = frame_id,
        .status  = (uint8_t)g_status.state,
 8003c96:	4b27      	ldr	r3, [pc, #156]	@ (8003d34 <motion_send_queue_status_response+0xac>)
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003c9c:	737b      	strb	r3, [r7, #13]
        .pidErrX = (uint8_t)g_status.pidErrX,
 8003c9e:	4b25      	ldr	r3, [pc, #148]	@ (8003d34 <motion_send_queue_status_response+0xac>)
 8003ca0:	795b      	ldrb	r3, [r3, #5]
 8003ca2:	b25b      	sxtb	r3, r3
 8003ca4:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003ca6:	73bb      	strb	r3, [r7, #14]
        .pidErrY = (uint8_t)g_status.pidErrY,
 8003ca8:	4b22      	ldr	r3, [pc, #136]	@ (8003d34 <motion_send_queue_status_response+0xac>)
 8003caa:	799b      	ldrb	r3, [r3, #6]
 8003cac:	b25b      	sxtb	r3, r3
 8003cae:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003cb0:	73fb      	strb	r3, [r7, #15]
        .pidErrZ = (uint8_t)g_status.pidErrZ,
 8003cb2:	4b20      	ldr	r3, [pc, #128]	@ (8003d34 <motion_send_queue_status_response+0xac>)
 8003cb4:	79db      	ldrb	r3, [r3, #7]
 8003cb6:	b25b      	sxtb	r3, r3
 8003cb8:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003cba:	743b      	strb	r3, [r7, #16]
        .pctX    = g_status.pctX,
 8003cbc:	4b1d      	ldr	r3, [pc, #116]	@ (8003d34 <motion_send_queue_status_response+0xac>)
 8003cbe:	789b      	ldrb	r3, [r3, #2]
 8003cc0:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003cc2:	747b      	strb	r3, [r7, #17]
        .pctY    = g_status.pctY,
 8003cc4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d34 <motion_send_queue_status_response+0xac>)
 8003cc6:	78db      	ldrb	r3, [r3, #3]
 8003cc8:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003cca:	74bb      	strb	r3, [r7, #18]
        .pctZ    = g_status.pctZ,
 8003ccc:	4b19      	ldr	r3, [pc, #100]	@ (8003d34 <motion_send_queue_status_response+0xac>)
 8003cce:	791b      	ldrb	r3, [r3, #4]
 8003cd0:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003cd2:	74fb      	strb	r3, [r7, #19]
    };
    if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8003cd4:	f107 0114 	add.w	r1, r7, #20
 8003cd8:	f107 030c 	add.w	r3, r7, #12
 8003cdc:	220c      	movs	r2, #12
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7fd fc9b 	bl	800161a <move_queue_status_resp_encoder>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d00c      	beq.n	8003d04 <motion_send_queue_status_response+0x7c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "status", "encode_fail");
 8003cea:	4a13      	ldr	r2, [pc, #76]	@ (8003d38 <motion_send_queue_status_response+0xb0>)
 8003cec:	4b13      	ldr	r3, [pc, #76]	@ (8003d3c <motion_send_queue_status_response+0xb4>)
 8003cee:	9301      	str	r3, [sp, #4]
 8003cf0:	4b13      	ldr	r3, [pc, #76]	@ (8003d40 <motion_send_queue_status_response+0xb8>)
 8003cf2:	9300      	str	r3, [sp, #0]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	f06f 0201 	mvn.w	r2, #1
 8003cfa:	2164      	movs	r1, #100	@ 0x64
 8003cfc:	2002      	movs	r0, #2
 8003cfe:	f7fe fd93 	bl	8002828 <log_event_auto>
 8003d02:	e014      	b.n	8003d2e <motion_send_queue_status_response+0xa6>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003d04:	f107 0314 	add.w	r3, r7, #20
 8003d08:	210c      	movs	r1, #12
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f002 fb96 	bl	800643c <app_resp_push>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00b      	beq.n	8003d2e <motion_send_queue_status_response+0xa6>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "status", "queue_full");
 8003d16:	4a08      	ldr	r2, [pc, #32]	@ (8003d38 <motion_send_queue_status_response+0xb0>)
 8003d18:	4b0a      	ldr	r3, [pc, #40]	@ (8003d44 <motion_send_queue_status_response+0xbc>)
 8003d1a:	9301      	str	r3, [sp, #4]
 8003d1c:	4b08      	ldr	r3, [pc, #32]	@ (8003d40 <motion_send_queue_status_response+0xb8>)
 8003d1e:	9300      	str	r3, [sp, #0]
 8003d20:	4613      	mov	r3, r2
 8003d22:	f06f 0203 	mvn.w	r2, #3
 8003d26:	2164      	movs	r1, #100	@ 0x64
 8003d28:	2002      	movs	r0, #2
 8003d2a:	f7fe fd7d 	bl	8002828 <log_event_auto>
    }
}
 8003d2e:	3720      	adds	r7, #32
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	200000e8 	.word	0x200000e8
 8003d38:	08011428 	.word	0x08011428
 8003d3c:	0801161c 	.word	0x0801161c
 8003d40:	08011638 	.word	0x08011638
 8003d44:	0801162c 	.word	0x0801162c

08003d48 <motion_send_start_response>:

static void motion_send_start_response(uint8_t frame_id, uint8_t status, uint8_t depth) {
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b088      	sub	sp, #32
 8003d4c:	af02      	add	r7, sp, #8
 8003d4e:	4603      	mov	r3, r0
 8003d50:	71fb      	strb	r3, [r7, #7]
 8003d52:	460b      	mov	r3, r1
 8003d54:	71bb      	strb	r3, [r7, #6]
 8003d56:	4613      	mov	r3, r2
 8003d58:	717b      	strb	r3, [r7, #5]
    uint8_t raw[6];
    start_move_resp_t resp; resp.frameId = frame_id; resp.status = status; resp.depth = depth;
 8003d5a:	79fb      	ldrb	r3, [r7, #7]
 8003d5c:	733b      	strb	r3, [r7, #12]
 8003d5e:	79bb      	ldrb	r3, [r7, #6]
 8003d60:	737b      	strb	r3, [r7, #13]
 8003d62:	797b      	ldrb	r3, [r7, #5]
 8003d64:	73bb      	strb	r3, [r7, #14]
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003d66:	f107 0110 	add.w	r1, r7, #16
 8003d6a:	f107 030c 	add.w	r3, r7, #12
 8003d6e:	2206      	movs	r2, #6
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7fd fd42 	bl	80017fa <start_move_resp_encoder>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d115      	bne.n	8003da8 <motion_send_start_response+0x60>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003d7c:	f107 0310 	add.w	r3, r7, #16
 8003d80:	2106      	movs	r1, #6
 8003d82:	4618      	mov	r0, r3
 8003d84:	f002 fb5a 	bl	800643c <app_resp_push>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00d      	beq.n	8003daa <motion_send_start_response+0x62>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "start", "resp_queue_full");
 8003d8e:	4a08      	ldr	r2, [pc, #32]	@ (8003db0 <motion_send_start_response+0x68>)
 8003d90:	4b08      	ldr	r3, [pc, #32]	@ (8003db4 <motion_send_start_response+0x6c>)
 8003d92:	9301      	str	r3, [sp, #4]
 8003d94:	4b08      	ldr	r3, [pc, #32]	@ (8003db8 <motion_send_start_response+0x70>)
 8003d96:	9300      	str	r3, [sp, #0]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	f06f 0203 	mvn.w	r2, #3
 8003d9e:	2164      	movs	r1, #100	@ 0x64
 8003da0:	2002      	movs	r0, #2
 8003da2:	f7fe fd41 	bl	8002828 <log_event_auto>
 8003da6:	e000      	b.n	8003daa <motion_send_start_response+0x62>
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003da8:	bf00      	nop
    }
}
 8003daa:	3718      	adds	r7, #24
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	08011428 	.word	0x08011428
 8003db4:	08011640 	.word	0x08011640
 8003db8:	08011650 	.word	0x08011650

08003dbc <motion_send_move_end_response>:

static void motion_send_move_end_response(uint8_t frame_id, uint8_t status) {
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b088      	sub	sp, #32
 8003dc0:	af02      	add	r7, sp, #8
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	460a      	mov	r2, r1
 8003dc6:	71fb      	strb	r3, [r7, #7]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[5];
    move_end_resp_t resp; resp.frameId = frame_id; resp.status = status;
 8003dcc:	79fb      	ldrb	r3, [r7, #7]
 8003dce:	733b      	strb	r3, [r7, #12]
 8003dd0:	79bb      	ldrb	r3, [r7, #6]
 8003dd2:	737b      	strb	r3, [r7, #13]
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003dd4:	f107 0110 	add.w	r1, r7, #16
 8003dd8:	f107 030c 	add.w	r3, r7, #12
 8003ddc:	2205      	movs	r2, #5
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fd fab0 	bl	8001344 <move_end_resp_encoder>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d115      	bne.n	8003e16 <motion_send_move_end_response+0x5a>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003dea:	f107 0310 	add.w	r3, r7, #16
 8003dee:	2105      	movs	r1, #5
 8003df0:	4618      	mov	r0, r3
 8003df2:	f002 fb23 	bl	800643c <app_resp_push>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d00d      	beq.n	8003e18 <motion_send_move_end_response+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "move_end", "resp_queue_full");
 8003dfc:	4a08      	ldr	r2, [pc, #32]	@ (8003e20 <motion_send_move_end_response+0x64>)
 8003dfe:	4b09      	ldr	r3, [pc, #36]	@ (8003e24 <motion_send_move_end_response+0x68>)
 8003e00:	9301      	str	r3, [sp, #4]
 8003e02:	4b09      	ldr	r3, [pc, #36]	@ (8003e28 <motion_send_move_end_response+0x6c>)
 8003e04:	9300      	str	r3, [sp, #0]
 8003e06:	4613      	mov	r3, r2
 8003e08:	f06f 0203 	mvn.w	r2, #3
 8003e0c:	2164      	movs	r1, #100	@ 0x64
 8003e0e:	2002      	movs	r0, #2
 8003e10:	f7fe fd0a 	bl	8002828 <log_event_auto>
 8003e14:	e000      	b.n	8003e18 <motion_send_move_end_response+0x5c>
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003e16:	bf00      	nop
    }
}
 8003e18:	3718      	adds	r7, #24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	08011428 	.word	0x08011428
 8003e24:	08011640 	.word	0x08011640
 8003e28:	08011658 	.word	0x08011658

08003e2c <motion_service_init>:


/* =======================
 *  Init
 * ======================= */
void motion_service_init(void) {
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b08a      	sub	sp, #40	@ 0x28
 8003e30:	af04      	add	r7, sp, #16
    uint32_t primask = motion_lock();
 8003e32:	f7fe ff9b 	bl	8002d6c <motion_lock>
 8003e36:	6078      	str	r0, [r7, #4]

    memset(&g_status, 0, sizeof g_status);
 8003e38:	2208      	movs	r2, #8
 8003e3a:	2100      	movs	r1, #0
 8003e3c:	489f      	ldr	r0, [pc, #636]	@ (80040bc <motion_service_init+0x290>)
 8003e3e:	f00c facd 	bl	80103dc <memset>
    memset(g_axis_state, 0, sizeof g_axis_state);
 8003e42:	2290      	movs	r2, #144	@ 0x90
 8003e44:	2100      	movs	r1, #0
 8003e46:	489e      	ldr	r0, [pc, #632]	@ (80040c0 <motion_service_init+0x294>)
 8003e48:	f00c fac8 	bl	80103dc <memset>
    memset(g_queue, 0, sizeof g_queue);
 8003e4c:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8003e50:	2100      	movs	r1, #0
 8003e52:	489c      	ldr	r0, [pc, #624]	@ (80040c4 <motion_service_init+0x298>)
 8003e54:	f00c fac2 	bl	80103dc <memset>
    memset(g_encoder_position, 0, sizeof g_encoder_position);
 8003e58:	2218      	movs	r2, #24
 8003e5a:	2100      	movs	r1, #0
 8003e5c:	489a      	ldr	r0, [pc, #616]	@ (80040c8 <motion_service_init+0x29c>)
 8003e5e:	f00c fabd 	bl	80103dc <memset>
    memset(g_encoder_last_raw, 0, sizeof g_encoder_last_raw);
 8003e62:	220c      	movs	r2, #12
 8003e64:	2100      	movs	r1, #0
 8003e66:	4899      	ldr	r0, [pc, #612]	@ (80040cc <motion_service_init+0x2a0>)
 8003e68:	f00c fab8 	bl	80103dc <memset>
    memset(g_encoder_origin, 0, sizeof g_encoder_origin);
 8003e6c:	2218      	movs	r2, #24
 8003e6e:	2100      	movs	r1, #0
 8003e70:	4897      	ldr	r0, [pc, #604]	@ (80040d0 <motion_service_init+0x2a4>)
 8003e72:	f00c fab3 	bl	80103dc <memset>
    memset(g_encoder_delta_tick, 0, sizeof g_encoder_delta_tick);
 8003e76:	220c      	movs	r2, #12
 8003e78:	2100      	movs	r1, #0
 8003e7a:	4896      	ldr	r0, [pc, #600]	@ (80040d4 <motion_service_init+0x2a8>)
 8003e7c:	f00c faae 	bl	80103dc <memset>
    memset(g_pi_i_accum, 0, sizeof g_pi_i_accum);
 8003e80:	220c      	movs	r2, #12
 8003e82:	2100      	movs	r1, #0
 8003e84:	4894      	ldr	r0, [pc, #592]	@ (80040d8 <motion_service_init+0x2ac>)
 8003e86:	f00c faa9 	bl	80103dc <memset>
    memset(g_pi_prev_err, 0, sizeof g_pi_prev_err);
 8003e8a:	220c      	movs	r2, #12
 8003e8c:	2100      	movs	r1, #0
 8003e8e:	4893      	ldr	r0, [pc, #588]	@ (80040dc <motion_service_init+0x2b0>)
 8003e90:	f00c faa4 	bl	80103dc <memset>
    memset(g_origin_base32, 0, sizeof g_origin_base32);
 8003e94:	220c      	movs	r2, #12
 8003e96:	2100      	movs	r1, #0
 8003e98:	4891      	ldr	r0, [pc, #580]	@ (80040e0 <motion_service_init+0x2b4>)
 8003e9a:	f00c fa9f 	bl	80103dc <memset>
    memset(g_pi_d_filt, 0, sizeof g_pi_d_filt);
 8003e9e:	220c      	movs	r2, #12
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	4890      	ldr	r0, [pc, #576]	@ (80040e4 <motion_service_init+0x2b8>)
 8003ea4:	f00c fa9a 	bl	80103dc <memset>
    memset(g_v_accum, 0, sizeof g_v_accum);
 8003ea8:	220c      	movs	r2, #12
 8003eaa:	2100      	movs	r1, #0
 8003eac:	488e      	ldr	r0, [pc, #568]	@ (80040e8 <motion_service_init+0x2bc>)
 8003eae:	f00c fa95 	bl	80103dc <memset>
#if MOTION_DIAG_ENABLE
    memset(g_dbg_v_cmd_sps, 0, sizeof g_dbg_v_cmd_sps);
 8003eb2:	220c      	movs	r2, #12
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	488d      	ldr	r0, [pc, #564]	@ (80040ec <motion_service_init+0x2c0>)
 8003eb8:	f00c fa90 	bl	80103dc <memset>
    memset(g_dbg_scale_pm, 0, sizeof g_dbg_scale_pm);
 8003ebc:	220c      	movs	r2, #12
 8003ebe:	2100      	movs	r1, #0
 8003ec0:	488b      	ldr	r0, [pc, #556]	@ (80040f0 <motion_service_init+0x2c4>)
 8003ec2:	f00c fa8b 	bl	80103dc <memset>
    memset(g_dbg_err, 0, sizeof g_dbg_err);
 8003ec6:	220c      	movs	r2, #12
 8003ec8:	2100      	movs	r1, #0
 8003eca:	488a      	ldr	r0, [pc, #552]	@ (80040f4 <motion_service_init+0x2c8>)
 8003ecc:	f00c fa86 	bl	80103dc <memset>
    memset(g_dbg_pterm, 0, sizeof g_dbg_pterm);
 8003ed0:	220c      	movs	r2, #12
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	4888      	ldr	r0, [pc, #544]	@ (80040f8 <motion_service_init+0x2cc>)
 8003ed6:	f00c fa81 	bl	80103dc <memset>
    memset(g_dbg_iterm, 0, sizeof g_dbg_iterm);
 8003eda:	220c      	movs	r2, #12
 8003edc:	2100      	movs	r1, #0
 8003ede:	4887      	ldr	r0, [pc, #540]	@ (80040fc <motion_service_init+0x2d0>)
 8003ee0:	f00c fa7c 	bl	80103dc <memset>
    memset(g_dbg_dterm, 0, sizeof g_dbg_dterm);
 8003ee4:	220c      	movs	r2, #12
 8003ee6:	2100      	movs	r1, #0
 8003ee8:	4885      	ldr	r0, [pc, #532]	@ (8004100 <motion_service_init+0x2d4>)
 8003eea:	f00c fa77 	bl	80103dc <memset>
    memset(g_dbg_corr, 0, sizeof g_dbg_corr);
 8003eee:	220c      	movs	r2, #12
 8003ef0:	2100      	movs	r1, #0
 8003ef2:	4884      	ldr	r0, [pc, #528]	@ (8004104 <motion_service_init+0x2d8>)
 8003ef4:	f00c fa72 	bl	80103dc <memset>
    memset(g_dbg_v_adj, 0, sizeof g_dbg_v_adj);
 8003ef8:	220c      	movs	r2, #12
 8003efa:	2100      	movs	r1, #0
 8003efc:	4882      	ldr	r0, [pc, #520]	@ (8004108 <motion_service_init+0x2dc>)
 8003efe:	f00c fa6d 	bl	80103dc <memset>
    g_dbg_master_axis = -1;
 8003f02:	4b82      	ldr	r3, [pc, #520]	@ (800410c <motion_service_init+0x2e0>)
 8003f04:	22ff      	movs	r2, #255	@ 0xff
 8003f06:	701a      	strb	r2, [r3, #0]
    memset(g_diag_last_emit, 0, sizeof g_diag_last_emit);
 8003f08:	220c      	movs	r2, #12
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	4880      	ldr	r0, [pc, #512]	@ (8004110 <motion_service_init+0x2e4>)
 8003f0e:	f00c fa65 	bl	80103dc <memset>
    memset(g_diag_no_step_ms, 0, sizeof g_diag_no_step_ms);
 8003f12:	2206      	movs	r2, #6
 8003f14:	2100      	movs	r1, #0
 8003f16:	487f      	ldr	r0, [pc, #508]	@ (8004114 <motion_service_init+0x2e8>)
 8003f18:	f00c fa60 	bl	80103dc <memset>
    memset(g_diag_stall_reported, 0, sizeof g_diag_stall_reported);
 8003f1c:	2203      	movs	r2, #3
 8003f1e:	2100      	movs	r1, #0
 8003f20:	487d      	ldr	r0, [pc, #500]	@ (8004118 <motion_service_init+0x2ec>)
 8003f22:	f00c fa5b 	bl	80103dc <memset>
    g_diag_next_print_ms = 0u;
 8003f26:	4b7d      	ldr	r3, [pc, #500]	@ (800411c <motion_service_init+0x2f0>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]
    memset(g_bugcheck_reported, 0, sizeof g_bugcheck_reported);
 8003f2c:	2203      	movs	r2, #3
 8003f2e:	2100      	movs	r1, #0
 8003f30:	487b      	ldr	r0, [pc, #492]	@ (8004120 <motion_service_init+0x2f4>)
 8003f32:	f00c fa53 	bl	80103dc <memset>
#endif
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 8003f36:	2300      	movs	r3, #0
 8003f38:	75fb      	strb	r3, [r7, #23]
 8003f3a:	e007      	b.n	8003f4c <motion_service_init+0x120>
 8003f3c:	7dfb      	ldrb	r3, [r7, #23]
 8003f3e:	4a79      	ldr	r2, [pc, #484]	@ (8004124 <motion_service_init+0x2f8>)
 8003f40:	2100      	movs	r1, #0
 8003f42:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8003f46:	7dfb      	ldrb	r3, [r7, #23]
 8003f48:	3301      	adds	r3, #1
 8003f4a:	75fb      	strb	r3, [r7, #23]
 8003f4c:	7dfb      	ldrb	r3, [r7, #23]
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d9f4      	bls.n	8003f3c <motion_service_init+0x110>
    memset((void*)g_csv_active, 0, sizeof g_csv_active);
 8003f52:	2203      	movs	r2, #3
 8003f54:	2100      	movs	r1, #0
 8003f56:	4874      	ldr	r0, [pc, #464]	@ (8004128 <motion_service_init+0x2fc>)
 8003f58:	f00c fa40 	bl	80103dc <memset>
    memset((void*)g_csv_t0_ms, 0, sizeof g_csv_t0_ms);
 8003f5c:	220c      	movs	r2, #12
 8003f5e:	2100      	movs	r1, #0
 8003f60:	4872      	ldr	r0, [pc, #456]	@ (800412c <motion_service_init+0x300>)
 8003f62:	f00c fa3b 	bl	80103dc <memset>
    memset((void*)g_csv_stepcount, 0, sizeof g_csv_stepcount);
 8003f66:	220c      	movs	r2, #12
 8003f68:	2100      	movs	r1, #0
 8003f6a:	4871      	ldr	r0, [pc, #452]	@ (8004130 <motion_service_init+0x304>)
 8003f6c:	f00c fa36 	bl	80103dc <memset>
    memset((void*)g_csv_next_ms, 0, sizeof g_csv_next_ms);
 8003f70:	220c      	movs	r2, #12
 8003f72:	2100      	movs	r1, #0
 8003f74:	486f      	ldr	r0, [pc, #444]	@ (8004134 <motion_service_init+0x308>)
 8003f76:	f00c fa31 	bl	80103dc <memset>
    memset((void*)g_csv_armed, 0, sizeof g_csv_armed);
 8003f7a:	2203      	movs	r2, #3
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	486e      	ldr	r0, [pc, #440]	@ (8004138 <motion_service_init+0x30c>)
 8003f80:	f00c fa2c 	bl	80103dc <memset>
    memset((void*)g_csv_t0_t6, 0, sizeof g_csv_t0_t6);
 8003f84:	220c      	movs	r2, #12
 8003f86:	2100      	movs	r1, #0
 8003f88:	486c      	ldr	r0, [pc, #432]	@ (800413c <motion_service_init+0x310>)
 8003f8a:	f00c fa27 	bl	80103dc <memset>
    memset((void*)g_csv_next_t6, 0, sizeof g_csv_next_t6);
 8003f8e:	220c      	movs	r2, #12
 8003f90:	2100      	movs	r1, #0
 8003f92:	486b      	ldr	r0, [pc, #428]	@ (8004140 <motion_service_init+0x314>)
 8003f94:	f00c fa22 	bl	80103dc <memset>
    memset((void*)g_csv_seq, 0, sizeof g_csv_seq);
 8003f98:	220c      	movs	r2, #12
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	4869      	ldr	r0, [pc, #420]	@ (8004144 <motion_service_init+0x318>)
 8003f9e:	f00c fa1d 	bl	80103dc <memset>
    g_tim6_ticks = 0u;
 8003fa2:	4b69      	ldr	r3, [pc, #420]	@ (8004148 <motion_service_init+0x31c>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]
#if MOTION_CSV_PRODUCE_IN_TIM6
    csv_ring_reset();
#endif

    g_status.state = MOTION_IDLE;
 8003fa8:	4b44      	ldr	r3, [pc, #272]	@ (80040bc <motion_service_init+0x290>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	701a      	strb	r2, [r3, #0]
    g_queue_head = g_queue_tail = g_queue_count = 0u;
 8003fae:	4b67      	ldr	r3, [pc, #412]	@ (800414c <motion_service_init+0x320>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	801a      	strh	r2, [r3, #0]
 8003fb4:	4b66      	ldr	r3, [pc, #408]	@ (8004150 <motion_service_init+0x324>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	701a      	strb	r2, [r3, #0]
 8003fba:	4b65      	ldr	r3, [pc, #404]	@ (8004150 <motion_service_init+0x324>)
 8003fbc:	781a      	ldrb	r2, [r3, #0]
 8003fbe:	4b65      	ldr	r3, [pc, #404]	@ (8004154 <motion_service_init+0x328>)
 8003fc0:	701a      	strb	r2, [r3, #0]
    g_has_active_segment = 0u;
 8003fc2:	4b65      	ldr	r3, [pc, #404]	@ (8004158 <motion_service_init+0x32c>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	701a      	strb	r2, [r3, #0]

    motion_stop_all_axes_locked();
 8003fc8:	f7ff fb70 	bl	80036ac <motion_stop_all_axes_locked>
    motion_refresh_status_locked();
 8003fcc:	f7ff fa50 	bl	8003470 <motion_refresh_status_locked>
    motion_unlock(primask);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f7fe fedc 	bl	8002d8e <motion_unlock>

    motion_hw_init();
 8003fd6:	f7fe fc95 	bl	8002904 <motion_hw_init>

    /* Debug: imprime configuração do encoder do eixo Y (LPTIM1) */
#if MOTION_DEBUG_ENCODERS
    {
        const char *pol_str = "?";
 8003fda:	4b60      	ldr	r3, [pc, #384]	@ (800415c <motion_service_init+0x330>)
 8003fdc:	613b      	str	r3, [r7, #16]
        const char *xmode_str = "?";
 8003fde:	4b5f      	ldr	r3, [pc, #380]	@ (800415c <motion_service_init+0x330>)
 8003fe0:	60fb      	str	r3, [r7, #12]
#ifdef LPTIM_CLOCKPOLARITY_RISING
        if (hlptim1.Init.UltraLowPowerClock.Polarity == LPTIM_CLOCKPOLARITY_RISING) {
 8003fe2:	4b5f      	ldr	r3, [pc, #380]	@ (8004160 <motion_service_init+0x334>)
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d103      	bne.n	8003ff2 <motion_service_init+0x1c6>
            pol_str = "RISING"; xmode_str = "1x";
 8003fea:	4b5e      	ldr	r3, [pc, #376]	@ (8004164 <motion_service_init+0x338>)
 8003fec:	613b      	str	r3, [r7, #16]
 8003fee:	4b5e      	ldr	r3, [pc, #376]	@ (8004168 <motion_service_init+0x33c>)
 8003ff0:	60fb      	str	r3, [r7, #12]
        }
#endif
#ifdef LPTIM_CLOCKPOLARITY_FALLING
        if (hlptim1.Init.UltraLowPowerClock.Polarity == LPTIM_CLOCKPOLARITY_FALLING) {
 8003ff2:	4b5b      	ldr	r3, [pc, #364]	@ (8004160 <motion_service_init+0x334>)
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d103      	bne.n	8004002 <motion_service_init+0x1d6>
            pol_str = "FALLING"; xmode_str = "1x";
 8003ffa:	4b5c      	ldr	r3, [pc, #368]	@ (800416c <motion_service_init+0x340>)
 8003ffc:	613b      	str	r3, [r7, #16]
 8003ffe:	4b5a      	ldr	r3, [pc, #360]	@ (8004168 <motion_service_init+0x33c>)
 8004000:	60fb      	str	r3, [r7, #12]
        }
#endif
#ifdef LPTIM_CLOCKPOLARITY_RISING_FALLING
        if (hlptim1.Init.UltraLowPowerClock.Polarity == LPTIM_CLOCKPOLARITY_RISING_FALLING) {
 8004002:	4b57      	ldr	r3, [pc, #348]	@ (8004160 <motion_service_init+0x334>)
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	2b04      	cmp	r3, #4
 8004008:	d103      	bne.n	8004012 <motion_service_init+0x1e6>
            pol_str = "RISING_FALLING"; xmode_str = "2x";
 800400a:	4b59      	ldr	r3, [pc, #356]	@ (8004170 <motion_service_init+0x344>)
 800400c:	613b      	str	r3, [r7, #16]
 800400e:	4b59      	ldr	r3, [pc, #356]	@ (8004174 <motion_service_init+0x348>)
 8004010:	60fb      	str	r3, [r7, #12]
        }
#endif
        printf("[ENC_Y] bits=%u ENC_COUNTS_PER_REV=%lu microstep=%u pol=%s (modo %s)\r\n",
               (unsigned)motion_hw_encoder_bits(AXIS_Y),
 8004012:	2001      	movs	r0, #1
 8004014:	f7fe fdee 	bl	8002bf4 <motion_hw_encoder_bits>
 8004018:	4603      	mov	r3, r0
        printf("[ENC_Y] bits=%u ENC_COUNTS_PER_REV=%lu microstep=%u pol=%s (modo %s)\r\n",
 800401a:	4619      	mov	r1, r3
               (unsigned long)ENC_COUNTS_PER_REV[AXIS_Y],
 800401c:	f241 3288 	movw	r2, #5000	@ 0x1388
               (unsigned)g_microstep_factor[AXIS_Y],
 8004020:	4b55      	ldr	r3, [pc, #340]	@ (8004178 <motion_service_init+0x34c>)
 8004022:	885b      	ldrh	r3, [r3, #2]
 8004024:	b29b      	uxth	r3, r3
        printf("[ENC_Y] bits=%u ENC_COUNTS_PER_REV=%lu microstep=%u pol=%s (modo %s)\r\n",
 8004026:	4618      	mov	r0, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	9301      	str	r3, [sp, #4]
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	9300      	str	r3, [sp, #0]
 8004030:	4603      	mov	r3, r0
 8004032:	4852      	ldr	r0, [pc, #328]	@ (800417c <motion_service_init+0x350>)
 8004034:	f00c f88c 	bl	8010150 <iprintf>
               pol_str, xmode_str);
    }
#endif

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004038:	2300      	movs	r3, #0
 800403a:	72fb      	strb	r3, [r7, #11]
 800403c:	e01a      	b.n	8004074 <motion_service_init+0x248>
        uint32_t raw = motion_hw_encoder_read_raw(axis);
 800403e:	7afb      	ldrb	r3, [r7, #11]
 8004040:	4618      	mov	r0, r3
 8004042:	f7fe fdaf 	bl	8002ba4 <motion_hw_encoder_read_raw>
 8004046:	6038      	str	r0, [r7, #0]
        if (motion_hw_encoder_bits(axis) == 16u) {
 8004048:	7afb      	ldrb	r3, [r7, #11]
 800404a:	4618      	mov	r0, r3
 800404c:	f7fe fdd2 	bl	8002bf4 <motion_hw_encoder_bits>
 8004050:	4603      	mov	r3, r0
 8004052:	2b10      	cmp	r3, #16
 8004054:	d106      	bne.n	8004064 <motion_service_init+0x238>
            g_encoder_last_raw[axis] = raw & 0xFFFFu;
 8004056:	7afb      	ldrb	r3, [r7, #11]
 8004058:	683a      	ldr	r2, [r7, #0]
 800405a:	b292      	uxth	r2, r2
 800405c:	491b      	ldr	r1, [pc, #108]	@ (80040cc <motion_service_init+0x2a0>)
 800405e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004062:	e004      	b.n	800406e <motion_service_init+0x242>
        } else {
            g_encoder_last_raw[axis] = raw;
 8004064:	7afb      	ldrb	r3, [r7, #11]
 8004066:	4919      	ldr	r1, [pc, #100]	@ (80040cc <motion_service_init+0x2a0>)
 8004068:	683a      	ldr	r2, [r7, #0]
 800406a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800406e:	7afb      	ldrb	r3, [r7, #11]
 8004070:	3301      	adds	r3, #1
 8004072:	72fb      	strb	r3, [r7, #11]
 8004074:	7afb      	ldrb	r3, [r7, #11]
 8004076:	2b02      	cmp	r3, #2
 8004078:	d9e1      	bls.n	800403e <motion_service_init+0x212>
        }
    }

    if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK) Error_Handler();
 800407a:	4841      	ldr	r0, [pc, #260]	@ (8004180 <motion_service_init+0x354>)
 800407c:	f008 f8a6 	bl	800c1cc <HAL_TIM_Base_Start_IT>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d001      	beq.n	800408a <motion_service_init+0x25e>
 8004086:	f002 fda5 	bl	8006bd4 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) Error_Handler();
 800408a:	483e      	ldr	r0, [pc, #248]	@ (8004184 <motion_service_init+0x358>)
 800408c:	f008 f89e 	bl	800c1cc <HAL_TIM_Base_Start_IT>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d001      	beq.n	800409a <motion_service_init+0x26e>
 8004096:	f002 fd9d 	bl	8006bd4 <Error_Handler>

    LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "timers_ready");
 800409a:	4a3b      	ldr	r2, [pc, #236]	@ (8004188 <motion_service_init+0x35c>)
 800409c:	4b3b      	ldr	r3, [pc, #236]	@ (800418c <motion_service_init+0x360>)
 800409e:	9302      	str	r3, [sp, #8]
 80040a0:	4b3b      	ldr	r3, [pc, #236]	@ (8004190 <motion_service_init+0x364>)
 80040a2:	9301      	str	r3, [sp, #4]
 80040a4:	4b3b      	ldr	r3, [pc, #236]	@ (8004194 <motion_service_init+0x368>)
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	4613      	mov	r3, r2
 80040aa:	2200      	movs	r2, #0
 80040ac:	2100      	movs	r1, #0
 80040ae:	2002      	movs	r0, #2
 80040b0:	f7fe fbba 	bl	8002828 <log_event_auto>
}
 80040b4:	bf00      	nop
 80040b6:	3718      	adds	r7, #24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	200000e8 	.word	0x200000e8
 80040c0:	200000f0 	.word	0x200000f0
 80040c4:	20000184 	.word	0x20000184
 80040c8:	20002d98 	.word	0x20002d98
 80040cc:	20002db0 	.word	0x20002db0
 80040d0:	20002dc0 	.word	0x20002dc0
 80040d4:	20002dd8 	.word	0x20002dd8
 80040d8:	20002e08 	.word	0x20002e08
 80040dc:	20002e14 	.word	0x20002e14
 80040e0:	20002de4 	.word	0x20002de4
 80040e4:	20002df0 	.word	0x20002df0
 80040e8:	20002dfc 	.word	0x20002dfc
 80040ec:	20002e38 	.word	0x20002e38
 80040f0:	20002e44 	.word	0x20002e44
 80040f4:	20002e50 	.word	0x20002e50
 80040f8:	20002e5c 	.word	0x20002e5c
 80040fc:	20002e68 	.word	0x20002e68
 8004100:	20002e74 	.word	0x20002e74
 8004104:	20002e80 	.word	0x20002e80
 8004108:	20002e8c 	.word	0x20002e8c
 800410c:	20002e98 	.word	0x20002e98
 8004110:	20002e9c 	.word	0x20002e9c
 8004114:	20002ea8 	.word	0x20002ea8
 8004118:	20002eb0 	.word	0x20002eb0
 800411c:	20002eb4 	.word	0x20002eb4
 8004120:	20002eb8 	.word	0x20002eb8
 8004124:	20002d8c 	.word	0x20002d8c
 8004128:	20002ebc 	.word	0x20002ebc
 800412c:	20002ec0 	.word	0x20002ec0
 8004130:	20002ecc 	.word	0x20002ecc
 8004134:	20002ed8 	.word	0x20002ed8
 8004138:	20002ee4 	.word	0x20002ee4
 800413c:	20002ee8 	.word	0x20002ee8
 8004140:	20002ef4 	.word	0x20002ef4
 8004144:	20002f00 	.word	0x20002f00
 8004148:	200000e4 	.word	0x200000e4
 800414c:	20002d86 	.word	0x20002d86
 8004150:	20002d85 	.word	0x20002d85
 8004154:	20002d84 	.word	0x20002d84
 8004158:	20000180 	.word	0x20000180
 800415c:	08011664 	.word	0x08011664
 8004160:	20003000 	.word	0x20003000
 8004164:	08011668 	.word	0x08011668
 8004168:	08011670 	.word	0x08011670
 800416c:	08011674 	.word	0x08011674
 8004170:	0801167c 	.word	0x0801167c
 8004174:	0801168c 	.word	0x0801168c
 8004178:	20000010 	.word	0x20000010
 800417c:	08011690 	.word	0x08011690
 8004180:	200031d0 	.word	0x200031d0
 8004184:	2000321c 	.word	0x2000321c
 8004188:	08011428 	.word	0x08011428
 800418c:	080116d8 	.word	0x080116d8
 8004190:	080116e8 	.word	0x080116e8
 8004194:	080116ec 	.word	0x080116ec

08004198 <motion_on_tim6_tick>:
 *  - fecha largura de pulso
 *  - DEMO: DDA suave
 *  - Fila: caminho original
 * ======================= */
void motion_on_tim6_tick(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b096      	sub	sp, #88	@ 0x58
 800419c:	af02      	add	r7, sp, #8
    // Incrementa base de tempo de 50 kHz para telemetria
    g_tim6_ticks++;
 800419e:	4ba0      	ldr	r3, [pc, #640]	@ (8004420 <motion_on_tim6_tick+0x288>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	3301      	adds	r3, #1
 80041a4:	4a9e      	ldr	r2, [pc, #632]	@ (8004420 <motion_on_tim6_tick+0x288>)
 80041a6:	6013      	str	r3, [r2, #0]
    if (g_status.state != MOTION_RUNNING || !g_has_active_segment)
 80041a8:	4b9e      	ldr	r3, [pc, #632]	@ (8004424 <motion_on_tim6_tick+0x28c>)
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	f040 82e5 	bne.w	800477e <motion_on_tim6_tick+0x5e6>
 80041b4:	4b9c      	ldr	r3, [pc, #624]	@ (8004428 <motion_on_tim6_tick+0x290>)
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	f000 82df 	beq.w	800477e <motion_on_tim6_tick+0x5e6>
        return;

    /* 1) Fecha pulsos altos pendentes (garante largura do STEP) */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80041c0:	2300      	movs	r3, #0
 80041c2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80041c6:	e02e      	b.n	8004226 <motion_on_tim6_tick+0x8e>
        motion_axis_state_t *ax = &g_axis_state[axis];
 80041c8:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80041cc:	4613      	mov	r3, r2
 80041ce:	005b      	lsls	r3, r3, #1
 80041d0:	4413      	add	r3, r2
 80041d2:	011b      	lsls	r3, r3, #4
 80041d4:	4a95      	ldr	r2, [pc, #596]	@ (800442c <motion_on_tim6_tick+0x294>)
 80041d6:	4413      	add	r3, r2
 80041d8:	607b      	str	r3, [r7, #4]
        if (ax->step_high) {
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	7d1b      	ldrb	r3, [r3, #20]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d012      	beq.n	8004208 <motion_on_tim6_tick+0x70>
            if (--ax->step_high == 0u) {
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	7d1b      	ldrb	r3, [r3, #20]
 80041e6:	3b01      	subs	r3, #1
 80041e8:	b2da      	uxtb	r2, r3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	751a      	strb	r2, [r3, #20]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	7d1b      	ldrb	r3, [r3, #20]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d112      	bne.n	800421c <motion_on_tim6_tick+0x84>
                motion_hw_step_low(axis);
 80041f6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7fe fcae 	bl	8002b5c <motion_hw_step_low>
                ax->step_low = MOTION_STEP_LOW_TICKS; /* Para voltar ao comportamento anterior, defina MOTION_STEP_LOW_TICKS=0u */
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	755a      	strb	r2, [r3, #21]
 8004206:	e009      	b.n	800421c <motion_on_tim6_tick+0x84>
            }
        } else if (ax->step_low) {
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	7d5b      	ldrb	r3, [r3, #21]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d005      	beq.n	800421c <motion_on_tim6_tick+0x84>
            --ax->step_low;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	7d5b      	ldrb	r3, [r3, #21]
 8004214:	3b01      	subs	r3, #1
 8004216:	b2da      	uxtb	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	755a      	strb	r2, [r3, #21]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800421c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8004220:	3301      	adds	r3, #1
 8004222:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8004226:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800422a:	2b02      	cmp	r3, #2
 800422c:	d9cc      	bls.n	80041c8 <motion_on_tim6_tick+0x30>
        }
    }

    if (g_demo_continuous) {
 800422e:	4b80      	ldr	r3, [pc, #512]	@ (8004430 <motion_on_tim6_tick+0x298>)
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	b2db      	uxtb	r3, r3
 8004234:	2b00      	cmp	r3, #0
 8004236:	f000 80ef 	beq.w	8004418 <motion_on_tim6_tick+0x280>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800423a:	2300      	movs	r3, #0
 800423c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8004240:	e0e4      	b.n	800440c <motion_on_tim6_tick+0x274>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004242:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8004246:	4613      	mov	r3, r2
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	4413      	add	r3, r2
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	4a77      	ldr	r2, [pc, #476]	@ (800442c <motion_on_tim6_tick+0x294>)
 8004250:	4413      	add	r3, r2
 8004252:	62bb      	str	r3, [r7, #40]	@ 0x28

            if (ax->emitted_steps >= ax->total_steps) continue;
 8004254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004256:	689a      	ldr	r2, [r3, #8]
 8004258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	429a      	cmp	r2, r3
 800425e:	f080 80cb 	bcs.w	80043f8 <motion_on_tim6_tick+0x260>

            /* guardas de ENABLE e DIR (atendem setup/hold do TMC5160) */
            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8004262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004264:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004268:	2b00      	cmp	r3, #0
 800426a:	d008      	beq.n	800427e <motion_on_tim6_tick+0xe6>
 800426c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800426e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004272:	3b01      	subs	r3, #1
 8004274:	b2da      	uxtb	r2, r3
 8004276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004278:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 800427c:	e0c1      	b.n	8004402 <motion_on_tim6_tick+0x26a>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 800427e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004280:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004284:	2b00      	cmp	r3, #0
 8004286:	d008      	beq.n	800429a <motion_on_tim6_tick+0x102>
 8004288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800428a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800428e:	3b01      	subs	r3, #1
 8004290:	b2da      	uxtb	r2, r3
 8004292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004294:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8004298:	e0b3      	b.n	8004402 <motion_on_tim6_tick+0x26a>

            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 800429a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800429c:	7d1b      	ldrb	r3, [r3, #20]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f040 80ac 	bne.w	80043fc <motion_on_tim6_tick+0x264>
            if (ax->step_low)  continue; 
 80042a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a6:	7d5b      	ldrb	r3, [r3, #21]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f040 80a9 	bne.w	8004400 <motion_on_tim6_tick+0x268>

            /* DDA: acumula fase e emite STEP ao cruzar 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 80042ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b0:	699a      	ldr	r2, [r3, #24]
 80042b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b4:	69db      	ldr	r3, [r3, #28]
 80042b6:	441a      	add	r2, r3
 80042b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ba:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 80042bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042c4:	f0c0 809d 	bcc.w	8004402 <motion_on_tim6_tick+0x26a>
                ax->dda_accum_q16 -= Q16_1;
 80042c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 80042d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d2:	619a      	str	r2, [r3, #24]

                motion_hw_step_high(axis);
 80042d4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80042d8:	4618      	mov	r0, r3
 80042da:	f7fe fc1b 	bl	8002b14 <motion_hw_step_high>
                ax->step_high = MOTION_STEP_HIGH_TICKS;
 80042de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e0:	2201      	movs	r2, #1
 80042e2:	751a      	strb	r2, [r3, #20]
                ++ax->emitted_steps;
 80042e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	1c5a      	adds	r2, r3, #1
 80042ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ec:	609a      	str	r2, [r3, #8]
                g_csv_stepcount[axis]++;
 80042ee:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80042f2:	4a50      	ldr	r2, [pc, #320]	@ (8004434 <motion_on_tim6_tick+0x29c>)
 80042f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80042f8:	3201      	adds	r2, #1
 80042fa:	494e      	ldr	r1, [pc, #312]	@ (8004434 <motion_on_tim6_tick+0x29c>)
 80042fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (!g_csv_active[axis]) {
 8004300:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8004304:	4a4c      	ldr	r2, [pc, #304]	@ (8004438 <motion_on_tim6_tick+0x2a0>)
 8004306:	5cd3      	ldrb	r3, [r2, r3]
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d118      	bne.n	8004340 <motion_on_tim6_tick+0x1a8>
                    g_csv_active[axis] = 1u;
 800430e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8004312:	4a49      	ldr	r2, [pc, #292]	@ (8004438 <motion_on_tim6_tick+0x2a0>)
 8004314:	2101      	movs	r1, #1
 8004316:	54d1      	strb	r1, [r2, r3]
                    g_csv_armed[axis]  = 0u;
 8004318:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800431c:	4a47      	ldr	r2, [pc, #284]	@ (800443c <motion_on_tim6_tick+0x2a4>)
 800431e:	2100      	movs	r1, #0
 8004320:	54d1      	strb	r1, [r2, r3]
                    uint32_t now_t6 = g_tim6_ticks;
 8004322:	4b3f      	ldr	r3, [pc, #252]	@ (8004420 <motion_on_tim6_tick+0x288>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	627b      	str	r3, [r7, #36]	@ 0x24
                    g_csv_t0_t6[axis] = now_t6;
 8004328:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800432c:	4944      	ldr	r1, [pc, #272]	@ (8004440 <motion_on_tim6_tick+0x2a8>)
 800432e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004330:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    g_csv_next_t6[axis] = now_t6;
 8004334:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8004338:	4942      	ldr	r1, [pc, #264]	@ (8004444 <motion_on_tim6_tick+0x2ac>)
 800433a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800433c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                if (g_csv_active[axis]) {
 8004340:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8004344:	4a3c      	ldr	r2, [pc, #240]	@ (8004438 <motion_on_tim6_tick+0x2a0>)
 8004346:	5cd3      	ldrb	r3, [r2, r3]
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d059      	beq.n	8004402 <motion_on_tim6_tick+0x26a>
                    uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 800434e:	4b34      	ldr	r3, [pc, #208]	@ (8004420 <motion_on_tim6_tick+0x288>)
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8004356:	493a      	ldr	r1, [pc, #232]	@ (8004440 <motion_on_tim6_tick+0x2a8>)
 8004358:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	623b      	str	r3, [r7, #32]
#if MOTION_CSV_TIME_IN_TICKS
                    uint32_t t_val = dt_t6;
#else
                    uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8004360:	6a3b      	ldr	r3, [r7, #32]
 8004362:	4a39      	ldr	r2, [pc, #228]	@ (8004448 <motion_on_tim6_tick+0x2b0>)
 8004364:	fba2 2303 	umull	r2, r3, r2, r3
 8004368:	091b      	lsrs	r3, r3, #4
 800436a:	61fb      	str	r3, [r7, #28]
#endif
                    int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 800436c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8004370:	4a36      	ldr	r2, [pc, #216]	@ (800444c <motion_on_tim6_tick+0x2b4>)
 8004372:	00db      	lsls	r3, r3, #3
 8004374:	4413      	add	r3, r2
 8004376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437a:	4611      	mov	r1, r2
 800437c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8004380:	4a33      	ldr	r2, [pc, #204]	@ (8004450 <motion_on_tim6_tick+0x2b8>)
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	4413      	add	r3, r2
 8004386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438a:	4613      	mov	r3, r2
 800438c:	1acb      	subs	r3, r1, r3
 800438e:	61bb      	str	r3, [r7, #24]
                    if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 8004390:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8004394:	4a27      	ldr	r2, [pc, #156]	@ (8004434 <motion_on_tim6_tick+0x29c>)
 8004396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d00e      	beq.n	80043bc <motion_on_tim6_tick+0x224>
 800439e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80043a2:	4a24      	ldr	r2, [pc, #144]	@ (8004434 <motion_on_tim6_tick+0x29c>)
 80043a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043a8:	4b27      	ldr	r3, [pc, #156]	@ (8004448 <motion_on_tim6_tick+0x2b0>)
 80043aa:	fba3 1302 	umull	r1, r3, r3, r2
 80043ae:	095b      	lsrs	r3, r3, #5
 80043b0:	2164      	movs	r1, #100	@ 0x64
 80043b2:	fb01 f303 	mul.w	r3, r1, r3
 80043b6:	1ad3      	subs	r3, r2, r3
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d122      	bne.n	8004402 <motion_on_tim6_tick+0x26a>
                        uint32_t pm = motion_lock();
 80043bc:	f7fe fcd6 	bl	8002d6c <motion_lock>
 80043c0:	6178      	str	r0, [r7, #20]
                        uint32_t id = ++g_csv_seq[axis];
 80043c2:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80043c6:	4b23      	ldr	r3, [pc, #140]	@ (8004454 <motion_on_tim6_tick+0x2bc>)
 80043c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043cc:	3301      	adds	r3, #1
 80043ce:	4921      	ldr	r1, [pc, #132]	@ (8004454 <motion_on_tim6_tick+0x2bc>)
 80043d0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80043d4:	613b      	str	r3, [r7, #16]
                        motion_unlock(pm);
 80043d6:	6978      	ldr	r0, [r7, #20]
 80043d8:	f7fe fcd9 	bl	8002d8e <motion_unlock>
                        motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 80043dc:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80043e0:	4a14      	ldr	r2, [pc, #80]	@ (8004434 <motion_on_tim6_tick+0x29c>)
 80043e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043e6:	f897 004e 	ldrb.w	r0, [r7, #78]	@ 0x4e
 80043ea:	9300      	str	r3, [sp, #0]
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	69fa      	ldr	r2, [r7, #28]
 80043f0:	6939      	ldr	r1, [r7, #16]
 80043f2:	f7fe fcad 	bl	8002d50 <motion_csv_print>
 80043f6:	e004      	b.n	8004402 <motion_on_tim6_tick+0x26a>
            if (ax->emitted_steps >= ax->total_steps) continue;
 80043f8:	bf00      	nop
 80043fa:	e002      	b.n	8004402 <motion_on_tim6_tick+0x26a>
            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 80043fc:	bf00      	nop
 80043fe:	e000      	b.n	8004402 <motion_on_tim6_tick+0x26a>
            if (ax->step_low)  continue; 
 8004400:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004402:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8004406:	3301      	adds	r3, #1
 8004408:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800440c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8004410:	2b02      	cmp	r3, #2
 8004412:	f67f af16 	bls.w	8004242 <motion_on_tim6_tick+0xaa>
 8004416:	e122      	b.n	800465e <motion_on_tim6_tick+0x4c6>
            }
        }
    }
    else {
        /* 3) Caminho original (fila): preservado */
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004418:	2300      	movs	r3, #0
 800441a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800441e:	e119      	b.n	8004654 <motion_on_tim6_tick+0x4bc>
 8004420:	200000e4 	.word	0x200000e4
 8004424:	200000e8 	.word	0x200000e8
 8004428:	20000180 	.word	0x20000180
 800442c:	200000f0 	.word	0x200000f0
 8004430:	20002f0c 	.word	0x20002f0c
 8004434:	20002ecc 	.word	0x20002ecc
 8004438:	20002ebc 	.word	0x20002ebc
 800443c:	20002ee4 	.word	0x20002ee4
 8004440:	20002ee8 	.word	0x20002ee8
 8004444:	20002ef4 	.word	0x20002ef4
 8004448:	51eb851f 	.word	0x51eb851f
 800444c:	20002d98 	.word	0x20002d98
 8004450:	20002dc0 	.word	0x20002dc0
 8004454:	20002f00 	.word	0x20002f00
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004458:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800445c:	4613      	mov	r3, r2
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	4413      	add	r3, r2
 8004462:	011b      	lsls	r3, r3, #4
 8004464:	4aa5      	ldr	r2, [pc, #660]	@ (80046fc <motion_on_tim6_tick+0x564>)
 8004466:	4413      	add	r3, r2
 8004468:	647b      	str	r3, [r7, #68]	@ 0x44

            if (ax->step_high) continue;
 800446a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800446c:	7d1b      	ldrb	r3, [r3, #20]
 800446e:	2b00      	cmp	r3, #0
 8004470:	f040 80e6 	bne.w	8004640 <motion_on_tim6_tick+0x4a8>
            if (ax->step_low)  continue; 
 8004474:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004476:	7d5b      	ldrb	r3, [r3, #21]
 8004478:	2b00      	cmp	r3, #0
 800447a:	f040 80e3 	bne.w	8004644 <motion_on_tim6_tick+0x4ac>
            if (ax->emitted_steps >= ax->total_steps) continue;
 800447e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004480:	689a      	ldr	r2, [r3, #8]
 8004482:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	429a      	cmp	r2, r3
 8004488:	f080 80de 	bcs.w	8004648 <motion_on_tim6_tick+0x4b0>

            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 800448c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800448e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004492:	2b00      	cmp	r3, #0
 8004494:	d008      	beq.n	80044a8 <motion_on_tim6_tick+0x310>
 8004496:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004498:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800449c:	3b01      	subs	r3, #1
 800449e:	b2da      	uxtb	r2, r3
 80044a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80044a6:	e0d0      	b.n	800464a <motion_on_tim6_tick+0x4b2>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 80044a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044aa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d008      	beq.n	80044c4 <motion_on_tim6_tick+0x32c>
 80044b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044b4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80044b8:	3b01      	subs	r3, #1
 80044ba:	b2da      	uxtb	r2, r3
 80044bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044be:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 80044c2:	e0c2      	b.n	800464a <motion_on_tim6_tick+0x4b2>

            /* DDA (fila): acumula fase e emite STEP no cruzamento de 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 80044c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044c6:	699a      	ldr	r2, [r3, #24]
 80044c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	441a      	add	r2, r3
 80044ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044d0:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 80044d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044d4:	699b      	ldr	r3, [r3, #24]
 80044d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044da:	f0c0 80b6 	bcc.w	800464a <motion_on_tim6_tick+0x4b2>
                ax->dda_accum_q16 -= Q16_1;
 80044de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044e0:	699b      	ldr	r3, [r3, #24]
 80044e2:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 80044e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044e8:	619a      	str	r2, [r3, #24]
                if (ax->emitted_steps < ax->total_steps) {
 80044ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044ec:	689a      	ldr	r2, [r3, #8]
 80044ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	f080 80a9 	bcs.w	800464a <motion_on_tim6_tick+0x4b2>
                    motion_hw_step_high(axis);
 80044f8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80044fc:	4618      	mov	r0, r3
 80044fe:	f7fe fb09 	bl	8002b14 <motion_hw_step_high>
                    ax->step_high = MOTION_STEP_HIGH_TICKS;
 8004502:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004504:	2201      	movs	r2, #1
 8004506:	751a      	strb	r2, [r3, #20]
                    ++ax->emitted_steps;
 8004508:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	1c5a      	adds	r2, r3, #1
 800450e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004510:	609a      	str	r2, [r3, #8]
                    g_csv_stepcount[axis]++;
 8004512:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004516:	4a7a      	ldr	r2, [pc, #488]	@ (8004700 <motion_on_tim6_tick+0x568>)
 8004518:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800451c:	3201      	adds	r2, #1
 800451e:	4978      	ldr	r1, [pc, #480]	@ (8004700 <motion_on_tim6_tick+0x568>)
 8004520:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ax->target_steps = ax->emitted_steps;
 8004524:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800452a:	605a      	str	r2, [r3, #4]
                    /* Garanta ativação no primeiro STEP mesmo se o "arming" atrasar */
                    if ((g_csv_armed[axis] || g_csv_stepcount[axis] == 1u) && !g_csv_active[axis]) {
 800452c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004530:	4a74      	ldr	r2, [pc, #464]	@ (8004704 <motion_on_tim6_tick+0x56c>)
 8004532:	5cd3      	ldrb	r3, [r2, r3]
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d106      	bne.n	8004548 <motion_on_tim6_tick+0x3b0>
 800453a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800453e:	4a70      	ldr	r2, [pc, #448]	@ (8004700 <motion_on_tim6_tick+0x568>)
 8004540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004544:	2b01      	cmp	r3, #1
 8004546:	d11f      	bne.n	8004588 <motion_on_tim6_tick+0x3f0>
 8004548:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800454c:	4a6e      	ldr	r2, [pc, #440]	@ (8004708 <motion_on_tim6_tick+0x570>)
 800454e:	5cd3      	ldrb	r3, [r2, r3]
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	d118      	bne.n	8004588 <motion_on_tim6_tick+0x3f0>
                        g_csv_active[axis] = 1u;
 8004556:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800455a:	4a6b      	ldr	r2, [pc, #428]	@ (8004708 <motion_on_tim6_tick+0x570>)
 800455c:	2101      	movs	r1, #1
 800455e:	54d1      	strb	r1, [r2, r3]
                        g_csv_armed[axis]  = 0u;
 8004560:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004564:	4a67      	ldr	r2, [pc, #412]	@ (8004704 <motion_on_tim6_tick+0x56c>)
 8004566:	2100      	movs	r1, #0
 8004568:	54d1      	strb	r1, [r2, r3]
                        uint32_t now_t6 = g_tim6_ticks;
 800456a:	4b68      	ldr	r3, [pc, #416]	@ (800470c <motion_on_tim6_tick+0x574>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	643b      	str	r3, [r7, #64]	@ 0x40
                        g_csv_t0_t6[axis] = now_t6;
 8004570:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004574:	4966      	ldr	r1, [pc, #408]	@ (8004710 <motion_on_tim6_tick+0x578>)
 8004576:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004578:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        g_csv_next_t6[axis] = now_t6;
 800457c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004580:	4964      	ldr	r1, [pc, #400]	@ (8004714 <motion_on_tim6_tick+0x57c>)
 8004582:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004584:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                    if (g_csv_active[axis]) {
 8004588:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800458c:	4a5e      	ldr	r2, [pc, #376]	@ (8004708 <motion_on_tim6_tick+0x570>)
 800458e:	5cd3      	ldrb	r3, [r2, r3]
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d059      	beq.n	800464a <motion_on_tim6_tick+0x4b2>
                        uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8004596:	4b5d      	ldr	r3, [pc, #372]	@ (800470c <motion_on_tim6_tick+0x574>)
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800459e:	495c      	ldr	r1, [pc, #368]	@ (8004710 <motion_on_tim6_tick+0x578>)
 80045a0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if MOTION_CSV_TIME_IN_TICKS
                        uint32_t t_val = dt_t6;
#else
                        uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 80045a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045aa:	4a5b      	ldr	r2, [pc, #364]	@ (8004718 <motion_on_tim6_tick+0x580>)
 80045ac:	fba2 2303 	umull	r2, r3, r2, r3
 80045b0:	091b      	lsrs	r3, r3, #4
 80045b2:	63bb      	str	r3, [r7, #56]	@ 0x38
#endif
                        int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 80045b4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80045b8:	4a58      	ldr	r2, [pc, #352]	@ (800471c <motion_on_tim6_tick+0x584>)
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	4413      	add	r3, r2
 80045be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c2:	4611      	mov	r1, r2
 80045c4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80045c8:	4a55      	ldr	r2, [pc, #340]	@ (8004720 <motion_on_tim6_tick+0x588>)
 80045ca:	00db      	lsls	r3, r3, #3
 80045cc:	4413      	add	r3, r2
 80045ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d2:	4613      	mov	r3, r2
 80045d4:	1acb      	subs	r3, r1, r3
 80045d6:	637b      	str	r3, [r7, #52]	@ 0x34
                        if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 80045d8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80045dc:	4a48      	ldr	r2, [pc, #288]	@ (8004700 <motion_on_tim6_tick+0x568>)
 80045de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d00e      	beq.n	8004604 <motion_on_tim6_tick+0x46c>
 80045e6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80045ea:	4a45      	ldr	r2, [pc, #276]	@ (8004700 <motion_on_tim6_tick+0x568>)
 80045ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80045f0:	4b49      	ldr	r3, [pc, #292]	@ (8004718 <motion_on_tim6_tick+0x580>)
 80045f2:	fba3 1302 	umull	r1, r3, r3, r2
 80045f6:	095b      	lsrs	r3, r3, #5
 80045f8:	2164      	movs	r1, #100	@ 0x64
 80045fa:	fb01 f303 	mul.w	r3, r1, r3
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b00      	cmp	r3, #0
 8004602:	d122      	bne.n	800464a <motion_on_tim6_tick+0x4b2>
                            uint32_t pm = motion_lock();
 8004604:	f7fe fbb2 	bl	8002d6c <motion_lock>
 8004608:	6338      	str	r0, [r7, #48]	@ 0x30
                            uint32_t id = ++g_csv_seq[axis];
 800460a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800460e:	4b45      	ldr	r3, [pc, #276]	@ (8004724 <motion_on_tim6_tick+0x58c>)
 8004610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004614:	3301      	adds	r3, #1
 8004616:	4943      	ldr	r1, [pc, #268]	@ (8004724 <motion_on_tim6_tick+0x58c>)
 8004618:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800461c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            motion_unlock(pm);
 800461e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004620:	f7fe fbb5 	bl	8002d8e <motion_unlock>
                            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8004624:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004628:	4a35      	ldr	r2, [pc, #212]	@ (8004700 <motion_on_tim6_tick+0x568>)
 800462a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800462e:	f897 004d 	ldrb.w	r0, [r7, #77]	@ 0x4d
 8004632:	9300      	str	r3, [sp, #0]
 8004634:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004636:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004638:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800463a:	f7fe fb89 	bl	8002d50 <motion_csv_print>
 800463e:	e004      	b.n	800464a <motion_on_tim6_tick+0x4b2>
            if (ax->step_high) continue;
 8004640:	bf00      	nop
 8004642:	e002      	b.n	800464a <motion_on_tim6_tick+0x4b2>
            if (ax->step_low)  continue; 
 8004644:	bf00      	nop
 8004646:	e000      	b.n	800464a <motion_on_tim6_tick+0x4b2>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004648:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800464a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800464e:	3301      	adds	r3, #1
 8004650:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8004654:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004658:	2b02      	cmp	r3, #2
 800465a:	f67f aefd 	bls.w	8004458 <motion_on_tim6_tick+0x2c0>
            } while ((int32_t)(now_t6 - g_csv_next_prod_t6) >= 0);
        }
    }
#endif

    uint32_t primask = motion_lock();
 800465e:	f7fe fb85 	bl	8002d6c <motion_lock>
 8004662:	60f8      	str	r0, [r7, #12]
    if (g_has_active_segment) {
 8004664:	4b30      	ldr	r3, [pc, #192]	@ (8004728 <motion_on_tim6_tick+0x590>)
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b00      	cmp	r3, #0
 800466c:	f000 8083 	beq.w	8004776 <motion_on_tim6_tick+0x5de>
        uint8_t confirm = 1u;
 8004670:	2301      	movs	r3, #1
 8004672:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004676:	2300      	movs	r3, #0
 8004678:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 800467c:	e01b      	b.n	80046b6 <motion_on_tim6_tick+0x51e>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 800467e:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8004682:	4613      	mov	r3, r2
 8004684:	005b      	lsls	r3, r3, #1
 8004686:	4413      	add	r3, r2
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	4a1c      	ldr	r2, [pc, #112]	@ (80046fc <motion_on_tim6_tick+0x564>)
 800468c:	4413      	add	r3, r2
 800468e:	60bb      	str	r3, [r7, #8]
            if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	689a      	ldr	r2, [r3, #8]
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	429a      	cmp	r2, r3
 800469a:	d303      	bcc.n	80046a4 <motion_on_tim6_tick+0x50c>
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	7d1b      	ldrb	r3, [r3, #20]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d003      	beq.n	80046ac <motion_on_tim6_tick+0x514>
                confirm = 0u; break;
 80046a4:	2300      	movs	r3, #0
 80046a6:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 80046aa:	e008      	b.n	80046be <motion_on_tim6_tick+0x526>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80046ac:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80046b0:	3301      	adds	r3, #1
 80046b2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 80046b6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d9df      	bls.n	800467e <motion_on_tim6_tick+0x4e6>
            if (rem_all == 0u) {
                confirm = 1u;
            }
        }
#endif
        if (confirm) {
 80046be:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d057      	beq.n	8004776 <motion_on_tim6_tick+0x5de>
            if (motion_try_start_next_locked()) {
 80046c6:	f7ff fa03 	bl	8003ad0 <motion_try_start_next_locked>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d003      	beq.n	80046d8 <motion_on_tim6_tick+0x540>
                g_status.state = MOTION_RUNNING;
 80046d0:	4b16      	ldr	r3, [pc, #88]	@ (800472c <motion_on_tim6_tick+0x594>)
 80046d2:	2202      	movs	r2, #2
 80046d4:	701a      	strb	r2, [r3, #0]
 80046d6:	e04c      	b.n	8004772 <motion_on_tim6_tick+0x5da>
#if MOTION_DEBUG_FLOW
                printf("[FLOW next_segment started]\r\n");
#endif
            } else {
                g_has_active_segment = 0u;
 80046d8:	4b13      	ldr	r3, [pc, #76]	@ (8004728 <motion_on_tim6_tick+0x590>)
 80046da:	2200      	movs	r2, #0
 80046dc:	701a      	strb	r2, [r3, #0]
                motion_stop_all_axes_locked();
 80046de:	f7fe ffe5 	bl	80036ac <motion_stop_all_axes_locked>
                g_status.state = MOTION_DONE;
 80046e2:	4b12      	ldr	r3, [pc, #72]	@ (800472c <motion_on_tim6_tick+0x594>)
 80046e4:	2205      	movs	r2, #5
 80046e6:	701a      	strb	r2, [r3, #0]
                motion_send_move_end_response(g_active_frame_id, 0u /* natural_done */);
 80046e8:	4b11      	ldr	r3, [pc, #68]	@ (8004730 <motion_on_tim6_tick+0x598>)
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	2100      	movs	r1, #0
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7ff fb64 	bl	8003dbc <motion_send_move_end_response>
                // Fim do movimento: encerrar sessão CSV e zerar contadores
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80046f4:	2300      	movs	r3, #0
 80046f6:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 80046fa:	e036      	b.n	800476a <motion_on_tim6_tick+0x5d2>
 80046fc:	200000f0 	.word	0x200000f0
 8004700:	20002ecc 	.word	0x20002ecc
 8004704:	20002ee4 	.word	0x20002ee4
 8004708:	20002ebc 	.word	0x20002ebc
 800470c:	200000e4 	.word	0x200000e4
 8004710:	20002ee8 	.word	0x20002ee8
 8004714:	20002ef4 	.word	0x20002ef4
 8004718:	51eb851f 	.word	0x51eb851f
 800471c:	20002d98 	.word	0x20002d98
 8004720:	20002dc0 	.word	0x20002dc0
 8004724:	20002f00 	.word	0x20002f00
 8004728:	20000180 	.word	0x20000180
 800472c:	200000e8 	.word	0x200000e8
 8004730:	20002d88 	.word	0x20002d88
            g_csv_active[a] = 0u;
 8004734:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8004738:	4a13      	ldr	r2, [pc, #76]	@ (8004788 <motion_on_tim6_tick+0x5f0>)
 800473a:	2100      	movs	r1, #0
 800473c:	54d1      	strb	r1, [r2, r3]
            g_csv_armed[a]  = 0u;
 800473e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8004742:	4a12      	ldr	r2, [pc, #72]	@ (800478c <motion_on_tim6_tick+0x5f4>)
 8004744:	2100      	movs	r1, #0
 8004746:	54d1      	strb	r1, [r2, r3]
            g_csv_stepcount[a] = 0u;
 8004748:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800474c:	4a10      	ldr	r2, [pc, #64]	@ (8004790 <motion_on_tim6_tick+0x5f8>)
 800474e:	2100      	movs	r1, #0
 8004750:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;
 8004754:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8004758:	4a0e      	ldr	r2, [pc, #56]	@ (8004794 <motion_on_tim6_tick+0x5fc>)
 800475a:	2100      	movs	r1, #0
 800475c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004760:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8004764:	3301      	adds	r3, #1
 8004766:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800476a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800476e:	2b02      	cmp	r3, #2
 8004770:	d9e0      	bls.n	8004734 <motion_on_tim6_tick+0x59c>
        }
            }
            motion_refresh_status_locked();
 8004772:	f7fe fe7d 	bl	8003470 <motion_refresh_status_locked>
        }
    }
    motion_unlock(primask);
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f7fe fb09 	bl	8002d8e <motion_unlock>
 800477c:	e000      	b.n	8004780 <motion_on_tim6_tick+0x5e8>
        return;
 800477e:	bf00      	nop
}
 8004780:	3750      	adds	r7, #80	@ 0x50
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	20002ebc 	.word	0x20002ebc
 800478c:	20002ee4 	.word	0x20002ee4
 8004790:	20002ecc 	.word	0x20002ecc
 8004794:	20002f00 	.word	0x20002f00

08004798 <motion_on_tim7_tick>:
 *  - Atualiza encoders
 *  - DEMO: rampa e dda_inc
 *  - Fila: sua original de target_steps
 * ======================= */
void motion_on_tim7_tick(void)
{
 8004798:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800479c:	b0b4      	sub	sp, #208	@ 0xd0
 800479e:	af02      	add	r7, sp, #8
    motion_update_encoders();
 80047a0:	f7ff f9b0 	bl	8003b04 <motion_update_encoders>

    /* Debug: imprime encoder a cada N pulsos (por eixo via máscara) */
#if MOTION_DEBUG_ENCODERS && MOTION_ENC_PRINT_EVERY_N_ENABLE
    {
        static int32_t last_print_rel[3] = { INT32_MIN, INT32_MIN, INT32_MIN };
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80047a4:	2300      	movs	r3, #0
 80047a6:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 80047aa:	e05a      	b.n	8004862 <motion_on_tim7_tick+0xca>
            if ((MOTION_ENC_PRINT_MASK & (1u << axis)) == 0u) continue;
 80047ac:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 80047b0:	2303      	movs	r3, #3
 80047b2:	40d3      	lsrs	r3, r2
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d04a      	beq.n	8004852 <motion_on_tim7_tick+0xba>
            int32_t d = g_encoder_delta_tick[axis];
 80047bc:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 80047c0:	4bb8      	ldr	r3, [pc, #736]	@ (8004aa4 <motion_on_tim7_tick+0x30c>)
 80047c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047c6:	637b      	str	r3, [r7, #52]	@ 0x34
            if (d == 0) continue;
 80047c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d043      	beq.n	8004856 <motion_on_tim7_tick+0xbe>
            int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 80047ce:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80047d2:	4ab5      	ldr	r2, [pc, #724]	@ (8004aa8 <motion_on_tim7_tick+0x310>)
 80047d4:	00db      	lsls	r3, r3, #3
 80047d6:	4413      	add	r3, r2
 80047d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047dc:	4611      	mov	r1, r2
 80047de:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80047e2:	4ab2      	ldr	r2, [pc, #712]	@ (8004aac <motion_on_tim7_tick+0x314>)
 80047e4:	00db      	lsls	r3, r3, #3
 80047e6:	4413      	add	r3, r2
 80047e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ec:	4613      	mov	r3, r2
 80047ee:	1acb      	subs	r3, r1, r3
 80047f0:	633b      	str	r3, [r7, #48]	@ 0x30
            int32_t absrel = (rel < 0) ? -rel : rel;
 80047f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	bfb8      	it	lt
 80047f8:	425b      	neglt	r3, r3
 80047fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if (MOTION_ENC_PRINT_N > 0u && (absrel % (int32_t)MOTION_ENC_PRINT_N) == 0 && rel != last_print_rel[axis]) {
 80047fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047fe:	4bac      	ldr	r3, [pc, #688]	@ (8004ab0 <motion_on_tim7_tick+0x318>)
 8004800:	fb83 2301 	smull	r2, r3, r3, r1
 8004804:	109a      	asrs	r2, r3, #2
 8004806:	17cb      	asrs	r3, r1, #31
 8004808:	1ad2      	subs	r2, r2, r3
 800480a:	4613      	mov	r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4413      	add	r3, r2
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	1aca      	subs	r2, r1, r3
 8004814:	2a00      	cmp	r2, #0
 8004816:	d11f      	bne.n	8004858 <motion_on_tim7_tick+0xc0>
 8004818:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 800481c:	4ba5      	ldr	r3, [pc, #660]	@ (8004ab4 <motion_on_tim7_tick+0x31c>)
 800481e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004824:	4293      	cmp	r3, r2
 8004826:	d017      	beq.n	8004858 <motion_on_tim7_tick+0xc0>
                last_print_rel[axis] = rel;
 8004828:	f897 10c7 	ldrb.w	r1, [r7, #199]	@ 0xc7
 800482c:	4aa1      	ldr	r2, [pc, #644]	@ (8004ab4 <motion_on_tim7_tick+0x31c>)
 800482e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004830:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                char axch = (char)('X' + axis);
 8004834:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8004838:	3358      	adds	r3, #88	@ 0x58
 800483a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                printf("[ENC_%c+%u] rel=%ld delta=%ld\r\n", axch, (unsigned)MOTION_ENC_PRINT_N, (long)rel, (long)d);
 800483e:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8004842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004844:	9300      	str	r3, [sp, #0]
 8004846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004848:	220a      	movs	r2, #10
 800484a:	489b      	ldr	r0, [pc, #620]	@ (8004ab8 <motion_on_tim7_tick+0x320>)
 800484c:	f00b fc80 	bl	8010150 <iprintf>
 8004850:	e002      	b.n	8004858 <motion_on_tim7_tick+0xc0>
            if ((MOTION_ENC_PRINT_MASK & (1u << axis)) == 0u) continue;
 8004852:	bf00      	nop
 8004854:	e000      	b.n	8004858 <motion_on_tim7_tick+0xc0>
            if (d == 0) continue;
 8004856:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004858:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800485c:	3301      	adds	r3, #1
 800485e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8004862:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8004866:	2b02      	cmp	r3, #2
 8004868:	d9a0      	bls.n	80047ac <motion_on_tim7_tick+0x14>
    }
#endif

#if (MOTION_CSV_SAMPLE_MS + 0u) > 0u && !MOTION_CSV_PRODUCE_IN_TIM6
    // Emite CSV (axis,time,rel,steps) periodicamente usando base de tempo do TIM6
    uint32_t now_t6 = g_tim6_ticks;
 800486a:	4b94      	ldr	r3, [pc, #592]	@ (8004abc <motion_on_tim7_tick+0x324>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004872:	2300      	movs	r3, #0
 8004874:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
 8004878:	e06d      	b.n	8004956 <motion_on_tim7_tick+0x1be>
        if (!g_csv_active[axis]) continue;
 800487a:	f897 20c6 	ldrb.w	r2, [r7, #198]	@ 0xc6
 800487e:	4b90      	ldr	r3, [pc, #576]	@ (8004ac0 <motion_on_tim7_tick+0x328>)
 8004880:	5c9b      	ldrb	r3, [r3, r2]
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b00      	cmp	r3, #0
 8004886:	d060      	beq.n	800494a <motion_on_tim7_tick+0x1b2>
        if ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0) {
 8004888:	f897 20c6 	ldrb.w	r2, [r7, #198]	@ 0xc6
 800488c:	4b8d      	ldr	r3, [pc, #564]	@ (8004ac4 <motion_on_tim7_tick+0x32c>)
 800488e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004892:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004896:	1a9b      	subs	r3, r3, r2
 8004898:	2b00      	cmp	r3, #0
 800489a:	db57      	blt.n	800494c <motion_on_tim7_tick+0x1b4>
            int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 800489c:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 80048a0:	4a81      	ldr	r2, [pc, #516]	@ (8004aa8 <motion_on_tim7_tick+0x310>)
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	4413      	add	r3, r2
 80048a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048aa:	4611      	mov	r1, r2
 80048ac:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 80048b0:	4a7e      	ldr	r2, [pc, #504]	@ (8004aac <motion_on_tim7_tick+0x314>)
 80048b2:	00db      	lsls	r3, r3, #3
 80048b4:	4413      	add	r3, r2
 80048b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ba:	4613      	mov	r3, r2
 80048bc:	1acb      	subs	r3, r1, r3
 80048be:	64fb      	str	r3, [r7, #76]	@ 0x4c
            uint32_t dt_t6 = now_t6 - g_csv_t0_t6[axis];
 80048c0:	f897 20c6 	ldrb.w	r2, [r7, #198]	@ 0xc6
 80048c4:	4b80      	ldr	r3, [pc, #512]	@ (8004ac8 <motion_on_tim7_tick+0x330>)
 80048c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80048ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80048ce:	1a9b      	subs	r3, r3, r2
 80048d0:	64bb      	str	r3, [r7, #72]	@ 0x48
#if MOTION_CSV_TIME_IN_TICKS
            uint32_t t_val = dt_t6;
#else
            uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 80048d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048d4:	4b7d      	ldr	r3, [pc, #500]	@ (8004acc <motion_on_tim7_tick+0x334>)
 80048d6:	fba3 2302 	umull	r2, r3, r3, r2
 80048da:	091b      	lsrs	r3, r3, #4
 80048dc:	647b      	str	r3, [r7, #68]	@ 0x44
#endif
            uint32_t pm = motion_lock();
 80048de:	f7fe fa45 	bl	8002d6c <motion_lock>
 80048e2:	6438      	str	r0, [r7, #64]	@ 0x40
            uint32_t id = ++g_csv_seq[axis];
 80048e4:	f897 10c6 	ldrb.w	r1, [r7, #198]	@ 0xc6
 80048e8:	4b79      	ldr	r3, [pc, #484]	@ (8004ad0 <motion_on_tim7_tick+0x338>)
 80048ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	4b77      	ldr	r3, [pc, #476]	@ (8004ad0 <motion_on_tim7_tick+0x338>)
 80048f2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80048f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
            motion_unlock(pm);
 80048f8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80048fa:	f7fe fa48 	bl	8002d8e <motion_unlock>
            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 80048fe:	f897 20c6 	ldrb.w	r2, [r7, #198]	@ 0xc6
 8004902:	4b74      	ldr	r3, [pc, #464]	@ (8004ad4 <motion_on_tim7_tick+0x33c>)
 8004904:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004908:	f897 00c6 	ldrb.w	r0, [r7, #198]	@ 0xc6
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004910:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004912:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004914:	f7fe fa1c 	bl	8002d50 <motion_csv_print>
            uint32_t inc_ticks = ((uint32_t)MOTION_CSV_SAMPLE_MS) * (uint32_t)T6_TICKS_PER_MS;
 8004918:	2332      	movs	r3, #50	@ 0x32
 800491a:	63bb      	str	r3, [r7, #56]	@ 0x38
            do { g_csv_next_t6[axis] += inc_ticks; } while ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0);
 800491c:	f897 20c6 	ldrb.w	r2, [r7, #198]	@ 0xc6
 8004920:	4b68      	ldr	r3, [pc, #416]	@ (8004ac4 <motion_on_tim7_tick+0x32c>)
 8004922:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004926:	f897 10c6 	ldrb.w	r1, [r7, #198]	@ 0xc6
 800492a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800492c:	441a      	add	r2, r3
 800492e:	4b65      	ldr	r3, [pc, #404]	@ (8004ac4 <motion_on_tim7_tick+0x32c>)
 8004930:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8004934:	f897 20c6 	ldrb.w	r2, [r7, #198]	@ 0xc6
 8004938:	4b62      	ldr	r3, [pc, #392]	@ (8004ac4 <motion_on_tim7_tick+0x32c>)
 800493a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800493e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004942:	1a9b      	subs	r3, r3, r2
 8004944:	2b00      	cmp	r3, #0
 8004946:	dae9      	bge.n	800491c <motion_on_tim7_tick+0x184>
 8004948:	e000      	b.n	800494c <motion_on_tim7_tick+0x1b4>
        if (!g_csv_active[axis]) continue;
 800494a:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800494c:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8004950:	3301      	adds	r3, #1
 8004952:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
 8004956:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 800495a:	2b02      	cmp	r3, #2
 800495c:	d98d      	bls.n	800487a <motion_on_tim7_tick+0xe2>
        }
    }
#endif

    // Atualiza sombras 32-bit para SWV/Data Trace (4 bytes por amostra)
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800495e:	2300      	movs	r3, #0
 8004960:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 8004964:	e027      	b.n	80049b6 <motion_on_tim7_tick+0x21e>
        g_enc_abs32[axis] = (int32_t)g_encoder_position[axis];
 8004966:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 800496a:	4a4f      	ldr	r2, [pc, #316]	@ (8004aa8 <motion_on_tim7_tick+0x310>)
 800496c:	00db      	lsls	r3, r3, #3
 800496e:	4413      	add	r3, r2
 8004970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004974:	f897 10c5 	ldrb.w	r1, [r7, #197]	@ 0xc5
 8004978:	4b57      	ldr	r3, [pc, #348]	@ (8004ad8 <motion_on_tim7_tick+0x340>)
 800497a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        g_enc_rel32[axis] = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 800497e:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8004982:	4a49      	ldr	r2, [pc, #292]	@ (8004aa8 <motion_on_tim7_tick+0x310>)
 8004984:	00db      	lsls	r3, r3, #3
 8004986:	4413      	add	r3, r2
 8004988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800498c:	4611      	mov	r1, r2
 800498e:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8004992:	4a46      	ldr	r2, [pc, #280]	@ (8004aac <motion_on_tim7_tick+0x314>)
 8004994:	00db      	lsls	r3, r3, #3
 8004996:	4413      	add	r3, r2
 8004998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800499c:	4613      	mov	r3, r2
 800499e:	1acb      	subs	r3, r1, r3
 80049a0:	f897 20c5 	ldrb.w	r2, [r7, #197]	@ 0xc5
 80049a4:	4619      	mov	r1, r3
 80049a6:	4b4d      	ldr	r3, [pc, #308]	@ (8004adc <motion_on_tim7_tick+0x344>)
 80049a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80049ac:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 80049b0:	3301      	adds	r3, #1
 80049b2:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 80049b6:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d9d3      	bls.n	8004966 <motion_on_tim7_tick+0x1ce>
    }

    /* DEMO: aplica rampa e calcula incremento do DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && g_demo_continuous) {
 80049be:	4b48      	ldr	r3, [pc, #288]	@ (8004ae0 <motion_on_tim7_tick+0x348>)
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	f040 80f1 	bne.w	8004bac <motion_on_tim7_tick+0x414>
 80049ca:	4b46      	ldr	r3, [pc, #280]	@ (8004ae4 <motion_on_tim7_tick+0x34c>)
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f000 80eb 	beq.w	8004bac <motion_on_tim7_tick+0x414>
 80049d6:	4b44      	ldr	r3, [pc, #272]	@ (8004ae8 <motion_on_tim7_tick+0x350>)
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	2b00      	cmp	r3, #0
 80049de:	f000 80e5 	beq.w	8004bac <motion_on_tim7_tick+0x414>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80049e2:	2300      	movs	r3, #0
 80049e4:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
 80049e8:	e0db      	b.n	8004ba2 <motion_on_tim7_tick+0x40a>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80049ea:	f897 20c4 	ldrb.w	r2, [r7, #196]	@ 0xc4
 80049ee:	4613      	mov	r3, r2
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	4413      	add	r3, r2
 80049f4:	011b      	lsls	r3, r3, #4
 80049f6:	4a3d      	ldr	r2, [pc, #244]	@ (8004aec <motion_on_tim7_tick+0x354>)
 80049f8:	4413      	add	r3, r2
 80049fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            if (ax->emitted_steps >= ax->total_steps) continue;
 80049fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	f080 80c3 	bcs.w	8004b96 <motion_on_tim7_tick+0x3fe>

            /* Aceleração integrada: acumula a/1000 e aplica passos discretos em v */
            g_v_accum[axis] += ax->accel_sps2; /* steps/s^2 * 1ms */
 8004a10:	f897 20c4 	ldrb.w	r2, [r7, #196]	@ 0xc4
 8004a14:	4b36      	ldr	r3, [pc, #216]	@ (8004af0 <motion_on_tim7_tick+0x358>)
 8004a16:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004a1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a20:	f897 10c4 	ldrb.w	r1, [r7, #196]	@ 0xc4
 8004a24:	441a      	add	r2, r3
 8004a26:	4b32      	ldr	r3, [pc, #200]	@ (8004af0 <motion_on_tim7_tick+0x358>)
 8004a28:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 8004a32:	e010      	b.n	8004a56 <motion_on_tim7_tick+0x2be>
 8004a34:	f897 20c4 	ldrb.w	r2, [r7, #196]	@ 0xc4
 8004a38:	4b2d      	ldr	r3, [pc, #180]	@ (8004af0 <motion_on_tim7_tick+0x358>)
 8004a3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a3e:	f897 10c4 	ldrb.w	r1, [r7, #196]	@ 0xc4
 8004a42:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8004a46:	4b2a      	ldr	r3, [pc, #168]	@ (8004af0 <motion_on_tim7_tick+0x358>)
 8004a48:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8004a4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a50:	3301      	adds	r3, #1
 8004a52:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a56:	f897 20c4 	ldrb.w	r2, [r7, #196]	@ 0xc4
 8004a5a:	4b25      	ldr	r3, [pc, #148]	@ (8004af0 <motion_on_tim7_tick+0x358>)
 8004a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a60:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a64:	d2e6      	bcs.n	8004a34 <motion_on_tim7_tick+0x29c>
            while (steps_avail--) {
 8004a66:	e067      	b.n	8004b38 <motion_on_tim7_tick+0x3a0>
                if (ax->v_actual_sps < ax->v_target_sps) {
 8004a68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a6e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a72:	6a1b      	ldr	r3, [r3, #32]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d23d      	bcs.n	8004af4 <motion_on_tim7_tick+0x35c>
                    ax->v_actual_sps++;
 8004a78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a7e:	1c5a      	adds	r2, r3, #1
 8004a80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a84:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 8004a86:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a90:	6a1b      	ldr	r3, [r3, #32]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d950      	bls.n	8004b38 <motion_on_tim7_tick+0x3a0>
 8004a96:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a9a:	6a1a      	ldr	r2, [r3, #32]
 8004a9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004aa0:	625a      	str	r2, [r3, #36]	@ 0x24
 8004aa2:	e049      	b.n	8004b38 <motion_on_tim7_tick+0x3a0>
 8004aa4:	20002dd8 	.word	0x20002dd8
 8004aa8:	20002d98 	.word	0x20002d98
 8004aac:	20002dc0 	.word	0x20002dc0
 8004ab0:	66666667 	.word	0x66666667
 8004ab4:	20000018 	.word	0x20000018
 8004ab8:	080116f4 	.word	0x080116f4
 8004abc:	200000e4 	.word	0x200000e4
 8004ac0:	20002ebc 	.word	0x20002ebc
 8004ac4:	20002ef4 	.word	0x20002ef4
 8004ac8:	20002ee8 	.word	0x20002ee8
 8004acc:	51eb851f 	.word	0x51eb851f
 8004ad0:	20002f00 	.word	0x20002f00
 8004ad4:	20002ecc 	.word	0x20002ecc
 8004ad8:	20002e20 	.word	0x20002e20
 8004adc:	20002e2c 	.word	0x20002e2c
 8004ae0:	200000e8 	.word	0x200000e8
 8004ae4:	20000180 	.word	0x20000180
 8004ae8:	20002f0c 	.word	0x20002f0c
 8004aec:	200000f0 	.word	0x200000f0
 8004af0:	20002dfc 	.word	0x20002dfc
                } else if (ax->v_actual_sps > ax->v_target_sps) {
 8004af4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004af8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004afa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004afe:	6a1b      	ldr	r3, [r3, #32]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d919      	bls.n	8004b38 <motion_on_tim7_tick+0x3a0>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8004b04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d006      	beq.n	8004b1c <motion_on_tim7_tick+0x384>
 8004b0e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b14:	1e5a      	subs	r2, r3, #1
 8004b16:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b1a:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 8004b1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b22:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b26:	6a1b      	ldr	r3, [r3, #32]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d205      	bcs.n	8004b38 <motion_on_tim7_tick+0x3a0>
 8004b2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b30:	6a1a      	ldr	r2, [r3, #32]
 8004b32:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b36:	625a      	str	r2, [r3, #36]	@ 0x24
            while (steps_avail--) {
 8004b38:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004b3c:	1e53      	subs	r3, r2, #1
 8004b3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b42:	2a00      	cmp	r2, #0
 8004b44:	d190      	bne.n	8004a68 <motion_on_tim7_tick+0x2d0>
                }
            }
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 8004b46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b4c:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d904      	bls.n	8004b5e <motion_on_tim7_tick+0x3c6>
 8004b54:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004b58:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004b5c:	6253      	str	r3, [r2, #36]	@ 0x24
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8004b5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b64:	2200      	movs	r2, #0
 8004b66:	623b      	str	r3, [r7, #32]
 8004b68:	627a      	str	r2, [r7, #36]	@ 0x24
 8004b6a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004b6e:	460b      	mov	r3, r1
 8004b70:	0c1b      	lsrs	r3, r3, #16
 8004b72:	61fb      	str	r3, [r7, #28]
 8004b74:	460b      	mov	r3, r1
 8004b76:	041b      	lsls	r3, r3, #16
 8004b78:	61bb      	str	r3, [r7, #24]
 8004b7a:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004b7e:	f04f 0300 	mov.w	r3, #0
 8004b82:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004b86:	f7fb fbc3 	bl	8000310 <__aeabi_uldivmod>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b92:	61da      	str	r2, [r3, #28]
 8004b94:	e000      	b.n	8004b98 <motion_on_tim7_tick+0x400>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004b96:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004b98:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
 8004ba2:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	f67f af1f 	bls.w	80049ea <motion_on_tim7_tick+0x252>
        }
    }
    /* Caminho da fila: rampa trapezoidal (acelera/cruza/desacelera) e define incremento DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && !g_demo_continuous) {
 8004bac:	4bb2      	ldr	r3, [pc, #712]	@ (8004e78 <motion_on_tim7_tick+0x6e0>)
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	f040 8285 	bne.w	80050c2 <motion_on_tim7_tick+0x92a>
 8004bb8:	4bb0      	ldr	r3, [pc, #704]	@ (8004e7c <motion_on_tim7_tick+0x6e4>)
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 827f 	beq.w	80050c2 <motion_on_tim7_tick+0x92a>
 8004bc4:	4bae      	ldr	r3, [pc, #696]	@ (8004e80 <motion_on_tim7_tick+0x6e8>)
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	f040 8279 	bne.w	80050c2 <motion_on_tim7_tick+0x92a>
        int8_t master_axis = -1;
 8004bd0:	23ff      	movs	r3, #255	@ 0xff
 8004bd2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        uint32_t rem_master = 0u;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                                ? (am->total_steps - am->emitted_steps) : 0u;
            rem_master = active_m + g_queue_rem_steps[(uint8_t)master_axis];
        }
#endif
#if MOTION_DIAG_ENABLE
        g_dbg_master_axis = master_axis;
 8004bdc:	4aa9      	ldr	r2, [pc, #676]	@ (8004e84 <motion_on_tim7_tick+0x6ec>)
 8004bde:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8004be2:	7013      	strb	r3, [r2, #0]
#endif
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004be4:	2300      	movs	r3, #0
 8004be6:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 8004bea:	e265      	b.n	80050b8 <motion_on_tim7_tick+0x920>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004bec:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	005b      	lsls	r3, r3, #1
 8004bf4:	4413      	add	r3, r2
 8004bf6:	011b      	lsls	r3, r3, #4
 8004bf8:	4aa3      	ldr	r2, [pc, #652]	@ (8004e88 <motion_on_tim7_tick+0x6f0>)
 8004bfa:	4413      	add	r3, r2
 8004bfc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
            /* Mesmo que o segmento ativo para este eixo tenha zerado, podemos ter
               passos remanescentes na fila — mantemos a rampa global da lista. */

            uint32_t v_cmd_sps = ((uint32_t)ax->velocity_per_tick) * 1000u; /* alvo/cruzeiro */
 8004c00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c04:	899b      	ldrh	r3, [r3, #12]
 8004c06:	461a      	mov	r2, r3
 8004c08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004c0c:	fb02 f303 	mul.w	r3, r2, r3
 8004c10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
#if MOTION_DIAG_ENABLE
            g_dbg_scale_pm[axis] = 1000u;
 8004c14:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004c18:	499c      	ldr	r1, [pc, #624]	@ (8004e8c <motion_on_tim7_tick+0x6f4>)
 8004c1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004c1e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
#endif
            }
#endif /* MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE */
            /* PI de posição: ajusta v_cmd_sps com base no erro posicional */
#if MOTION_PI_ENABLE
            if ((ax->kp | ax->ki | ax->kd) != 0u) {
 8004c22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c26:	89da      	ldrh	r2, [r3, #14]
 8004c28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c2c:	8a1b      	ldrh	r3, [r3, #16]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c36:	8a5b      	ldrh	r3, [r3, #18]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f000 80f9 	beq.w	8004e34 <motion_on_tim7_tick+0x69c>
                /* desired e actual em steps físicos do eixo */
                int32_t desired = (int32_t)ax->target_steps;
 8004c42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                int32_t actual  = motion_actual_steps_from_encoder(axis);
 8004c4c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8004c50:	4618      	mov	r0, r3
 8004c52:	f7fe f807 	bl	8002c64 <motion_actual_steps_from_encoder>
 8004c56:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
                int32_t err     = desired - actual;
 8004c5a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004c5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
                /* Deadband simples */
                if (err > -((int32_t)MOTION_PI_DEADBAND_STEPS) && err < (int32_t)MOTION_PI_DEADBAND_STEPS) {
 8004c68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c6c:	f113 0f09 	cmn.w	r3, #9
 8004c70:	db06      	blt.n	8004c80 <motion_on_tim7_tick+0x4e8>
 8004c72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c76:	2b09      	cmp	r3, #9
 8004c78:	dc02      	bgt.n	8004c80 <motion_on_tim7_tick+0x4e8>
                    err = 0;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
                }
                /* Integral com anti-windup (em unidades de passos) */
                int32_t iacc = g_pi_i_accum[axis] + err;
 8004c80:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8004c84:	4a82      	ldr	r2, [pc, #520]	@ (8004e90 <motion_on_tim7_tick+0x6f8>)
 8004c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c8e:	4413      	add	r3, r2
 8004c90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
                if (iacc > MOTION_PI_I_CLAMP) iacc = MOTION_PI_I_CLAMP;
 8004c94:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c98:	4a7e      	ldr	r2, [pc, #504]	@ (8004e94 <motion_on_tim7_tick+0x6fc>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	dd03      	ble.n	8004ca6 <motion_on_tim7_tick+0x50e>
 8004c9e:	4b7d      	ldr	r3, [pc, #500]	@ (8004e94 <motion_on_tim7_tick+0x6fc>)
 8004ca0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ca4:	e007      	b.n	8004cb6 <motion_on_tim7_tick+0x51e>
                else if (iacc < -MOTION_PI_I_CLAMP) iacc = -MOTION_PI_I_CLAMP;
 8004ca6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004caa:	4a7b      	ldr	r2, [pc, #492]	@ (8004e98 <motion_on_tim7_tick+0x700>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	da02      	bge.n	8004cb6 <motion_on_tim7_tick+0x51e>
 8004cb0:	4b79      	ldr	r3, [pc, #484]	@ (8004e98 <motion_on_tim7_tick+0x700>)
 8004cb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
                int32_t draw = err - g_pi_prev_err[axis];
 8004cb6:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8004cba:	4a78      	ldr	r2, [pc, #480]	@ (8004e9c <motion_on_tim7_tick+0x704>)
 8004cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cc0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                g_pi_prev_err[axis] = err;
 8004cca:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004cce:	4973      	ldr	r1, [pc, #460]	@ (8004e9c <motion_on_tim7_tick+0x704>)
 8004cd0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004cd4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
                /* Derivada filtrada: g_pi_d_filt += (draw - g_pi_d_filt) >> alpha */
                const int32_t alpha = 8; /* filtro leve (1..16) */
 8004cd8:	2308      	movs	r3, #8
 8004cda:	67fb      	str	r3, [r7, #124]	@ 0x7c
                g_pi_d_filt[axis] = g_pi_d_filt[axis] + ((draw - g_pi_d_filt[axis]) >> alpha);
 8004cdc:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8004ce0:	4a6f      	ldr	r2, [pc, #444]	@ (8004ea0 <motion_on_tim7_tick+0x708>)
 8004ce2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004ce6:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004cea:	4b6d      	ldr	r3, [pc, #436]	@ (8004ea0 <motion_on_tim7_tick+0x708>)
 8004cec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004cf0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004cf4:	1a9a      	subs	r2, r3, r2
 8004cf6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004cf8:	fa42 f303 	asr.w	r3, r2, r3
 8004cfc:	f897 10bf 	ldrb.w	r1, [r7, #191]	@ 0xbf
 8004d00:	18c2      	adds	r2, r0, r3
 8004d02:	4b67      	ldr	r3, [pc, #412]	@ (8004ea0 <motion_on_tim7_tick+0x708>)
 8004d04:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
                int32_t pterm = ((int32_t)ax->kp * err) >> MOTION_PI_SHIFT;      /* steps/s */
 8004d08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d0c:	89db      	ldrh	r3, [r3, #14]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004d14:	fb02 f303 	mul.w	r3, r2, r3
 8004d18:	121b      	asrs	r3, r3, #8
 8004d1a:	67bb      	str	r3, [r7, #120]	@ 0x78
                int32_t iterm = ((int32_t)ax->ki * iacc) >> MOTION_PI_SHIFT;     /* steps/s */
 8004d1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d20:	8a1b      	ldrh	r3, [r3, #16]
 8004d22:	461a      	mov	r2, r3
 8004d24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004d28:	fb02 f303 	mul.w	r3, r2, r3
 8004d2c:	121b      	asrs	r3, r3, #8
 8004d2e:	677b      	str	r3, [r7, #116]	@ 0x74
                int32_t dterm = (ax->kd != 0u) ? (((int32_t)ax->kd * g_pi_d_filt[axis]) >> MOTION_PI_SHIFT) : 0; /* steps/s */
 8004d30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d34:	8a5b      	ldrh	r3, [r3, #18]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00c      	beq.n	8004d54 <motion_on_tim7_tick+0x5bc>
 8004d3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d3e:	8a5b      	ldrh	r3, [r3, #18]
 8004d40:	4619      	mov	r1, r3
 8004d42:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004d46:	4b56      	ldr	r3, [pc, #344]	@ (8004ea0 <motion_on_tim7_tick+0x708>)
 8004d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d4c:	fb01 f303 	mul.w	r3, r1, r3
 8004d50:	121b      	asrs	r3, r3, #8
 8004d52:	e000      	b.n	8004d56 <motion_on_tim7_tick+0x5be>
 8004d54:	2300      	movs	r3, #0
 8004d56:	673b      	str	r3, [r7, #112]	@ 0x70
                int32_t corr = pterm + iterm + dterm; /* correção em steps/s */
 8004d58:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004d5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d5c:	4413      	add	r3, r2
 8004d5e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004d60:	4413      	add	r3, r2
 8004d62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                if (corr > (int32_t)MOTION_PI_CORR_MAX_SPS) corr = (int32_t)MOTION_PI_CORR_MAX_SPS;
 8004d66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d6a:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	dd04      	ble.n	8004d7c <motion_on_tim7_tick+0x5e4>
 8004d72:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004d76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004d7a:	e007      	b.n	8004d8c <motion_on_tim7_tick+0x5f4>
                else if (corr < -(int32_t)MOTION_PI_CORR_MAX_SPS) corr = -(int32_t)MOTION_PI_CORR_MAX_SPS;
 8004d7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d80:	4a48      	ldr	r2, [pc, #288]	@ (8004ea4 <motion_on_tim7_tick+0x70c>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	da02      	bge.n	8004d8c <motion_on_tim7_tick+0x5f4>
 8004d86:	4b47      	ldr	r3, [pc, #284]	@ (8004ea4 <motion_on_tim7_tick+0x70c>)
 8004d88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                int32_t v_adj = (int32_t)v_cmd_sps + corr;
 8004d8c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004d90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004d94:	4413      	add	r3, r2
 8004d96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
                if (v_adj < 0) v_adj = 0;
 8004d9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	da02      	bge.n	8004da8 <motion_on_tim7_tick+0x610>
 8004da2:	2300      	movs	r3, #0
 8004da4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
                if (v_adj > (int32_t)MOTION_MAX_SPS) v_adj = (int32_t)MOTION_MAX_SPS; /* limite físico */
 8004da8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004dac:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8004db0:	4293      	cmp	r3, r2
 8004db2:	dd03      	ble.n	8004dbc <motion_on_tim7_tick+0x624>
 8004db4:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004db8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
                v_cmd_sps = (uint32_t)v_adj;
 8004dbc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004dc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
#if MOTION_DIAG_ENABLE
                g_dbg_err[axis]   = err;
 8004dc4:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004dc8:	4937      	ldr	r1, [pc, #220]	@ (8004ea8 <motion_on_tim7_tick+0x710>)
 8004dca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004dce:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
                g_dbg_pterm[axis] = pterm;
 8004dd2:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004dd6:	4935      	ldr	r1, [pc, #212]	@ (8004eac <motion_on_tim7_tick+0x714>)
 8004dd8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004dda:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
                g_dbg_iterm[axis] = iterm;
 8004dde:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004de2:	4933      	ldr	r1, [pc, #204]	@ (8004eb0 <motion_on_tim7_tick+0x718>)
 8004de4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004de6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
                g_dbg_dterm[axis] = dterm;
 8004dea:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004dee:	4931      	ldr	r1, [pc, #196]	@ (8004eb4 <motion_on_tim7_tick+0x71c>)
 8004df0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004df2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
                g_dbg_corr[axis]  = corr;
 8004df6:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004dfa:	492f      	ldr	r1, [pc, #188]	@ (8004eb8 <motion_on_tim7_tick+0x720>)
 8004dfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e00:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
                g_dbg_v_adj[axis] = v_adj;
 8004e04:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004e08:	492c      	ldr	r1, [pc, #176]	@ (8004ebc <motion_on_tim7_tick+0x724>)
 8004e0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004e0e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
#endif
                /* Anti-windup por saturação: só aceita a integral quando não saturou */
                if (!(v_adj == 0 || v_adj == (int32_t)MOTION_MAX_SPS)) {
 8004e12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00c      	beq.n	8004e34 <motion_on_tim7_tick+0x69c>
 8004e1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004e1e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d006      	beq.n	8004e34 <motion_on_tim7_tick+0x69c>
                    g_pi_i_accum[axis] = iacc;
 8004e26:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004e2a:	4919      	ldr	r1, [pc, #100]	@ (8004e90 <motion_on_tim7_tick+0x6f8>)
 8004e2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004e30:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
                }
            }
#endif
            /* Guarda v_cmd resultante para diagnóstico */
#if MOTION_DIAG_ENABLE
            g_dbg_v_cmd_sps[axis] = v_cmd_sps;
 8004e34:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8004e38:	4921      	ldr	r1, [pc, #132]	@ (8004ec0 <motion_on_tim7_tick+0x728>)
 8004e3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004e3e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
#endif
            uint32_t a_sps2    = (ax->accel_sps2 > 0u) ? ax->accel_sps2 : DEMO_ACCEL_SPS2;
 8004e42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d003      	beq.n	8004e54 <motion_on_tim7_tick+0x6bc>
 8004e4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e52:	e000      	b.n	8004e56 <motion_on_tim7_tick+0x6be>
 8004e54:	4b0f      	ldr	r3, [pc, #60]	@ (8004e94 <motion_on_tim7_tick+0x6fc>)
 8004e56:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Distância restante total (ativo + fila) em passos (O(1)) */
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8004e58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e62:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d92d      	bls.n	8004ec4 <motion_on_tim7_tick+0x72c>
 8004e68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	e026      	b.n	8004ec6 <motion_on_tim7_tick+0x72e>
 8004e78:	200000e8 	.word	0x200000e8
 8004e7c:	20000180 	.word	0x20000180
 8004e80:	20002f0c 	.word	0x20002f0c
 8004e84:	20002e98 	.word	0x20002e98
 8004e88:	200000f0 	.word	0x200000f0
 8004e8c:	20002e44 	.word	0x20002e44
 8004e90:	20002e08 	.word	0x20002e08
 8004e94:	00030d40 	.word	0x00030d40
 8004e98:	fffcf2c0 	.word	0xfffcf2c0
 8004e9c:	20002e14 	.word	0x20002e14
 8004ea0:	20002df0 	.word	0x20002df0
 8004ea4:	ffff9e58 	.word	0xffff9e58
 8004ea8:	20002e50 	.word	0x20002e50
 8004eac:	20002e5c 	.word	0x20002e5c
 8004eb0:	20002e68 	.word	0x20002e68
 8004eb4:	20002e74 	.word	0x20002e74
 8004eb8:	20002e80 	.word	0x20002e80
 8004ebc:	20002e8c 	.word	0x20002e8c
 8004ec0:	20002e38 	.word	0x20002e38
 8004ec4:	2300      	movs	r3, #0
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8004ec6:	66bb      	str	r3, [r7, #104]	@ 0x68
            uint32_t rem_steps = active_rem + g_queue_rem_steps[axis];
 8004ec8:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8004ecc:	4a80      	ldr	r2, [pc, #512]	@ (80050d0 <motion_on_tim7_tick+0x938>)
 8004ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ed2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004ed4:	4413      	add	r3, r2
 8004ed6:	667b      	str	r3, [r7, #100]	@ 0x64
            /* caso contrário, mantém o rem_steps do próprio eixo
               para não “matar” a rampa dos demais */
#endif

            /* Distância necessária para frear de v para 0: s = v^2 / (2a) */
            uint32_t v_now = ax->v_actual_sps;
 8004ed8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ede:	663b      	str	r3, [r7, #96]	@ 0x60
            uint32_t s_brake = 0u;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            if (a_sps2 > 0u && v_now > 0u) {
 8004ee6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d02b      	beq.n	8004f44 <motion_on_tim7_tick+0x7ac>
 8004eec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d028      	beq.n	8004f44 <motion_on_tim7_tick+0x7ac>
                uint64_t vv = (uint64_t)v_now * (uint64_t)v_now;
 8004ef2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	4698      	mov	r8, r3
 8004ef8:	4691      	mov	r9, r2
 8004efa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004efc:	2200      	movs	r2, #0
 8004efe:	469a      	mov	sl, r3
 8004f00:	4693      	mov	fp, r2
 8004f02:	fb0a f209 	mul.w	r2, sl, r9
 8004f06:	fb08 f30b 	mul.w	r3, r8, fp
 8004f0a:	4413      	add	r3, r2
 8004f0c:	fba8 450a 	umull	r4, r5, r8, sl
 8004f10:	442b      	add	r3, r5
 8004f12:	461d      	mov	r5, r3
 8004f14:	e9c7 4516 	strd	r4, r5, [r7, #88]	@ 0x58
 8004f18:	e9c7 4516 	strd	r4, r5, [r7, #88]	@ 0x58
                uint64_t denom = (uint64_t)(2u * a_sps2);
 8004f1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	2200      	movs	r2, #0
 8004f22:	603b      	str	r3, [r7, #0]
 8004f24:	607a      	str	r2, [r7, #4]
 8004f26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f2a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
                s_brake = (uint32_t)(vv / denom);
 8004f2e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004f32:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8004f36:	f7fb f9eb 	bl	8000310 <__aeabi_uldivmod>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	4613      	mov	r3, r2
 8004f40:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

            /* Política de rampa:
             * - Se já estamos perto do final (rem_steps <= s_brake): desacelera.
             * - Caso contrário, acelera até v_cmd_sps; se passou, reduz até v_cmd_sps. */
            /* Aceleração integrada: usa g_v_accum para passos discretos de v */
            g_v_accum[axis] += a_sps2; /* steps/s^2 * 1ms */
 8004f44:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8004f48:	4a62      	ldr	r2, [pc, #392]	@ (80050d4 <motion_on_tim7_tick+0x93c>)
 8004f4a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004f4e:	f897 10bf 	ldrb.w	r1, [r7, #191]	@ 0xbf
 8004f52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f54:	441a      	add	r2, r3
 8004f56:	4b5f      	ldr	r3, [pc, #380]	@ (80050d4 <motion_on_tim7_tick+0x93c>)
 8004f58:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 8004f62:	e010      	b.n	8004f86 <motion_on_tim7_tick+0x7ee>
 8004f64:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8004f68:	4a5a      	ldr	r2, [pc, #360]	@ (80050d4 <motion_on_tim7_tick+0x93c>)
 8004f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f6e:	f897 10bf 	ldrb.w	r1, [r7, #191]	@ 0xbf
 8004f72:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8004f76:	4b57      	ldr	r3, [pc, #348]	@ (80050d4 <motion_on_tim7_tick+0x93c>)
 8004f78:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8004f7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f80:	3301      	adds	r3, #1
 8004f82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f86:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8004f8a:	4a52      	ldr	r2, [pc, #328]	@ (80050d4 <motion_on_tim7_tick+0x93c>)
 8004f8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f94:	d2e6      	bcs.n	8004f64 <motion_on_tim7_tick+0x7cc>
            while (steps_avail--) {
 8004f96:	e04b      	b.n	8005030 <motion_on_tim7_tick+0x898>
                if (rem_steps <= s_brake) {
 8004f98:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004f9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d80c      	bhi.n	8004fbc <motion_on_tim7_tick+0x824>
                    /* Desacelera */
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8004fa2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d041      	beq.n	8005030 <motion_on_tim7_tick+0x898>
 8004fac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb2:	1e5a      	subs	r2, r3, #1
 8004fb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fb8:	625a      	str	r2, [r3, #36]	@ 0x24
 8004fba:	e039      	b.n	8005030 <motion_on_tim7_tick+0x898>
                } else if (ax->v_actual_sps < v_cmd_sps) {
 8004fbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d913      	bls.n	8004ff2 <motion_on_tim7_tick+0x85a>
                    ax->v_actual_sps++;
 8004fca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd0:	1c5a      	adds	r2, r3, #1
 8004fd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fd6:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8004fd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fde:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d224      	bcs.n	8005030 <motion_on_tim7_tick+0x898>
 8004fe6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004fee:	625a      	str	r2, [r3, #36]	@ 0x24
 8004ff0:	e01e      	b.n	8005030 <motion_on_tim7_tick+0x898>
                } else if (ax->v_actual_sps > v_cmd_sps) {
 8004ff2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d217      	bcs.n	8005030 <motion_on_tim7_tick+0x898>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8005000:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005006:	2b00      	cmp	r3, #0
 8005008:	d006      	beq.n	8005018 <motion_on_tim7_tick+0x880>
 800500a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800500e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005010:	1e5a      	subs	r2, r3, #1
 8005012:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005016:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8005018:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800501c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005022:	429a      	cmp	r2, r3
 8005024:	d904      	bls.n	8005030 <motion_on_tim7_tick+0x898>
 8005026:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800502a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800502e:	625a      	str	r2, [r3, #36]	@ 0x24
            while (steps_avail--) {
 8005030:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005034:	1e5a      	subs	r2, r3, #1
 8005036:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d1ac      	bne.n	8004f98 <motion_on_tim7_tick+0x800>
                }
            }

            /* Se não há mais nada a emitir neste eixo, força zero */
            if (rem_steps == 0u) ax->v_actual_sps = 0u;
 800503e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005040:	2b00      	cmp	r3, #0
 8005042:	d103      	bne.n	800504c <motion_on_tim7_tick+0x8b4>
 8005044:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005048:	2200      	movs	r2, #0
 800504a:	625a      	str	r2, [r3, #36]	@ 0x24
            if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 800504c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005050:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005054:	4293      	cmp	r3, r2
 8005056:	d903      	bls.n	8005060 <motion_on_tim7_tick+0x8c8>
 8005058:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800505c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 8005060:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005066:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 800506a:	4293      	cmp	r3, r2
 800506c:	d904      	bls.n	8005078 <motion_on_tim7_tick+0x8e0>
 800506e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005072:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005076:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Incremento do DDA a 50 kHz */
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8005078:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800507c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800507e:	2200      	movs	r2, #0
 8005080:	613b      	str	r3, [r7, #16]
 8005082:	617a      	str	r2, [r7, #20]
 8005084:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005088:	460b      	mov	r3, r1
 800508a:	0c1b      	lsrs	r3, r3, #16
 800508c:	60fb      	str	r3, [r7, #12]
 800508e:	460b      	mov	r3, r1
 8005090:	041b      	lsls	r3, r3, #16
 8005092:	60bb      	str	r3, [r7, #8]
 8005094:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005098:	f04f 0300 	mov.w	r3, #0
 800509c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80050a0:	f7fb f936 	bl	8000310 <__aeabi_uldivmod>
 80050a4:	4602      	mov	r2, r0
 80050a6:	460b      	mov	r3, r1
 80050a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050ac:	61da      	str	r2, [r3, #28]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80050ae:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80050b2:	3301      	adds	r3, #1
 80050b4:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 80050b8:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 80050bc:	2b02      	cmp	r3, #2
 80050be:	f67f ad95 	bls.w	8004bec <motion_on_tim7_tick+0x454>
        }
    }

    /* Diagnóstico: snapshots e detecção de stall em baixa taxa (TIM7) */
#if MOTION_DIAG_ENABLE
    motion_diag_tick();
 80050c2:	f7fd fe75 	bl	8002db0 <motion_diag_tick>
#endif
}
 80050c6:	bf00      	nop
 80050c8:	37c8      	adds	r7, #200	@ 0xc8
 80050ca:	46bd      	mov	sp, r7
 80050cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050d0:	20002d8c 	.word	0x20002d8c
 80050d4:	20002dfc 	.word	0x20002dfc

080050d8 <motion_on_move_queue_add>:

/* =======================
 *  Handlers de protocolo
 * ======================= */
void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 80050d8:	b590      	push	{r4, r7, lr}
 80050da:	b097      	sub	sp, #92	@ 0x5c
 80050dc:	af06      	add	r7, sp, #24
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]

    move_queue_add_req_t req;
    uint8_t ack_status = MOTION_ACK_INVALID;
 80050e2:	2301      	movs	r3, #1
 80050e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t frame_id = 0u;
 80050e8:	2300      	movs	r3, #0
 80050ea:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!frame) return;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 8087 	beq.w	8005204 <motion_on_move_queue_add+0x12c>
    proto_result_t decode_status = move_queue_add_req_decoder(frame, len, &req);
 80050f6:	f107 0308 	add.w	r3, r7, #8
 80050fa:	461a      	mov	r2, r3
 80050fc:	6839      	ldr	r1, [r7, #0]
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f7fb fcab 	bl	8000a5a <move_queue_add_req_decoder>
 8005104:	4603      	mov	r3, r0
 8005106:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (decode_status != PROTO_OK) {
 800510a:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 800510e:	2b00      	cmp	r3, #0
 8005110:	d014      	beq.n	800513c <motion_on_move_queue_add+0x64>
        motion_send_queue_add_ack(frame_id, ack_status);
 8005112:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005116:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800511a:	4611      	mov	r1, r2
 800511c:	4618      	mov	r0, r3
 800511e:	f7fe fd6f 	bl	8003c00 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "queue_add", "decode_fail");
 8005122:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8005126:	4939      	ldr	r1, [pc, #228]	@ (800520c <motion_on_move_queue_add+0x134>)
 8005128:	4b39      	ldr	r3, [pc, #228]	@ (8005210 <motion_on_move_queue_add+0x138>)
 800512a:	9301      	str	r3, [sp, #4]
 800512c:	4b39      	ldr	r3, [pc, #228]	@ (8005214 <motion_on_move_queue_add+0x13c>)
 800512e:	9300      	str	r3, [sp, #0]
 8005130:	460b      	mov	r3, r1
 8005132:	2164      	movs	r1, #100	@ 0x64
 8005134:	2002      	movs	r0, #2
 8005136:	f7fd fb77 	bl	8002828 <log_event_auto>
        return;
 800513a:	e064      	b.n	8005206 <motion_on_move_queue_add+0x12e>
    }
    frame_id = req.frameId;
 800513c:	7a3b      	ldrb	r3, [r7, #8]
 800513e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!safety_is_safe()) {
 8005142:	f000 feef 	bl	8005f24 <safety_is_safe>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d114      	bne.n	8005176 <motion_on_move_queue_add+0x9e>
        motion_send_queue_add_ack(frame_id, ack_status);
 800514c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8005150:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005154:	4611      	mov	r1, r2
 8005156:	4618      	mov	r0, r3
 8005158:	f7fe fd52 	bl	8003c00 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "blocked_safety");
 800515c:	4a2b      	ldr	r2, [pc, #172]	@ (800520c <motion_on_move_queue_add+0x134>)
 800515e:	4b2e      	ldr	r3, [pc, #184]	@ (8005218 <motion_on_move_queue_add+0x140>)
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	4b2c      	ldr	r3, [pc, #176]	@ (8005214 <motion_on_move_queue_add+0x13c>)
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	4613      	mov	r3, r2
 8005168:	f06f 0203 	mvn.w	r2, #3
 800516c:	2164      	movs	r1, #100	@ 0x64
 800516e:	2002      	movs	r0, #2
 8005170:	f7fd fb5a 	bl	8002828 <log_event_auto>
        return;
 8005174:	e047      	b.n	8005206 <motion_on_move_queue_add+0x12e>
    }

    uint32_t primask = motion_lock();
 8005176:	f7fd fdf9 	bl	8002d6c <motion_lock>
 800517a:	63b8      	str	r0, [r7, #56]	@ 0x38
    proto_result_t push_status = motion_queue_push_locked(&req);
 800517c:	f107 0308 	add.w	r3, r7, #8
 8005180:	4618      	mov	r0, r3
 8005182:	f7fe fb13 	bl	80037ac <motion_queue_push_locked>
 8005186:	4603      	mov	r3, r0
 8005188:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (push_status == PROTO_OK) {
 800518c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005190:	2b00      	cmp	r3, #0
 8005192:	d112      	bne.n	80051ba <motion_on_move_queue_add+0xe2>
        ack_status = MOTION_ACK_OK;
 8005194:	2300      	movs	r3, #0
 8005196:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (g_status.state == MOTION_IDLE || g_status.state == MOTION_DONE)
 800519a:	4b20      	ldr	r3, [pc, #128]	@ (800521c <motion_on_move_queue_add+0x144>)
 800519c:	781b      	ldrb	r3, [r3, #0]
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d004      	beq.n	80051ae <motion_on_move_queue_add+0xd6>
 80051a4:	4b1d      	ldr	r3, [pc, #116]	@ (800521c <motion_on_move_queue_add+0x144>)
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	2b05      	cmp	r3, #5
 80051ac:	d102      	bne.n	80051b4 <motion_on_move_queue_add+0xdc>
            g_status.state = MOTION_QUEUED;
 80051ae:	4b1b      	ldr	r3, [pc, #108]	@ (800521c <motion_on_move_queue_add+0x144>)
 80051b0:	2201      	movs	r2, #1
 80051b2:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 80051b4:	f7fe f95c 	bl	8003470 <motion_refresh_status_locked>
 80051b8:	e002      	b.n	80051c0 <motion_on_move_queue_add+0xe8>
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
               (unsigned long)req.sx, (unsigned long)req.sy, (unsigned long)req.sz,
               (unsigned)g_status.queue_depth);
#endif
    } else {
        ack_status = MOTION_ACK_QUEUE_FULL;
 80051ba:	2302      	movs	r3, #2
 80051bc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    motion_unlock(primask);
 80051c0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80051c2:	f7fd fde4 	bl	8002d8e <motion_unlock>

    motion_send_queue_add_ack(frame_id, ack_status);
 80051c6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80051ca:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80051ce:	4611      	mov	r1, r2
 80051d0:	4618      	mov	r0, r3
 80051d2:	f7fe fd15 	bl	8003c00 <motion_send_queue_add_ack>
    LOGA_THIS(LOG_STATE_RECEIVED, ack_status, "queue_add",
 80051d6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80051da:	480c      	ldr	r0, [pc, #48]	@ (800520c <motion_on_move_queue_add+0x134>)
 80051dc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80051e0:	7a79      	ldrb	r1, [r7, #9]
 80051e2:	460c      	mov	r4, r1
 80051e4:	490d      	ldr	r1, [pc, #52]	@ (800521c <motion_on_move_queue_add+0x144>)
 80051e6:	7849      	ldrb	r1, [r1, #1]
 80051e8:	b2c9      	uxtb	r1, r1
 80051ea:	9104      	str	r1, [sp, #16]
 80051ec:	9403      	str	r4, [sp, #12]
 80051ee:	9302      	str	r3, [sp, #8]
 80051f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005220 <motion_on_move_queue_add+0x148>)
 80051f2:	9301      	str	r3, [sp, #4]
 80051f4:	4b07      	ldr	r3, [pc, #28]	@ (8005214 <motion_on_move_queue_add+0x13c>)
 80051f6:	9300      	str	r3, [sp, #0]
 80051f8:	4603      	mov	r3, r0
 80051fa:	2101      	movs	r1, #1
 80051fc:	2002      	movs	r0, #2
 80051fe:	f7fd fb13 	bl	8002828 <log_event_auto>
 8005202:	e000      	b.n	8005206 <motion_on_move_queue_add+0x12e>
    if (!frame) return;
 8005204:	bf00      	nop
              "frame=%u dirMask=0x%02X queue=%u",
              (unsigned)frame_id, (unsigned)req.dirMask, (unsigned)g_status.queue_depth);
}
 8005206:	3744      	adds	r7, #68	@ 0x44
 8005208:	46bd      	mov	sp, r7
 800520a:	bd90      	pop	{r4, r7, pc}
 800520c:	08011428 	.word	0x08011428
 8005210:	08011714 	.word	0x08011714
 8005214:	08011720 	.word	0x08011720
 8005218:	0801172c 	.word	0x0801172c
 800521c:	200000e8 	.word	0x200000e8
 8005220:	0801173c 	.word	0x0801173c

08005224 <motion_on_move_queue_status>:

void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 8005224:	b5b0      	push	{r4, r5, r7, lr}
 8005226:	b08c      	sub	sp, #48	@ 0x30
 8005228:	af08      	add	r7, sp, #32
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
    move_queue_status_req_t req;
    if (move_queue_status_req_decoder(frame, len, &req) != PROTO_OK) {
 800522e:	f107 0308 	add.w	r3, r7, #8
 8005232:	461a      	mov	r2, r3
 8005234:	6839      	ldr	r1, [r7, #0]
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f7fb fd0d 	bl	8000c56 <move_queue_status_req_decoder>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00c      	beq.n	800525c <motion_on_move_queue_status+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "queue_status", "decode_fail");
 8005242:	4a1f      	ldr	r2, [pc, #124]	@ (80052c0 <motion_on_move_queue_status+0x9c>)
 8005244:	4b1f      	ldr	r3, [pc, #124]	@ (80052c4 <motion_on_move_queue_status+0xa0>)
 8005246:	9301      	str	r3, [sp, #4]
 8005248:	4b1f      	ldr	r3, [pc, #124]	@ (80052c8 <motion_on_move_queue_status+0xa4>)
 800524a:	9300      	str	r3, [sp, #0]
 800524c:	4613      	mov	r3, r2
 800524e:	f06f 0201 	mvn.w	r2, #1
 8005252:	2164      	movs	r1, #100	@ 0x64
 8005254:	2002      	movs	r0, #2
 8005256:	f7fd fae7 	bl	8002828 <log_event_auto>
 800525a:	e02e      	b.n	80052ba <motion_on_move_queue_status+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 800525c:	f7fd fd86 	bl	8002d6c <motion_lock>
 8005260:	60f8      	str	r0, [r7, #12]
    motion_refresh_status_locked();
 8005262:	f7fe f905 	bl	8003470 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f7fd fd91 	bl	8002d8e <motion_unlock>

    motion_send_queue_status_response(req.frameId);
 800526c:	7a3b      	ldrb	r3, [r7, #8]
 800526e:	4618      	mov	r0, r3
 8005270:	f7fe fd0a 	bl	8003c88 <motion_send_queue_status_response>
    LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status",
 8005274:	4a12      	ldr	r2, [pc, #72]	@ (80052c0 <motion_on_move_queue_status+0x9c>)
 8005276:	4b15      	ldr	r3, [pc, #84]	@ (80052cc <motion_on_move_queue_status+0xa8>)
 8005278:	781b      	ldrb	r3, [r3, #0]
 800527a:	b2db      	uxtb	r3, r3
 800527c:	4619      	mov	r1, r3
 800527e:	4b13      	ldr	r3, [pc, #76]	@ (80052cc <motion_on_move_queue_status+0xa8>)
 8005280:	785b      	ldrb	r3, [r3, #1]
 8005282:	b2db      	uxtb	r3, r3
 8005284:	4618      	mov	r0, r3
 8005286:	4b11      	ldr	r3, [pc, #68]	@ (80052cc <motion_on_move_queue_status+0xa8>)
 8005288:	789b      	ldrb	r3, [r3, #2]
 800528a:	b2db      	uxtb	r3, r3
 800528c:	461c      	mov	r4, r3
 800528e:	4b0f      	ldr	r3, [pc, #60]	@ (80052cc <motion_on_move_queue_status+0xa8>)
 8005290:	78db      	ldrb	r3, [r3, #3]
 8005292:	b2db      	uxtb	r3, r3
 8005294:	461d      	mov	r5, r3
 8005296:	4b0d      	ldr	r3, [pc, #52]	@ (80052cc <motion_on_move_queue_status+0xa8>)
 8005298:	791b      	ldrb	r3, [r3, #4]
 800529a:	b2db      	uxtb	r3, r3
 800529c:	9306      	str	r3, [sp, #24]
 800529e:	9505      	str	r5, [sp, #20]
 80052a0:	9404      	str	r4, [sp, #16]
 80052a2:	9003      	str	r0, [sp, #12]
 80052a4:	9102      	str	r1, [sp, #8]
 80052a6:	4b0a      	ldr	r3, [pc, #40]	@ (80052d0 <motion_on_move_queue_status+0xac>)
 80052a8:	9301      	str	r3, [sp, #4]
 80052aa:	4b07      	ldr	r3, [pc, #28]	@ (80052c8 <motion_on_move_queue_status+0xa4>)
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	4613      	mov	r3, r2
 80052b0:	2200      	movs	r2, #0
 80052b2:	2101      	movs	r1, #1
 80052b4:	2002      	movs	r0, #2
 80052b6:	f7fd fab7 	bl	8002828 <log_event_auto>
              "state=%u depth=%u pct=(%u,%u,%u)",
              (unsigned)g_status.state, (unsigned)g_status.queue_depth,
              (unsigned)g_status.pctX, (unsigned)g_status.pctY, (unsigned)g_status.pctZ);
}
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bdb0      	pop	{r4, r5, r7, pc}
 80052c0:	08011428 	.word	0x08011428
 80052c4:	08011714 	.word	0x08011714
 80052c8:	08011760 	.word	0x08011760
 80052cc:	200000e8 	.word	0x200000e8
 80052d0:	08011770 	.word	0x08011770

080052d4 <motion_on_start_move>:

void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b088      	sub	sp, #32
 80052d8:	af02      	add	r7, sp, #8
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
    start_move_req_t req;
    if (start_move_req_decoder(frame, len, &req) != PROTO_OK) {
 80052de:	f107 0308 	add.w	r3, r7, #8
 80052e2:	461a      	mov	r2, r3
 80052e4:	6839      	ldr	r1, [r7, #0]
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f7fb feab 	bl	8001042 <start_move_req_decoder>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d00c      	beq.n	800530c <motion_on_start_move+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "start_move", "decode_fail");
 80052f2:	4a49      	ldr	r2, [pc, #292]	@ (8005418 <motion_on_start_move+0x144>)
 80052f4:	4b49      	ldr	r3, [pc, #292]	@ (800541c <motion_on_start_move+0x148>)
 80052f6:	9301      	str	r3, [sp, #4]
 80052f8:	4b49      	ldr	r3, [pc, #292]	@ (8005420 <motion_on_start_move+0x14c>)
 80052fa:	9300      	str	r3, [sp, #0]
 80052fc:	4613      	mov	r3, r2
 80052fe:	f06f 0201 	mvn.w	r2, #1
 8005302:	2164      	movs	r1, #100	@ 0x64
 8005304:	2002      	movs	r0, #2
 8005306:	f7fd fa8f 	bl	8002828 <log_event_auto>
 800530a:	e082      	b.n	8005412 <motion_on_start_move+0x13e>
        return;
    }
    uint8_t started = 0u;
 800530c:	2300      	movs	r3, #0
 800530e:	75fb      	strb	r3, [r7, #23]
    uint32_t primask = motion_lock();
 8005310:	f7fd fd2c 	bl	8002d6c <motion_lock>
 8005314:	6138      	str	r0, [r7, #16]
        }
        printf(") ]\r\n");
    }
#endif

    if (!safety_is_safe()) {
 8005316:	f000 fe05 	bl	8005f24 <safety_is_safe>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d102      	bne.n	8005326 <motion_on_start_move+0x52>
        started = 0u;
 8005320:	2300      	movs	r3, #0
 8005322:	75fb      	strb	r3, [r7, #23]
 8005324:	e014      	b.n	8005350 <motion_on_start_move+0x7c>
    } else if (!g_has_active_segment) {
 8005326:	4b3f      	ldr	r3, [pc, #252]	@ (8005424 <motion_on_start_move+0x150>)
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	b2db      	uxtb	r3, r3
 800532c:	2b00      	cmp	r3, #0
 800532e:	d10a      	bne.n	8005346 <motion_on_start_move+0x72>
        if (motion_try_start_next_locked()) {
 8005330:	f7fe fbce 	bl	8003ad0 <motion_try_start_next_locked>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00a      	beq.n	8005350 <motion_on_start_move+0x7c>
            g_status.state = MOTION_RUNNING;
 800533a:	4b3b      	ldr	r3, [pc, #236]	@ (8005428 <motion_on_start_move+0x154>)
 800533c:	2202      	movs	r2, #2
 800533e:	701a      	strb	r2, [r3, #0]
            started = 1u;
 8005340:	2301      	movs	r3, #1
 8005342:	75fb      	strb	r3, [r7, #23]
 8005344:	e004      	b.n	8005350 <motion_on_start_move+0x7c>
        }
    } else {
        g_status.state = MOTION_RUNNING;
 8005346:	4b38      	ldr	r3, [pc, #224]	@ (8005428 <motion_on_start_move+0x154>)
 8005348:	2202      	movs	r2, #2
 800534a:	701a      	strb	r2, [r3, #0]
        started = 1u;
 800534c:	2301      	movs	r3, #1
 800534e:	75fb      	strb	r3, [r7, #23]
    }

    motion_refresh_status_locked();
 8005350:	f7fe f88e 	bl	8003470 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005354:	6938      	ldr	r0, [r7, #16]
 8005356:	f7fd fd1a 	bl	8002d8e <motion_unlock>

    (void)HAL_TIM_Base_Start_IT(&htim6);
 800535a:	4834      	ldr	r0, [pc, #208]	@ (800542c <motion_on_start_move+0x158>)
 800535c:	f006 ff36 	bl	800c1cc <HAL_TIM_Base_Start_IT>
    (void)HAL_TIM_Base_Start_IT(&htim7);
 8005360:	4833      	ldr	r0, [pc, #204]	@ (8005430 <motion_on_start_move+0x15c>)
 8005362:	f006 ff33 	bl	800c1cc <HAL_TIM_Base_Start_IT>

    // Arma sessões CSV para iniciarem no primeiro STEP; zera contadores
    if (started) {
 8005366:	7dfb      	ldrb	r3, [r7, #23]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d034      	beq.n	80053d6 <motion_on_start_move+0x102>
        uint32_t pm = motion_lock();
 800536c:	f7fd fcfe 	bl	8002d6c <motion_lock>
 8005370:	60f8      	str	r0, [r7, #12]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8005372:	2300      	movs	r3, #0
 8005374:	75bb      	strb	r3, [r7, #22]
 8005376:	e028      	b.n	80053ca <motion_on_start_move+0xf6>
            g_csv_armed[a] = 1u;             // iniciar ao primeiro STEP
 8005378:	7dbb      	ldrb	r3, [r7, #22]
 800537a:	4a2e      	ldr	r2, [pc, #184]	@ (8005434 <motion_on_start_move+0x160>)
 800537c:	2101      	movs	r1, #1
 800537e:	54d1      	strb	r1, [r2, r3]
            g_csv_active[a] = 0u;            // ainda não iniciou
 8005380:	7dbb      	ldrb	r3, [r7, #22]
 8005382:	4a2d      	ldr	r2, [pc, #180]	@ (8005438 <motion_on_start_move+0x164>)
 8005384:	2100      	movs	r1, #0
 8005386:	54d1      	strb	r1, [r2, r3]
            g_csv_t0_ms[a]  = 0u;
 8005388:	7dbb      	ldrb	r3, [r7, #22]
 800538a:	4a2c      	ldr	r2, [pc, #176]	@ (800543c <motion_on_start_move+0x168>)
 800538c:	2100      	movs	r1, #0
 800538e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_stepcount[a] = 0u;         // zera contador de passos
 8005392:	7dbb      	ldrb	r3, [r7, #22]
 8005394:	4a2a      	ldr	r2, [pc, #168]	@ (8005440 <motion_on_start_move+0x16c>)
 8005396:	2100      	movs	r1, #0
 8005398:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_ms[a] = 0u;           // será setado no primeiro STEP
 800539c:	7dbb      	ldrb	r3, [r7, #22]
 800539e:	4a29      	ldr	r2, [pc, #164]	@ (8005444 <motion_on_start_move+0x170>)
 80053a0:	2100      	movs	r1, #0
 80053a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_t0_t6[a] = 0u;
 80053a6:	7dbb      	ldrb	r3, [r7, #22]
 80053a8:	4a27      	ldr	r2, [pc, #156]	@ (8005448 <motion_on_start_move+0x174>)
 80053aa:	2100      	movs	r1, #0
 80053ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_t6[a] = 0u;
 80053b0:	7dbb      	ldrb	r3, [r7, #22]
 80053b2:	4a26      	ldr	r2, [pc, #152]	@ (800544c <motion_on_start_move+0x178>)
 80053b4:	2100      	movs	r1, #0
 80053b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;               // reinicia id incremental por start_move
 80053ba:	7dbb      	ldrb	r3, [r7, #22]
 80053bc:	4a24      	ldr	r2, [pc, #144]	@ (8005450 <motion_on_start_move+0x17c>)
 80053be:	2100      	movs	r1, #0
 80053c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80053c4:	7dbb      	ldrb	r3, [r7, #22]
 80053c6:	3301      	adds	r3, #1
 80053c8:	75bb      	strb	r3, [r7, #22]
 80053ca:	7dbb      	ldrb	r3, [r7, #22]
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d9d3      	bls.n	8005378 <motion_on_start_move+0xa4>
        }
        motion_unlock(pm);
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f7fd fcdc 	bl	8002d8e <motion_unlock>
        /* agenda primeira produção 1ms à frente do tempo atual */
        g_csv_next_prod_t6 = g_tim6_ticks + (uint32_t)T6_TICKS_PER_MS;
#endif
    }

    motion_send_start_response(req.frameId, started ? 0u : 1u, g_status.queue_depth);
 80053d6:	7a38      	ldrb	r0, [r7, #8]
 80053d8:	7dfb      	ldrb	r3, [r7, #23]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	bf0c      	ite	eq
 80053de:	2301      	moveq	r3, #1
 80053e0:	2300      	movne	r3, #0
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	4619      	mov	r1, r3
 80053e6:	4b10      	ldr	r3, [pc, #64]	@ (8005428 <motion_on_start_move+0x154>)
 80053e8:	785b      	ldrb	r3, [r3, #1]
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	461a      	mov	r2, r3
 80053ee:	f7fe fcab 	bl	8003d48 <motion_send_start_response>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", started ? "running" : "ignored");
 80053f2:	4a09      	ldr	r2, [pc, #36]	@ (8005418 <motion_on_start_move+0x144>)
 80053f4:	7dfb      	ldrb	r3, [r7, #23]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <motion_on_start_move+0x12a>
 80053fa:	4b16      	ldr	r3, [pc, #88]	@ (8005454 <motion_on_start_move+0x180>)
 80053fc:	e000      	b.n	8005400 <motion_on_start_move+0x12c>
 80053fe:	4b16      	ldr	r3, [pc, #88]	@ (8005458 <motion_on_start_move+0x184>)
 8005400:	9301      	str	r3, [sp, #4]
 8005402:	4b07      	ldr	r3, [pc, #28]	@ (8005420 <motion_on_start_move+0x14c>)
 8005404:	9300      	str	r3, [sp, #0]
 8005406:	4613      	mov	r3, r2
 8005408:	2200      	movs	r2, #0
 800540a:	2102      	movs	r1, #2
 800540c:	2002      	movs	r0, #2
 800540e:	f7fd fa0b 	bl	8002828 <log_event_auto>
#if MOTION_DEBUG_FLOW
    printf("[FLOW start_move %s]\r\n", started ? "running" : "ignored");
#endif
}
 8005412:	3718      	adds	r7, #24
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}
 8005418:	08011428 	.word	0x08011428
 800541c:	08011714 	.word	0x08011714
 8005420:	08011794 	.word	0x08011794
 8005424:	20000180 	.word	0x20000180
 8005428:	200000e8 	.word	0x200000e8
 800542c:	200031d0 	.word	0x200031d0
 8005430:	2000321c 	.word	0x2000321c
 8005434:	20002ee4 	.word	0x20002ee4
 8005438:	20002ebc 	.word	0x20002ebc
 800543c:	20002ec0 	.word	0x20002ec0
 8005440:	20002ecc 	.word	0x20002ecc
 8005444:	20002ed8 	.word	0x20002ed8
 8005448:	20002ee8 	.word	0x20002ee8
 800544c:	20002ef4 	.word	0x20002ef4
 8005450:	20002f00 	.word	0x20002f00
 8005454:	080117a0 	.word	0x080117a0
 8005458:	080117a8 	.word	0x080117a8

0800545c <motion_on_move_end>:

void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 800545c:	b580      	push	{r7, lr}
 800545e:	b088      	sub	sp, #32
 8005460:	af04      	add	r7, sp, #16
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
    move_end_req_t req;
    if (move_end_req_decoder(frame, len, &req) != PROTO_OK) {
 8005466:	f107 0308 	add.w	r3, r7, #8
 800546a:	461a      	mov	r2, r3
 800546c:	6839      	ldr	r1, [r7, #0]
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7fb fa4d 	bl	800090e <move_end_req_decoder>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00c      	beq.n	8005494 <motion_on_move_end+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "move_end", "decode_fail");
 800547a:	4a1f      	ldr	r2, [pc, #124]	@ (80054f8 <motion_on_move_end+0x9c>)
 800547c:	4b1f      	ldr	r3, [pc, #124]	@ (80054fc <motion_on_move_end+0xa0>)
 800547e:	9301      	str	r3, [sp, #4]
 8005480:	4b1f      	ldr	r3, [pc, #124]	@ (8005500 <motion_on_move_end+0xa4>)
 8005482:	9300      	str	r3, [sp, #0]
 8005484:	4613      	mov	r3, r2
 8005486:	f06f 0201 	mvn.w	r2, #1
 800548a:	2164      	movs	r1, #100	@ 0x64
 800548c:	2002      	movs	r0, #2
 800548e:	f7fd f9cb 	bl	8002828 <log_event_auto>
 8005492:	e02e      	b.n	80054f2 <motion_on_move_end+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 8005494:	f7fd fc6a 	bl	8002d6c <motion_lock>
 8005498:	60f8      	str	r0, [r7, #12]
    motion_stop_all_axes_locked();
 800549a:	f7fe f907 	bl	80036ac <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 800549e:	f7fe f95b 	bl	8003758 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 80054a2:	4b18      	ldr	r3, [pc, #96]	@ (8005504 <motion_on_move_end+0xa8>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	701a      	strb	r2, [r3, #0]
    g_status.state = MOTION_STOPPING;
 80054a8:	4b17      	ldr	r3, [pc, #92]	@ (8005508 <motion_on_move_end+0xac>)
 80054aa:	2204      	movs	r2, #4
 80054ac:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80054ae:	f7fd ffdf 	bl	8003470 <motion_refresh_status_locked>
    motion_unlock(primask);
 80054b2:	68f8      	ldr	r0, [r7, #12]
 80054b4:	f7fd fc6b 	bl	8002d8e <motion_unlock>

    motion_send_move_end_response(req.frameId, 1u /* stopped by host */);
 80054b8:	7a3b      	ldrb	r3, [r7, #8]
 80054ba:	2101      	movs	r1, #1
 80054bc:	4618      	mov	r0, r3
 80054be:	f7fe fc7d 	bl	8003dbc <motion_send_move_end_response>

    primask = motion_lock();
 80054c2:	f7fd fc53 	bl	8002d6c <motion_lock>
 80054c6:	60f8      	str	r0, [r7, #12]
    g_status.state = MOTION_IDLE;
 80054c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005508 <motion_on_move_end+0xac>)
 80054ca:	2200      	movs	r2, #0
 80054cc:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80054ce:	f7fd ffcf 	bl	8003470 <motion_refresh_status_locked>
    motion_unlock(primask);
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f7fd fc5b 	bl	8002d8e <motion_unlock>

    LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopped");
 80054d8:	4a07      	ldr	r2, [pc, #28]	@ (80054f8 <motion_on_move_end+0x9c>)
 80054da:	4b0c      	ldr	r3, [pc, #48]	@ (800550c <motion_on_move_end+0xb0>)
 80054dc:	9302      	str	r3, [sp, #8]
 80054de:	4b0c      	ldr	r3, [pc, #48]	@ (8005510 <motion_on_move_end+0xb4>)
 80054e0:	9301      	str	r3, [sp, #4]
 80054e2:	4b07      	ldr	r3, [pc, #28]	@ (8005500 <motion_on_move_end+0xa4>)
 80054e4:	9300      	str	r3, [sp, #0]
 80054e6:	4613      	mov	r3, r2
 80054e8:	2200      	movs	r2, #0
 80054ea:	2102      	movs	r1, #2
 80054ec:	2002      	movs	r0, #2
 80054ee:	f7fd f99b 	bl	8002828 <log_event_auto>
}
 80054f2:	3710      	adds	r7, #16
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	08011428 	.word	0x08011428
 80054fc:	08011714 	.word	0x08011714
 8005500:	08011658 	.word	0x08011658
 8005504:	20000180 	.word	0x20000180
 8005508:	200000e8 	.word	0x200000e8
 800550c:	080117b0 	.word	0x080117b0
 8005510:	080116e8 	.word	0x080116e8

08005514 <motion_on_set_origin>:

/* =======================
 *  set_origin e encoder_status (telemetria)
 * ======================= */
void motion_on_set_origin(const uint8_t *frame, uint32_t len) {
 8005514:	b580      	push	{r7, lr}
 8005516:	b094      	sub	sp, #80	@ 0x50
 8005518:	af04      	add	r7, sp, #16
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
    set_origin_req_t req;
    if (set_origin_req_decoder(frame, len, &req) != PROTO_OK) {
 800551e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005522:	461a      	mov	r2, r3
 8005524:	6839      	ldr	r1, [r7, #0]
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f7fb fd09 	bl	8000f3e <set_origin_req_decoder>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00c      	beq.n	800554c <motion_on_set_origin+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_origin", "decode_fail");
 8005532:	4a49      	ldr	r2, [pc, #292]	@ (8005658 <motion_on_set_origin+0x144>)
 8005534:	4b49      	ldr	r3, [pc, #292]	@ (800565c <motion_on_set_origin+0x148>)
 8005536:	9301      	str	r3, [sp, #4]
 8005538:	4b49      	ldr	r3, [pc, #292]	@ (8005660 <motion_on_set_origin+0x14c>)
 800553a:	9300      	str	r3, [sp, #0]
 800553c:	4613      	mov	r3, r2
 800553e:	f06f 0201 	mvn.w	r2, #1
 8005542:	2164      	movs	r1, #100	@ 0x64
 8005544:	2002      	movs	r0, #2
 8005546:	f7fd f96f 	bl	8002828 <log_event_auto>
 800554a:	e082      	b.n	8005652 <motion_on_set_origin+0x13e>
        return;
    }
    uint8_t m = req.mask & 0x07u;
 800554c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005550:	f003 0307 	and.w	r3, r3, #7
 8005554:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005558:	2300      	movs	r3, #0
 800555a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800555e:	e046      	b.n	80055ee <motion_on_set_origin+0xda>
        if (m & (1u << axis)) {
 8005560:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005564:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005568:	fa22 f303 	lsr.w	r3, r2, r3
 800556c:	f003 0301 	and.w	r3, r3, #1
 8005570:	2b00      	cmp	r3, #0
 8005572:	d037      	beq.n	80055e4 <motion_on_set_origin+0xd0>
            /* Define base externa como a posição absoluta atual e zera relativo */
            int64_t pos = g_encoder_position[axis];
 8005574:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005578:	4a3a      	ldr	r2, [pc, #232]	@ (8005664 <motion_on_set_origin+0x150>)
 800557a:	00db      	lsls	r3, r3, #3
 800557c:	4413      	add	r3, r2
 800557e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005582:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            if (pos > INT32_MAX) pos = INT32_MAX; else if (pos < INT32_MIN) pos = INT32_MIN;
 8005586:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800558a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800558e:	f173 0300 	sbcs.w	r3, r3, #0
 8005592:	db06      	blt.n	80055a2 <motion_on_set_origin+0x8e>
 8005594:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8005598:	f04f 0300 	mov.w	r3, #0
 800559c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 80055a0:	e00c      	b.n	80055bc <motion_on_set_origin+0xa8>
 80055a2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80055a6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80055aa:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80055ae:	da05      	bge.n	80055bc <motion_on_set_origin+0xa8>
 80055b0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80055b4:	f04f 33ff 	mov.w	r3, #4294967295
 80055b8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            g_origin_base32[axis] = (int32_t)pos;
 80055bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80055c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055c2:	4929      	ldr	r1, [pc, #164]	@ (8005668 <motion_on_set_origin+0x154>)
 80055c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_origin[axis] = g_encoder_position[axis];
 80055c8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80055cc:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80055d0:	4a24      	ldr	r2, [pc, #144]	@ (8005664 <motion_on_set_origin+0x150>)
 80055d2:	00db      	lsls	r3, r3, #3
 80055d4:	4413      	add	r3, r2
 80055d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055da:	4824      	ldr	r0, [pc, #144]	@ (800566c <motion_on_set_origin+0x158>)
 80055dc:	00c9      	lsls	r1, r1, #3
 80055de:	4401      	add	r1, r0
 80055e0:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80055e4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80055e8:	3301      	adds	r3, #1
 80055ea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80055ee:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d9b4      	bls.n	8005560 <motion_on_set_origin+0x4c>
        }
    }
    set_origin_resp_t resp;
    resp.frameId = req.frameId;
 80055f6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80055fa:	773b      	strb	r3, [r7, #28]
    resp.x0 = g_origin_base32[AXIS_X];
 80055fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005668 <motion_on_set_origin+0x154>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	623b      	str	r3, [r7, #32]
    resp.y0 = g_origin_base32[AXIS_Y];
 8005602:	4b19      	ldr	r3, [pc, #100]	@ (8005668 <motion_on_set_origin+0x154>)
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	627b      	str	r3, [r7, #36]	@ 0x24
    resp.z0 = g_origin_base32[AXIS_Z];
 8005608:	4b17      	ldr	r3, [pc, #92]	@ (8005668 <motion_on_set_origin+0x154>)
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t raw[16];
    if (set_origin_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 800560e:	f107 010c 	add.w	r1, r7, #12
 8005612:	f107 031c 	add.w	r3, r7, #28
 8005616:	2210      	movs	r2, #16
 8005618:	4618      	mov	r0, r3
 800561a:	f7fc f88e 	bl	800173a <set_origin_resp_encoder>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d105      	bne.n	8005630 <motion_on_set_origin+0x11c>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005624:	f107 030c 	add.w	r3, r7, #12
 8005628:	2110      	movs	r1, #16
 800562a:	4618      	mov	r0, r3
 800562c:	f000 ff06 	bl	800643c <app_resp_push>
    }
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_origin", "mask=0x%02X mode=%u", (unsigned)req.mask, (unsigned)req.mode);
 8005630:	4a09      	ldr	r2, [pc, #36]	@ (8005658 <motion_on_set_origin+0x144>)
 8005632:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005636:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 800563a:	9103      	str	r1, [sp, #12]
 800563c:	9302      	str	r3, [sp, #8]
 800563e:	4b0c      	ldr	r3, [pc, #48]	@ (8005670 <motion_on_set_origin+0x15c>)
 8005640:	9301      	str	r3, [sp, #4]
 8005642:	4b07      	ldr	r3, [pc, #28]	@ (8005660 <motion_on_set_origin+0x14c>)
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	4613      	mov	r3, r2
 8005648:	2200      	movs	r2, #0
 800564a:	2102      	movs	r1, #2
 800564c:	2002      	movs	r0, #2
 800564e:	f7fd f8eb 	bl	8002828 <log_event_auto>
}
 8005652:	3740      	adds	r7, #64	@ 0x40
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}
 8005658:	08011428 	.word	0x08011428
 800565c:	08011714 	.word	0x08011714
 8005660:	080117b8 	.word	0x080117b8
 8005664:	20002d98 	.word	0x20002d98
 8005668:	20002de4 	.word	0x20002de4
 800566c:	20002dc0 	.word	0x20002dc0
 8005670:	080117c4 	.word	0x080117c4

08005674 <motion_on_encoder_status>:

void motion_on_encoder_status(const uint8_t *frame, uint32_t len) {
 8005674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005678:	b09e      	sub	sp, #120	@ 0x78
 800567a:	af02      	add	r7, sp, #8
 800567c:	60f8      	str	r0, [r7, #12]
 800567e:	60b9      	str	r1, [r7, #8]
    encoder_status_req_t req;
    if (encoder_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8005680:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005684:	461a      	mov	r2, r3
 8005686:	68b9      	ldr	r1, [r7, #8]
 8005688:	68f8      	ldr	r0, [r7, #12]
 800568a:	f7fb f827 	bl	80006dc <encoder_status_req_decoder>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00c      	beq.n	80056ae <motion_on_encoder_status+0x3a>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "enc_status", "decode_fail");
 8005694:	4a65      	ldr	r2, [pc, #404]	@ (800582c <motion_on_encoder_status+0x1b8>)
 8005696:	4b66      	ldr	r3, [pc, #408]	@ (8005830 <motion_on_encoder_status+0x1bc>)
 8005698:	9301      	str	r3, [sp, #4]
 800569a:	4b66      	ldr	r3, [pc, #408]	@ (8005834 <motion_on_encoder_status+0x1c0>)
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	4613      	mov	r3, r2
 80056a0:	f06f 0201 	mvn.w	r2, #1
 80056a4:	2164      	movs	r1, #100	@ 0x64
 80056a6:	2002      	movs	r0, #2
 80056a8:	f7fd f8be 	bl	8002828 <log_event_auto>
 80056ac:	e0b9      	b.n	8005822 <motion_on_encoder_status+0x1ae>
        return;
    }
    /* posição_rel = position - origin; posição_abs = origin_base + posição_rel */
    int32_t rel[3];
    int32_t abs[3];
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80056ae:	2300      	movs	r3, #0
 80056b0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80056b4:	e080      	b.n	80057b8 <motion_on_encoder_status+0x144>
        int64_t r = g_encoder_position[axis] - g_encoder_origin[axis];
 80056b6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80056ba:	4a5f      	ldr	r2, [pc, #380]	@ (8005838 <motion_on_encoder_status+0x1c4>)
 80056bc:	00db      	lsls	r3, r3, #3
 80056be:	4413      	add	r3, r2
 80056c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80056c4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80056c8:	4a5c      	ldr	r2, [pc, #368]	@ (800583c <motion_on_encoder_status+0x1c8>)
 80056ca:	00db      	lsls	r3, r3, #3
 80056cc:	4413      	add	r3, r2
 80056ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d2:	ebb0 0a02 	subs.w	sl, r0, r2
 80056d6:	eb61 0b03 	sbc.w	fp, r1, r3
 80056da:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
        if (r > INT32_MAX) r = INT32_MAX; else if (r < INT32_MIN) r = INT32_MIN;
 80056de:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80056e2:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80056e6:	f173 0300 	sbcs.w	r3, r3, #0
 80056ea:	db06      	blt.n	80056fa <motion_on_encoder_status+0x86>
 80056ec:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80056f0:	f04f 0300 	mov.w	r3, #0
 80056f4:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 80056f8:	e00c      	b.n	8005714 <motion_on_encoder_status+0xa0>
 80056fa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80056fe:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005702:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8005706:	da05      	bge.n	8005714 <motion_on_encoder_status+0xa0>
 8005708:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800570c:	f04f 33ff 	mov.w	r3, #4294967295
 8005710:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
        rel[axis] = (int32_t)r;
 8005714:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005718:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	3368      	adds	r3, #104	@ 0x68
 800571e:	f107 0108 	add.w	r1, r7, #8
 8005722:	440b      	add	r3, r1
 8005724:	f843 2c28 	str.w	r2, [r3, #-40]
        int64_t a = (int64_t)g_origin_base32[axis] + (int64_t)rel[axis];
 8005728:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800572c:	4a44      	ldr	r2, [pc, #272]	@ (8005840 <motion_on_encoder_status+0x1cc>)
 800572e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005732:	17da      	asrs	r2, r3, #31
 8005734:	461c      	mov	r4, r3
 8005736:	4615      	mov	r5, r2
 8005738:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	3368      	adds	r3, #104	@ 0x68
 8005740:	f107 0208 	add.w	r2, r7, #8
 8005744:	4413      	add	r3, r2
 8005746:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800574a:	17da      	asrs	r2, r3, #31
 800574c:	4698      	mov	r8, r3
 800574e:	4691      	mov	r9, r2
 8005750:	eb14 0308 	adds.w	r3, r4, r8
 8005754:	603b      	str	r3, [r7, #0]
 8005756:	eb45 0309 	adc.w	r3, r5, r9
 800575a:	607b      	str	r3, [r7, #4]
 800575c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005760:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        if (a > INT32_MAX) a = INT32_MAX; else if (a < INT32_MIN) a = INT32_MIN;
 8005764:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005768:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800576c:	f173 0300 	sbcs.w	r3, r3, #0
 8005770:	db06      	blt.n	8005780 <motion_on_encoder_status+0x10c>
 8005772:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8005776:	f04f 0300 	mov.w	r3, #0
 800577a:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 800577e:	e00c      	b.n	800579a <motion_on_encoder_status+0x126>
 8005780:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005784:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005788:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 800578c:	da05      	bge.n	800579a <motion_on_encoder_status+0x126>
 800578e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005792:	f04f 33ff 	mov.w	r3, #4294967295
 8005796:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        abs[axis] = (int32_t)a;
 800579a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800579e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	3368      	adds	r3, #104	@ 0x68
 80057a4:	f107 0108 	add.w	r1, r7, #8
 80057a8:	440b      	add	r3, r1
 80057aa:	f843 2c34 	str.w	r2, [r3, #-52]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80057ae:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80057b2:	3301      	adds	r3, #1
 80057b4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80057b8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80057bc:	2b02      	cmp	r3, #2
 80057be:	f67f af7a 	bls.w	80056b6 <motion_on_encoder_status+0x42>
    }
    encoder_status_resp_t resp;
    resp.frameId = req.frameId;
 80057c2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80057c6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    resp.pidErrX = (uint8_t)g_status.pidErrX;
 80057ca:	4b1e      	ldr	r3, [pc, #120]	@ (8005844 <motion_on_encoder_status+0x1d0>)
 80057cc:	795b      	ldrb	r3, [r3, #5]
 80057ce:	b25b      	sxtb	r3, r3
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    resp.pidErrY = (uint8_t)g_status.pidErrY;
 80057d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005844 <motion_on_encoder_status+0x1d0>)
 80057d8:	799b      	ldrb	r3, [r3, #6]
 80057da:	b25b      	sxtb	r3, r3
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    resp.pidErrZ = (uint8_t)g_status.pidErrZ;
 80057e2:	4b18      	ldr	r3, [pc, #96]	@ (8005844 <motion_on_encoder_status+0x1d0>)
 80057e4:	79db      	ldrb	r3, [r3, #7]
 80057e6:	b25b      	sxtb	r3, r3
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    resp.delta = 0; /* opcional */
 80057ee:	2300      	movs	r3, #0
 80057f0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    resp.absX = abs[AXIS_X];
 80057f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057f6:	633b      	str	r3, [r7, #48]	@ 0x30
    resp.absY = abs[AXIS_Y];
 80057f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057fa:	637b      	str	r3, [r7, #52]	@ 0x34
    resp.absZ = abs[AXIS_Z];
 80057fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057fe:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint8_t raw[20];
    if (encoder_status_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 8005800:	f107 0114 	add.w	r1, r7, #20
 8005804:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005808:	2214      	movs	r2, #20
 800580a:	4618      	mov	r0, r3
 800580c:	f7fb fc82 	bl	8001114 <encoder_status_resp_encoder>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d105      	bne.n	8005822 <motion_on_encoder_status+0x1ae>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005816:	f107 0314 	add.w	r3, r7, #20
 800581a:	2114      	movs	r1, #20
 800581c:	4618      	mov	r0, r3
 800581e:	f000 fe0d 	bl	800643c <app_resp_push>
    }
}
 8005822:	3770      	adds	r7, #112	@ 0x70
 8005824:	46bd      	mov	sp, r7
 8005826:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800582a:	bf00      	nop
 800582c:	08011428 	.word	0x08011428
 8005830:	08011714 	.word	0x08011714
 8005834:	080117d8 	.word	0x080117d8
 8005838:	20002d98 	.word	0x20002d98
 800583c:	20002dc0 	.word	0x20002dc0
 8005840:	20002de4 	.word	0x20002de4
 8005844:	200000e8 	.word	0x200000e8

08005848 <motion_on_set_microsteps>:

void motion_on_set_microsteps(const uint8_t *frame, uint32_t len) {
 8005848:	b580      	push	{r7, lr}
 800584a:	b08a      	sub	sp, #40	@ 0x28
 800584c:	af04      	add	r7, sp, #16
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
    set_microsteps_req_t req;
    if (set_microsteps_req_decoder(frame, len, &req) != PROTO_OK) {
 8005852:	f107 0310 	add.w	r3, r7, #16
 8005856:	461a      	mov	r2, r3
 8005858:	6839      	ldr	r1, [r7, #0]
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7fb faf4 	bl	8000e48 <set_microsteps_req_decoder>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00c      	beq.n	8005880 <motion_on_set_microsteps+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps", "decode_fail");
 8005866:	4a33      	ldr	r2, [pc, #204]	@ (8005934 <motion_on_set_microsteps+0xec>)
 8005868:	4b33      	ldr	r3, [pc, #204]	@ (8005938 <motion_on_set_microsteps+0xf0>)
 800586a:	9301      	str	r3, [sp, #4]
 800586c:	4b33      	ldr	r3, [pc, #204]	@ (800593c <motion_on_set_microsteps+0xf4>)
 800586e:	9300      	str	r3, [sp, #0]
 8005870:	4613      	mov	r3, r2
 8005872:	f06f 0201 	mvn.w	r2, #1
 8005876:	2164      	movs	r1, #100	@ 0x64
 8005878:	2002      	movs	r0, #2
 800587a:	f7fc ffd5 	bl	8002828 <log_event_auto>
        return;
 800587e:	e056      	b.n	800592e <motion_on_set_microsteps+0xe6>
    }
    if (g_status.state == MOTION_RUNNING) {
 8005880:	4b2f      	ldr	r3, [pc, #188]	@ (8005940 <motion_on_set_microsteps+0xf8>)
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	b2db      	uxtb	r3, r3
 8005886:	2b02      	cmp	r3, #2
 8005888:	d10c      	bne.n	80058a4 <motion_on_set_microsteps+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps", "busy_running");
 800588a:	4a2a      	ldr	r2, [pc, #168]	@ (8005934 <motion_on_set_microsteps+0xec>)
 800588c:	4b2d      	ldr	r3, [pc, #180]	@ (8005944 <motion_on_set_microsteps+0xfc>)
 800588e:	9301      	str	r3, [sp, #4]
 8005890:	4b2a      	ldr	r3, [pc, #168]	@ (800593c <motion_on_set_microsteps+0xf4>)
 8005892:	9300      	str	r3, [sp, #0]
 8005894:	4613      	mov	r3, r2
 8005896:	f06f 0203 	mvn.w	r2, #3
 800589a:	2164      	movs	r1, #100	@ 0x64
 800589c:	2002      	movs	r0, #2
 800589e:	f7fc ffc3 	bl	8002828 <log_event_auto>
        return;
 80058a2:	e044      	b.n	800592e <motion_on_set_microsteps+0xe6>
    }
    /* Interpreta 0 como 256 para cobrir todo o conjunto {1,2,4,...,256} em 8 bits */
    uint16_t ms = (req.microsteps == 0u) ? 256u : req.microsteps;
 80058a4:	8a7b      	ldrh	r3, [r7, #18]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d001      	beq.n	80058ae <motion_on_set_microsteps+0x66>
 80058aa:	8a7b      	ldrh	r3, [r7, #18]
 80058ac:	e001      	b.n	80058b2 <motion_on_set_microsteps+0x6a>
 80058ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80058b2:	82fb      	strh	r3, [r7, #22]
    if (ms > 256u) ms = 256u;
 80058b4:	8afb      	ldrh	r3, [r7, #22]
 80058b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058ba:	d902      	bls.n	80058c2 <motion_on_set_microsteps+0x7a>
 80058bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80058c0:	82fb      	strh	r3, [r7, #22]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_microstep_factor[a] = ms;
 80058c2:	2300      	movs	r3, #0
 80058c4:	757b      	strb	r3, [r7, #21]
 80058c6:	e007      	b.n	80058d8 <motion_on_set_microsteps+0x90>
 80058c8:	7d7b      	ldrb	r3, [r7, #21]
 80058ca:	491f      	ldr	r1, [pc, #124]	@ (8005948 <motion_on_set_microsteps+0x100>)
 80058cc:	8afa      	ldrh	r2, [r7, #22]
 80058ce:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 80058d2:	7d7b      	ldrb	r3, [r7, #21]
 80058d4:	3301      	adds	r3, #1
 80058d6:	757b      	strb	r3, [r7, #21]
 80058d8:	7d7b      	ldrb	r3, [r7, #21]
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d9f4      	bls.n	80058c8 <motion_on_set_microsteps+0x80>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps", "all_axes_ms=%u", (unsigned)ms);
 80058de:	4a15      	ldr	r2, [pc, #84]	@ (8005934 <motion_on_set_microsteps+0xec>)
 80058e0:	8afb      	ldrh	r3, [r7, #22]
 80058e2:	9302      	str	r3, [sp, #8]
 80058e4:	4b19      	ldr	r3, [pc, #100]	@ (800594c <motion_on_set_microsteps+0x104>)
 80058e6:	9301      	str	r3, [sp, #4]
 80058e8:	4b14      	ldr	r3, [pc, #80]	@ (800593c <motion_on_set_microsteps+0xf4>)
 80058ea:	9300      	str	r3, [sp, #0]
 80058ec:	4613      	mov	r3, r2
 80058ee:	2200      	movs	r2, #0
 80058f0:	2102      	movs	r1, #2
 80058f2:	2002      	movs	r0, #2
 80058f4:	f7fc ff98 	bl	8002828 <log_event_auto>
    /* Log humano-legível do valor aplicado */
    printf("[MICROSTEPS] all_axes=%u\r\n", (unsigned)ms);
 80058f8:	8afb      	ldrh	r3, [r7, #22]
 80058fa:	4619      	mov	r1, r3
 80058fc:	4814      	ldr	r0, [pc, #80]	@ (8005950 <motion_on_set_microsteps+0x108>)
 80058fe:	f00a fc27 	bl	8010150 <iprintf>
    /* ACK detalhado (6 bytes): [HDR, TYPE, frameId, ms_hi, ms_lo, TAIL] */
    {
        uint8_t raw[6] = { RESP_HEADER, RESP_SET_MICROSTEPS, (uint8_t)req.frameId,
 8005902:	23ab      	movs	r3, #171	@ 0xab
 8005904:	723b      	strb	r3, [r7, #8]
 8005906:	2326      	movs	r3, #38	@ 0x26
 8005908:	727b      	strb	r3, [r7, #9]
 800590a:	7c3b      	ldrb	r3, [r7, #16]
 800590c:	72bb      	strb	r3, [r7, #10]
                           (uint8_t)(ms >> 8), (uint8_t)(ms & 0xFF), RESP_TAIL };
 800590e:	8afb      	ldrh	r3, [r7, #22]
 8005910:	0a1b      	lsrs	r3, r3, #8
 8005912:	b29b      	uxth	r3, r3
 8005914:	b2db      	uxtb	r3, r3
        uint8_t raw[6] = { RESP_HEADER, RESP_SET_MICROSTEPS, (uint8_t)req.frameId,
 8005916:	72fb      	strb	r3, [r7, #11]
                           (uint8_t)(ms >> 8), (uint8_t)(ms & 0xFF), RESP_TAIL };
 8005918:	8afb      	ldrh	r3, [r7, #22]
 800591a:	b2db      	uxtb	r3, r3
        uint8_t raw[6] = { RESP_HEADER, RESP_SET_MICROSTEPS, (uint8_t)req.frameId,
 800591c:	733b      	strb	r3, [r7, #12]
 800591e:	2354      	movs	r3, #84	@ 0x54
 8005920:	737b      	strb	r3, [r7, #13]
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005922:	f107 0308 	add.w	r3, r7, #8
 8005926:	2106      	movs	r1, #6
 8005928:	4618      	mov	r0, r3
 800592a:	f000 fd87 	bl	800643c <app_resp_push>
    }
}
 800592e:	3718      	adds	r7, #24
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	08011428 	.word	0x08011428
 8005938:	08011714 	.word	0x08011714
 800593c:	080117e4 	.word	0x080117e4
 8005940:	200000e8 	.word	0x200000e8
 8005944:	080117f4 	.word	0x080117f4
 8005948:	20000010 	.word	0x20000010
 800594c:	08011804 	.word	0x08011804
 8005950:	08011814 	.word	0x08011814

08005954 <motion_on_set_microsteps_axes>:

void motion_on_set_microsteps_axes(const uint8_t *frame, uint32_t len) {
 8005954:	b580      	push	{r7, lr}
 8005956:	b08e      	sub	sp, #56	@ 0x38
 8005958:	af06      	add	r7, sp, #24
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	6039      	str	r1, [r7, #0]
    set_microsteps_axes_req_t req;
    if (set_microsteps_axes_req_decoder(frame, len, &req) != PROTO_OK) {
 800595e:	f107 0314 	add.w	r3, r7, #20
 8005962:	461a      	mov	r2, r3
 8005964:	6839      	ldr	r1, [r7, #0]
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7fb f9ea 	bl	8000d40 <set_microsteps_axes_req_decoder>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00c      	beq.n	800598c <motion_on_set_microsteps_axes+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps_ax", "decode_fail");
 8005972:	4a4a      	ldr	r2, [pc, #296]	@ (8005a9c <motion_on_set_microsteps_axes+0x148>)
 8005974:	4b4a      	ldr	r3, [pc, #296]	@ (8005aa0 <motion_on_set_microsteps_axes+0x14c>)
 8005976:	9301      	str	r3, [sp, #4]
 8005978:	4b4a      	ldr	r3, [pc, #296]	@ (8005aa4 <motion_on_set_microsteps_axes+0x150>)
 800597a:	9300      	str	r3, [sp, #0]
 800597c:	4613      	mov	r3, r2
 800597e:	f06f 0201 	mvn.w	r2, #1
 8005982:	2164      	movs	r1, #100	@ 0x64
 8005984:	2002      	movs	r0, #2
 8005986:	f7fc ff4f 	bl	8002828 <log_event_auto>
        return;
 800598a:	e084      	b.n	8005a96 <motion_on_set_microsteps_axes+0x142>
    }
    if (g_status.state == MOTION_RUNNING) {
 800598c:	4b46      	ldr	r3, [pc, #280]	@ (8005aa8 <motion_on_set_microsteps_axes+0x154>)
 800598e:	781b      	ldrb	r3, [r3, #0]
 8005990:	b2db      	uxtb	r3, r3
 8005992:	2b02      	cmp	r3, #2
 8005994:	d10c      	bne.n	80059b0 <motion_on_set_microsteps_axes+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps_ax", "busy_running");
 8005996:	4a41      	ldr	r2, [pc, #260]	@ (8005a9c <motion_on_set_microsteps_axes+0x148>)
 8005998:	4b44      	ldr	r3, [pc, #272]	@ (8005aac <motion_on_set_microsteps_axes+0x158>)
 800599a:	9301      	str	r3, [sp, #4]
 800599c:	4b41      	ldr	r3, [pc, #260]	@ (8005aa4 <motion_on_set_microsteps_axes+0x150>)
 800599e:	9300      	str	r3, [sp, #0]
 80059a0:	4613      	mov	r3, r2
 80059a2:	f06f 0203 	mvn.w	r2, #3
 80059a6:	2164      	movs	r1, #100	@ 0x64
 80059a8:	2002      	movs	r0, #2
 80059aa:	f7fc ff3d 	bl	8002828 <log_event_auto>
        return;
 80059ae:	e072      	b.n	8005a96 <motion_on_set_microsteps_axes+0x142>
    }
    /* Interpreta 0 como 256 (sentinela) para cada eixo */
    uint16_t msx = (req.ms_x == 0u) ? 256u : req.ms_x; if (msx > 256u) msx = 256u;
 80059b0:	7d7b      	ldrb	r3, [r7, #21]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d001      	beq.n	80059ba <motion_on_set_microsteps_axes+0x66>
 80059b6:	7d7b      	ldrb	r3, [r7, #21]
 80059b8:	e001      	b.n	80059be <motion_on_set_microsteps_axes+0x6a>
 80059ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059be:	83fb      	strh	r3, [r7, #30]
 80059c0:	8bfb      	ldrh	r3, [r7, #30]
 80059c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059c6:	d902      	bls.n	80059ce <motion_on_set_microsteps_axes+0x7a>
 80059c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059cc:	83fb      	strh	r3, [r7, #30]
    uint16_t msy = (req.ms_y == 0u) ? 256u : req.ms_y; if (msy > 256u) msy = 256u;
 80059ce:	7dbb      	ldrb	r3, [r7, #22]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d001      	beq.n	80059d8 <motion_on_set_microsteps_axes+0x84>
 80059d4:	7dbb      	ldrb	r3, [r7, #22]
 80059d6:	e001      	b.n	80059dc <motion_on_set_microsteps_axes+0x88>
 80059d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059dc:	83bb      	strh	r3, [r7, #28]
 80059de:	8bbb      	ldrh	r3, [r7, #28]
 80059e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059e4:	d902      	bls.n	80059ec <motion_on_set_microsteps_axes+0x98>
 80059e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059ea:	83bb      	strh	r3, [r7, #28]
    uint16_t msz = (req.ms_z == 0u) ? 256u : req.ms_z; if (msz > 256u) msz = 256u;
 80059ec:	7dfb      	ldrb	r3, [r7, #23]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d001      	beq.n	80059f6 <motion_on_set_microsteps_axes+0xa2>
 80059f2:	7dfb      	ldrb	r3, [r7, #23]
 80059f4:	e001      	b.n	80059fa <motion_on_set_microsteps_axes+0xa6>
 80059f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059fa:	837b      	strh	r3, [r7, #26]
 80059fc:	8b7b      	ldrh	r3, [r7, #26]
 80059fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a02:	d902      	bls.n	8005a0a <motion_on_set_microsteps_axes+0xb6>
 8005a04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005a08:	837b      	strh	r3, [r7, #26]
    g_microstep_factor[AXIS_X] = msx;
 8005a0a:	4a29      	ldr	r2, [pc, #164]	@ (8005ab0 <motion_on_set_microsteps_axes+0x15c>)
 8005a0c:	8bfb      	ldrh	r3, [r7, #30]
 8005a0e:	8013      	strh	r3, [r2, #0]
    g_microstep_factor[AXIS_Y] = msy;
 8005a10:	4a27      	ldr	r2, [pc, #156]	@ (8005ab0 <motion_on_set_microsteps_axes+0x15c>)
 8005a12:	8bbb      	ldrh	r3, [r7, #28]
 8005a14:	8053      	strh	r3, [r2, #2]
    g_microstep_factor[AXIS_Z] = msz;
 8005a16:	4a26      	ldr	r2, [pc, #152]	@ (8005ab0 <motion_on_set_microsteps_axes+0x15c>)
 8005a18:	8b7b      	ldrh	r3, [r7, #26]
 8005a1a:	8093      	strh	r3, [r2, #4]
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps_ax", "ms=(%u,%u,%u)", (unsigned)msx, (unsigned)msy, (unsigned)msz);
 8005a1c:	481f      	ldr	r0, [pc, #124]	@ (8005a9c <motion_on_set_microsteps_axes+0x148>)
 8005a1e:	8bfb      	ldrh	r3, [r7, #30]
 8005a20:	8bba      	ldrh	r2, [r7, #28]
 8005a22:	8b79      	ldrh	r1, [r7, #26]
 8005a24:	9104      	str	r1, [sp, #16]
 8005a26:	9203      	str	r2, [sp, #12]
 8005a28:	9302      	str	r3, [sp, #8]
 8005a2a:	4b22      	ldr	r3, [pc, #136]	@ (8005ab4 <motion_on_set_microsteps_axes+0x160>)
 8005a2c:	9301      	str	r3, [sp, #4]
 8005a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8005aa4 <motion_on_set_microsteps_axes+0x150>)
 8005a30:	9300      	str	r3, [sp, #0]
 8005a32:	4603      	mov	r3, r0
 8005a34:	2200      	movs	r2, #0
 8005a36:	2102      	movs	r1, #2
 8005a38:	2002      	movs	r0, #2
 8005a3a:	f7fc fef5 	bl	8002828 <log_event_auto>
    /* Log humano-legível por eixo */
    printf("[MICROSTEPS_AX] X=%u Y=%u Z=%u\r\n", (unsigned)msx, (unsigned)msy, (unsigned)msz);
 8005a3e:	8bf9      	ldrh	r1, [r7, #30]
 8005a40:	8bba      	ldrh	r2, [r7, #28]
 8005a42:	8b7b      	ldrh	r3, [r7, #26]
 8005a44:	481c      	ldr	r0, [pc, #112]	@ (8005ab8 <motion_on_set_microsteps_axes+0x164>)
 8005a46:	f00a fb83 	bl	8010150 <iprintf>
    /* ACK detalhado (10 bytes): [HDR, TYPE, frameId, msx_hi, msx_lo, msy_hi, msy_lo, msz_hi, msz_lo, TAIL] */
    {
        uint8_t raw[10] = { RESP_HEADER, RESP_SET_MICROSTEPS, (uint8_t)req.frameId,
 8005a4a:	23ab      	movs	r3, #171	@ 0xab
 8005a4c:	723b      	strb	r3, [r7, #8]
 8005a4e:	2326      	movs	r3, #38	@ 0x26
 8005a50:	727b      	strb	r3, [r7, #9]
 8005a52:	7d3b      	ldrb	r3, [r7, #20]
 8005a54:	72bb      	strb	r3, [r7, #10]
                            (uint8_t)(msx >> 8), (uint8_t)(msx & 0xFF),
 8005a56:	8bfb      	ldrh	r3, [r7, #30]
 8005a58:	0a1b      	lsrs	r3, r3, #8
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	b2db      	uxtb	r3, r3
        uint8_t raw[10] = { RESP_HEADER, RESP_SET_MICROSTEPS, (uint8_t)req.frameId,
 8005a5e:	72fb      	strb	r3, [r7, #11]
                            (uint8_t)(msx >> 8), (uint8_t)(msx & 0xFF),
 8005a60:	8bfb      	ldrh	r3, [r7, #30]
 8005a62:	b2db      	uxtb	r3, r3
        uint8_t raw[10] = { RESP_HEADER, RESP_SET_MICROSTEPS, (uint8_t)req.frameId,
 8005a64:	733b      	strb	r3, [r7, #12]
                            (uint8_t)(msy >> 8), (uint8_t)(msy & 0xFF),
 8005a66:	8bbb      	ldrh	r3, [r7, #28]
 8005a68:	0a1b      	lsrs	r3, r3, #8
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	b2db      	uxtb	r3, r3
        uint8_t raw[10] = { RESP_HEADER, RESP_SET_MICROSTEPS, (uint8_t)req.frameId,
 8005a6e:	737b      	strb	r3, [r7, #13]
                            (uint8_t)(msy >> 8), (uint8_t)(msy & 0xFF),
 8005a70:	8bbb      	ldrh	r3, [r7, #28]
 8005a72:	b2db      	uxtb	r3, r3
        uint8_t raw[10] = { RESP_HEADER, RESP_SET_MICROSTEPS, (uint8_t)req.frameId,
 8005a74:	73bb      	strb	r3, [r7, #14]
                            (uint8_t)(msz >> 8), (uint8_t)(msz & 0xFF),
 8005a76:	8b7b      	ldrh	r3, [r7, #26]
 8005a78:	0a1b      	lsrs	r3, r3, #8
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	b2db      	uxtb	r3, r3
        uint8_t raw[10] = { RESP_HEADER, RESP_SET_MICROSTEPS, (uint8_t)req.frameId,
 8005a7e:	73fb      	strb	r3, [r7, #15]
                            (uint8_t)(msz >> 8), (uint8_t)(msz & 0xFF),
 8005a80:	8b7b      	ldrh	r3, [r7, #26]
 8005a82:	b2db      	uxtb	r3, r3
        uint8_t raw[10] = { RESP_HEADER, RESP_SET_MICROSTEPS, (uint8_t)req.frameId,
 8005a84:	743b      	strb	r3, [r7, #16]
 8005a86:	2354      	movs	r3, #84	@ 0x54
 8005a88:	747b      	strb	r3, [r7, #17]
                            RESP_TAIL };
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8005a8a:	f107 0308 	add.w	r3, r7, #8
 8005a8e:	210a      	movs	r1, #10
 8005a90:	4618      	mov	r0, r3
 8005a92:	f000 fcd3 	bl	800643c <app_resp_push>
    }
}
 8005a96:	3720      	adds	r7, #32
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	08011428 	.word	0x08011428
 8005aa0:	08011714 	.word	0x08011714
 8005aa4:	08011830 	.word	0x08011830
 8005aa8:	200000e8 	.word	0x200000e8
 8005aac:	080117f4 	.word	0x080117f4
 8005ab0:	20000010 	.word	0x20000010
 8005ab4:	08011844 	.word	0x08011844
 8005ab8:	08011854 	.word	0x08011854

08005abc <motion_demo_set_continuous>:
    }
    motion_unlock(primask);
}

void motion_demo_set_continuous(uint8_t enable)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b086      	sub	sp, #24
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	71fb      	strb	r3, [r7, #7]
    uint32_t primask = motion_lock();
 8005ac6:	f7fd f951 	bl	8002d6c <motion_lock>
 8005aca:	6138      	str	r0, [r7, #16]
    g_demo_continuous = (enable ? 1u : 0u);
 8005acc:	79fb      	ldrb	r3, [r7, #7]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d001      	beq.n	8005ad6 <motion_demo_set_continuous+0x1a>
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	e000      	b.n	8005ad8 <motion_demo_set_continuous+0x1c>
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	4b48      	ldr	r3, [pc, #288]	@ (8005bfc <motion_demo_set_continuous+0x140>)
 8005ada:	701a      	strb	r2, [r3, #0]

    if (g_demo_continuous) {
 8005adc:	4b47      	ldr	r3, [pc, #284]	@ (8005bfc <motion_demo_set_continuous+0x140>)
 8005ade:	781b      	ldrb	r3, [r3, #0]
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d077      	beq.n	8005bd6 <motion_demo_set_continuous+0x11a>
        g_has_active_segment = 1u;
 8005ae6:	4b46      	ldr	r3, [pc, #280]	@ (8005c00 <motion_demo_set_continuous+0x144>)
 8005ae8:	2201      	movs	r2, #1
 8005aea:	701a      	strb	r2, [r3, #0]

        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005aec:	2300      	movs	r3, #0
 8005aee:	75fb      	strb	r3, [r7, #23]
 8005af0:	e068      	b.n	8005bc4 <motion_demo_set_continuous+0x108>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8005af2:	7dfa      	ldrb	r2, [r7, #23]
 8005af4:	4613      	mov	r3, r2
 8005af6:	005b      	lsls	r3, r3, #1
 8005af8:	4413      	add	r3, r2
 8005afa:	011b      	lsls	r3, r3, #4
 8005afc:	4a41      	ldr	r2, [pc, #260]	@ (8005c04 <motion_demo_set_continuous+0x148>)
 8005afe:	4413      	add	r3, r2
 8005b00:	60fb      	str	r3, [r7, #12]

            ax->total_steps       = 0xFFFFFFFFu; 
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f04f 32ff 	mov.w	r2, #4294967295
 8005b08:	601a      	str	r2, [r3, #0]
            ax->target_steps      = 0u;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	605a      	str	r2, [r3, #4]
            ax->emitted_steps     = 0u;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	609a      	str	r2, [r3, #8]

            /* tabela em "k steps/s" (~1 kHz) -> converte para steps/s */
            uint16_t vtab         = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 8005b16:	4b3c      	ldr	r3, [pc, #240]	@ (8005c08 <motion_demo_set_continuous+0x14c>)
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	f003 0303 	and.w	r3, r3, #3
 8005b20:	4a3a      	ldr	r2, [pc, #232]	@ (8005c0c <motion_demo_set_continuous+0x150>)
 8005b22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b26:	817b      	strh	r3, [r7, #10]
            ax->velocity_per_tick = vtab;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	897a      	ldrh	r2, [r7, #10]
 8005b2c:	819a      	strh	r2, [r3, #12]
            ax->v_target_sps      = ((uint32_t)vtab) * 1000u;
 8005b2e:	897b      	ldrh	r3, [r7, #10]
 8005b30:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005b34:	fb03 f202 	mul.w	r2, r3, r2
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	621a      	str	r2, [r3, #32]
            if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
 8005b40:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d903      	bls.n	8005b50 <motion_demo_set_continuous+0x94>
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005b4e:	621a      	str	r2, [r3, #32]
            ax->v_actual_sps      = 0u;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2200      	movs	r2, #0
 8005b54:	625a      	str	r2, [r3, #36]	@ 0x24
            ax->accel_sps2        = DEMO_ACCEL_SPS2;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	4a2d      	ldr	r2, [pc, #180]	@ (8005c10 <motion_demo_set_continuous+0x154>)
 8005b5a:	629a      	str	r2, [r3, #40]	@ 0x28

            ax->dda_accum_q16     = 0u;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	619a      	str	r2, [r3, #24]
            ax->dda_inc_q16       = 0u;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2200      	movs	r2, #0
 8005b66:	61da      	str	r2, [r3, #28]

            ax->step_high         = 0u;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	751a      	strb	r2, [r3, #20]
            ax->step_low          = 0u;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	755a      	strb	r2, [r3, #21]
            ax->en_settle_ticks   = MOTION_ENABLE_SETTLE_TICKS;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2202      	movs	r2, #2
 8005b78:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

            motion_hw_step_low(axis);
 8005b84:	7dfb      	ldrb	r3, [r7, #23]
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7fc ffe8 	bl	8002b5c <motion_hw_step_low>
            motion_hw_set_dir(axis, 1u);     /* forward */
 8005b8c:	7dfb      	ldrb	r3, [r7, #23]
 8005b8e:	2101      	movs	r1, #1
 8005b90:	4618      	mov	r0, r3
 8005b92:	f7fc ff3f 	bl	8002a14 <motion_hw_set_dir>
            motion_hw_enable(axis, 1u);      /* ativo em baixo no TMC5160 */
 8005b96:	7dfb      	ldrb	r3, [r7, #23]
 8005b98:	2101      	movs	r1, #1
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7fc ff7a 	bl	8002a94 <motion_hw_enable>
            /* Não zera origem automaticamente; mantém a referência definida via set_origin */
            g_encoder_delta_tick[axis] = 0;
 8005ba0:	7dfb      	ldrb	r3, [r7, #23]
 8005ba2:	4a1c      	ldr	r2, [pc, #112]	@ (8005c14 <motion_demo_set_continuous+0x158>)
 8005ba4:	2100      	movs	r1, #0
 8005ba6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_pi_i_accum[axis] = 0;
 8005baa:	7dfb      	ldrb	r3, [r7, #23]
 8005bac:	4a1a      	ldr	r2, [pc, #104]	@ (8005c18 <motion_demo_set_continuous+0x15c>)
 8005bae:	2100      	movs	r1, #0
 8005bb0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_pi_prev_err[axis] = 0;
 8005bb4:	7dfb      	ldrb	r3, [r7, #23]
 8005bb6:	4a19      	ldr	r2, [pc, #100]	@ (8005c1c <motion_demo_set_continuous+0x160>)
 8005bb8:	2100      	movs	r1, #0
 8005bba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005bbe:	7dfb      	ldrb	r3, [r7, #23]
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	75fb      	strb	r3, [r7, #23]
 8005bc4:	7dfb      	ldrb	r3, [r7, #23]
 8005bc6:	2b02      	cmp	r3, #2
 8005bc8:	d993      	bls.n	8005af2 <motion_demo_set_continuous+0x36>
        }
        g_status.state = MOTION_RUNNING;
 8005bca:	4b15      	ldr	r3, [pc, #84]	@ (8005c20 <motion_demo_set_continuous+0x164>)
 8005bcc:	2202      	movs	r2, #2
 8005bce:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8005bd0:	f7fd fc4e 	bl	8003470 <motion_refresh_status_locked>
 8005bd4:	e00b      	b.n	8005bee <motion_demo_set_continuous+0x132>
    } else {
        motion_stop_all_axes_locked();
 8005bd6:	f7fd fd69 	bl	80036ac <motion_stop_all_axes_locked>
        motion_queue_clear_locked();
 8005bda:	f7fd fdbd 	bl	8003758 <motion_queue_clear_locked>
        g_has_active_segment = 0u;
 8005bde:	4b08      	ldr	r3, [pc, #32]	@ (8005c00 <motion_demo_set_continuous+0x144>)
 8005be0:	2200      	movs	r2, #0
 8005be2:	701a      	strb	r2, [r3, #0]
        g_status.state = MOTION_IDLE;
 8005be4:	4b0e      	ldr	r3, [pc, #56]	@ (8005c20 <motion_demo_set_continuous+0x164>)
 8005be6:	2200      	movs	r2, #0
 8005be8:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8005bea:	f7fd fc41 	bl	8003470 <motion_refresh_status_locked>
    }
    motion_unlock(primask);
 8005bee:	6938      	ldr	r0, [r7, #16]
 8005bf0:	f7fd f8cd 	bl	8002d8e <motion_unlock>
}
 8005bf4:	bf00      	nop
 8005bf6:	3718      	adds	r7, #24
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	20002f0c 	.word	0x20002f0c
 8005c00:	20000180 	.word	0x20000180
 8005c04:	200000f0 	.word	0x200000f0
 8005c08:	20000016 	.word	0x20000016
 8005c0c:	08011c00 	.word	0x08011c00
 8005c10:	00030d40 	.word	0x00030d40
 8005c14:	20002dd8 	.word	0x20002dd8
 8005c18:	20002e08 	.word	0x20002e08
 8005c1c:	20002e14 	.word	0x20002e14
 8005c20:	200000e8 	.word	0x200000e8

08005c24 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b082      	sub	sp, #8
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
    if (!htim) return;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00f      	beq.n	8005c52 <HAL_TIM_PeriodElapsedCallback+0x2e>
    if (htim->Instance == TIM6) {
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a09      	ldr	r2, [pc, #36]	@ (8005c5c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d102      	bne.n	8005c42 <HAL_TIM_PeriodElapsedCallback+0x1e>
        motion_on_tim6_tick();
 8005c3c:	f7fe faac 	bl	8004198 <motion_on_tim6_tick>
 8005c40:	e008      	b.n	8005c54 <HAL_TIM_PeriodElapsedCallback+0x30>
    } else if (htim->Instance == TIM7) {
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a06      	ldr	r2, [pc, #24]	@ (8005c60 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d103      	bne.n	8005c54 <HAL_TIM_PeriodElapsedCallback+0x30>
        motion_on_tim7_tick();
 8005c4c:	f7fe fda4 	bl	8004798 <motion_on_tim7_tick>
 8005c50:	e000      	b.n	8005c54 <HAL_TIM_PeriodElapsedCallback+0x30>
    if (!htim) return;
 8005c52:	bf00      	nop
    } else {
        (void)htim;
    }
}
 8005c54:	3708      	adds	r7, #8
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	40001000 	.word	0x40001000
 8005c60:	40001400 	.word	0x40001400

08005c64 <motion_emergency_stop>:

void motion_emergency_stop(void)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b082      	sub	sp, #8
 8005c68:	af00      	add	r7, sp, #0
    uint32_t primask = motion_lock();
 8005c6a:	f7fd f87f 	bl	8002d6c <motion_lock>
 8005c6e:	6078      	str	r0, [r7, #4]

    g_demo_continuous = 0u;
 8005c70:	4b15      	ldr	r3, [pc, #84]	@ (8005cc8 <motion_emergency_stop+0x64>)
 8005c72:	2200      	movs	r2, #0
 8005c74:	701a      	strb	r2, [r3, #0]
    motion_stop_all_axes_locked();
 8005c76:	f7fd fd19 	bl	80036ac <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 8005c7a:	f7fd fd6d 	bl	8003758 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 8005c7e:	4b13      	ldr	r3, [pc, #76]	@ (8005ccc <motion_emergency_stop+0x68>)
 8005c80:	2200      	movs	r2, #0
 8005c82:	701a      	strb	r2, [r3, #0]

    g_status.state = MOTION_STOPPING;
 8005c84:	4b12      	ldr	r3, [pc, #72]	@ (8005cd0 <motion_emergency_stop+0x6c>)
 8005c86:	2204      	movs	r2, #4
 8005c88:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8005c8a:	f7fd fbf1 	bl	8003470 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f7fd f87d 	bl	8002d8e <motion_unlock>

    primask = motion_lock();
 8005c94:	f7fd f86a 	bl	8002d6c <motion_lock>
 8005c98:	6078      	str	r0, [r7, #4]
    g_status.state = MOTION_IDLE;
 8005c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd0 <motion_emergency_stop+0x6c>)
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8005ca0:	f7fd fbe6 	bl	8003470 <motion_refresh_status_locked>
    motion_unlock(primask);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f7fd f872 	bl	8002d8e <motion_unlock>
    /* Notifica término por emergência (se houver frame ativo) */
    if (g_active_frame_id) {
 8005caa:	4b0a      	ldr	r3, [pc, #40]	@ (8005cd4 <motion_emergency_stop+0x70>)
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d005      	beq.n	8005cbe <motion_emergency_stop+0x5a>
        motion_send_move_end_response(g_active_frame_id, 2u /* emergency */);
 8005cb2:	4b08      	ldr	r3, [pc, #32]	@ (8005cd4 <motion_emergency_stop+0x70>)
 8005cb4:	781b      	ldrb	r3, [r3, #0]
 8005cb6:	2102      	movs	r1, #2
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f7fe f87f 	bl	8003dbc <motion_send_move_end_response>
    }
}
 8005cbe:	bf00      	nop
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	20002f0c 	.word	0x20002f0c
 8005ccc:	20000180 	.word	0x20000180
 8005cd0:	200000e8 	.word	0x200000e8
 8005cd4:	20002d88 	.word	0x20002d88

08005cd8 <motion_demo_is_active>:

uint8_t motion_demo_is_active(void)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	af00      	add	r7, sp, #0
    return g_demo_continuous ? 1u : 0u;
 8005cdc:	4b06      	ldr	r3, [pc, #24]	@ (8005cf8 <motion_demo_is_active+0x20>)
 8005cde:	781b      	ldrb	r3, [r3, #0]
 8005ce0:	b2db      	uxtb	r3, r3
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <motion_demo_is_active+0x12>
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e000      	b.n	8005cec <motion_demo_is_active+0x14>
 8005cea:	2300      	movs	r3, #0
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop
 8005cf8:	20002f0c 	.word	0x20002f0c

08005cfc <motion_demo_cycle_speed>:

void motion_demo_cycle_speed(void)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b082      	sub	sp, #8
 8005d00:	af00      	add	r7, sp, #0
    g_demo_speed_idx = (uint8_t)((g_demo_speed_idx + 1u) & 0x3u);
 8005d02:	4b2d      	ldr	r3, [pc, #180]	@ (8005db8 <motion_demo_cycle_speed+0xbc>)
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	3301      	adds	r3, #1
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	f003 0303 	and.w	r3, r3, #3
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	4b29      	ldr	r3, [pc, #164]	@ (8005db8 <motion_demo_cycle_speed+0xbc>)
 8005d14:	701a      	strb	r2, [r3, #0]

    /* Se demo  ativo, atualiza v_target_sps imediatamente (rampa cuida do resto) */
    if (g_demo_continuous) {
 8005d16:	4b29      	ldr	r3, [pc, #164]	@ (8005dbc <motion_demo_cycle_speed+0xc0>)
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d047      	beq.n	8005db0 <motion_demo_cycle_speed+0xb4>
        uint16_t vtab = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 8005d20:	4b25      	ldr	r3, [pc, #148]	@ (8005db8 <motion_demo_cycle_speed+0xbc>)
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	f003 0303 	and.w	r3, r3, #3
 8005d2a:	4a25      	ldr	r2, [pc, #148]	@ (8005dc0 <motion_demo_cycle_speed+0xc4>)
 8005d2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d30:	80bb      	strh	r3, [r7, #4]
        uint32_t primask = motion_lock();
 8005d32:	f7fd f81b 	bl	8002d6c <motion_lock>
 8005d36:	6038      	str	r0, [r7, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005d38:	2300      	movs	r3, #0
 8005d3a:	71fb      	strb	r3, [r7, #7]
 8005d3c:	e032      	b.n	8005da4 <motion_demo_cycle_speed+0xa8>
            g_axis_state[axis].velocity_per_tick = vtab;
 8005d3e:	79fa      	ldrb	r2, [r7, #7]
 8005d40:	4920      	ldr	r1, [pc, #128]	@ (8005dc4 <motion_demo_cycle_speed+0xc8>)
 8005d42:	4613      	mov	r3, r2
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	4413      	add	r3, r2
 8005d48:	011b      	lsls	r3, r3, #4
 8005d4a:	440b      	add	r3, r1
 8005d4c:	330c      	adds	r3, #12
 8005d4e:	88ba      	ldrh	r2, [r7, #4]
 8005d50:	801a      	strh	r2, [r3, #0]
            g_axis_state[axis].v_target_sps      = ((uint32_t)vtab) * 1000u;
 8005d52:	88bb      	ldrh	r3, [r7, #4]
 8005d54:	79fa      	ldrb	r2, [r7, #7]
 8005d56:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005d5a:	fb03 f101 	mul.w	r1, r3, r1
 8005d5e:	4819      	ldr	r0, [pc, #100]	@ (8005dc4 <motion_demo_cycle_speed+0xc8>)
 8005d60:	4613      	mov	r3, r2
 8005d62:	005b      	lsls	r3, r3, #1
 8005d64:	4413      	add	r3, r2
 8005d66:	011b      	lsls	r3, r3, #4
 8005d68:	4403      	add	r3, r0
 8005d6a:	3320      	adds	r3, #32
 8005d6c:	6019      	str	r1, [r3, #0]
            if (g_axis_state[axis].v_target_sps > MOTION_MAX_SPS) g_axis_state[axis].v_target_sps = MOTION_MAX_SPS;
 8005d6e:	79fa      	ldrb	r2, [r7, #7]
 8005d70:	4914      	ldr	r1, [pc, #80]	@ (8005dc4 <motion_demo_cycle_speed+0xc8>)
 8005d72:	4613      	mov	r3, r2
 8005d74:	005b      	lsls	r3, r3, #1
 8005d76:	4413      	add	r3, r2
 8005d78:	011b      	lsls	r3, r3, #4
 8005d7a:	440b      	add	r3, r1
 8005d7c:	3320      	adds	r3, #32
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d90a      	bls.n	8005d9e <motion_demo_cycle_speed+0xa2>
 8005d88:	79fa      	ldrb	r2, [r7, #7]
 8005d8a:	490e      	ldr	r1, [pc, #56]	@ (8005dc4 <motion_demo_cycle_speed+0xc8>)
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	005b      	lsls	r3, r3, #1
 8005d90:	4413      	add	r3, r2
 8005d92:	011b      	lsls	r3, r3, #4
 8005d94:	440b      	add	r3, r1
 8005d96:	3320      	adds	r3, #32
 8005d98:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005d9c:	601a      	str	r2, [r3, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005d9e:	79fb      	ldrb	r3, [r7, #7]
 8005da0:	3301      	adds	r3, #1
 8005da2:	71fb      	strb	r3, [r7, #7]
 8005da4:	79fb      	ldrb	r3, [r7, #7]
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d9c9      	bls.n	8005d3e <motion_demo_cycle_speed+0x42>
        }
        motion_unlock(primask);
 8005daa:	6838      	ldr	r0, [r7, #0]
 8005dac:	f7fc ffef 	bl	8002d8e <motion_unlock>
    }
}
 8005db0:	bf00      	nop
 8005db2:	3708      	adds	r7, #8
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	20000016 	.word	0x20000016
 8005dbc:	20002f0c 	.word	0x20002f0c
 8005dc0:	08011c00 	.word	0x08011c00
 8005dc4:	200000f0 	.word	0x200000f0

08005dc8 <probe_service_init>:

LOG_SVC_DEFINE(LOG_SVC_PROBE, "probe");

static probe_status_t g_probe;

void probe_service_init(void) {
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af04      	add	r7, sp, #16
	g_probe.axis_done_mask = 0;
 8005dce:	4b0e      	ldr	r3, [pc, #56]	@ (8005e08 <probe_service_init+0x40>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	701a      	strb	r2, [r3, #0]
	g_probe.error_flags = 0;
 8005dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8005e08 <probe_service_init+0x40>)
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	705a      	strb	r2, [r3, #1]
	g_probe.latched_pos_x = g_probe.latched_pos_y = g_probe.latched_pos_z = 0;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8005e08 <probe_service_init+0x40>)
 8005dde:	60d3      	str	r3, [r2, #12]
 8005de0:	4a09      	ldr	r2, [pc, #36]	@ (8005e08 <probe_service_init+0x40>)
 8005de2:	6093      	str	r3, [r2, #8]
 8005de4:	4a08      	ldr	r2, [pc, #32]	@ (8005e08 <probe_service_init+0x40>)
 8005de6:	6053      	str	r3, [r2, #4]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8005de8:	4a08      	ldr	r2, [pc, #32]	@ (8005e0c <probe_service_init+0x44>)
 8005dea:	4b09      	ldr	r3, [pc, #36]	@ (8005e10 <probe_service_init+0x48>)
 8005dec:	9302      	str	r3, [sp, #8]
 8005dee:	4b09      	ldr	r3, [pc, #36]	@ (8005e14 <probe_service_init+0x4c>)
 8005df0:	9301      	str	r3, [sp, #4]
 8005df2:	4b09      	ldr	r3, [pc, #36]	@ (8005e18 <probe_service_init+0x50>)
 8005df4:	9300      	str	r3, [sp, #0]
 8005df6:	4613      	mov	r3, r2
 8005df8:	2200      	movs	r2, #0
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	2004      	movs	r0, #4
 8005dfe:	f7fc fd13 	bl	8002828 <log_event_auto>
}
 8005e02:	bf00      	nop
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	20002f10 	.word	0x20002f10
 8005e0c:	08011878 	.word	0x08011878
 8005e10:	08011880 	.word	0x08011880
 8005e14:	08011884 	.word	0x08011884
 8005e18:	08011888 	.word	0x08011888

08005e1c <probe_on_move_probe_level>:
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b086      	sub	sp, #24
 8005e20:	af04      	add	r7, sp, #16
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 8005e26:	4a08      	ldr	r2, [pc, #32]	@ (8005e48 <probe_on_move_probe_level+0x2c>)
 8005e28:	4b08      	ldr	r3, [pc, #32]	@ (8005e4c <probe_on_move_probe_level+0x30>)
 8005e2a:	9302      	str	r3, [sp, #8]
 8005e2c:	4b08      	ldr	r3, [pc, #32]	@ (8005e50 <probe_on_move_probe_level+0x34>)
 8005e2e:	9301      	str	r3, [sp, #4]
 8005e30:	4b08      	ldr	r3, [pc, #32]	@ (8005e54 <probe_on_move_probe_level+0x38>)
 8005e32:	9300      	str	r3, [sp, #0]
 8005e34:	4613      	mov	r3, r2
 8005e36:	2200      	movs	r2, #0
 8005e38:	2101      	movs	r1, #1
 8005e3a:	2004      	movs	r0, #4
 8005e3c:	f7fc fcf4 	bl	8002828 <log_event_auto>
}
 8005e40:	bf00      	nop
 8005e42:	3708      	adds	r7, #8
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	08011878 	.word	0x08011878
 8005e4c:	08011890 	.word	0x08011890
 8005e50:	08011884 	.word	0x08011884
 8005e54:	080118a0 	.word	0x080118a0

08005e58 <safety_service_init>:

LOG_SVC_DEFINE(LOG_SVC_SAFETY, "safety");

static volatile safety_state_t g_state = SAFETY_NORMAL;

void safety_service_init(void) {
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af04      	add	r7, sp, #16
	g_state = SAFETY_NORMAL;
 8005e5e:	4b09      	ldr	r3, [pc, #36]	@ (8005e84 <safety_service_init+0x2c>)
 8005e60:	2200      	movs	r2, #0
 8005e62:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "normal");
 8005e64:	4a08      	ldr	r2, [pc, #32]	@ (8005e88 <safety_service_init+0x30>)
 8005e66:	4b09      	ldr	r3, [pc, #36]	@ (8005e8c <safety_service_init+0x34>)
 8005e68:	9302      	str	r3, [sp, #8]
 8005e6a:	4b09      	ldr	r3, [pc, #36]	@ (8005e90 <safety_service_init+0x38>)
 8005e6c:	9301      	str	r3, [sp, #4]
 8005e6e:	4b09      	ldr	r3, [pc, #36]	@ (8005e94 <safety_service_init+0x3c>)
 8005e70:	9300      	str	r3, [sp, #0]
 8005e72:	4613      	mov	r3, r2
 8005e74:	2200      	movs	r2, #0
 8005e76:	2100      	movs	r1, #0
 8005e78:	2005      	movs	r0, #5
 8005e7a:	f7fc fcd5 	bl	8002828 <log_event_auto>
}
 8005e7e:	bf00      	nop
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	20002f20 	.word	0x20002f20
 8005e88:	080118b4 	.word	0x080118b4
 8005e8c:	080118bc 	.word	0x080118bc
 8005e90:	080118c4 	.word	0x080118c4
 8005e94:	080118c8 	.word	0x080118c8

08005e98 <safety_estop_assert>:
void safety_estop_assert(void) {
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af04      	add	r7, sp, #16
	g_state = SAFETY_ESTOP;
 8005e9e:	4b09      	ldr	r3, [pc, #36]	@ (8005ec4 <safety_estop_assert+0x2c>)
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_ASSERT, PROTO_OK, "estop", "assert");
 8005ea4:	4a08      	ldr	r2, [pc, #32]	@ (8005ec8 <safety_estop_assert+0x30>)
 8005ea6:	4b09      	ldr	r3, [pc, #36]	@ (8005ecc <safety_estop_assert+0x34>)
 8005ea8:	9302      	str	r3, [sp, #8]
 8005eaa:	4b09      	ldr	r3, [pc, #36]	@ (8005ed0 <safety_estop_assert+0x38>)
 8005eac:	9301      	str	r3, [sp, #4]
 8005eae:	4b09      	ldr	r3, [pc, #36]	@ (8005ed4 <safety_estop_assert+0x3c>)
 8005eb0:	9300      	str	r3, [sp, #0]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	210a      	movs	r1, #10
 8005eb8:	2005      	movs	r0, #5
 8005eba:	f7fc fcb5 	bl	8002828 <log_event_auto>
}
 8005ebe:	bf00      	nop
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	20002f20 	.word	0x20002f20
 8005ec8:	080118b4 	.word	0x080118b4
 8005ecc:	080118d0 	.word	0x080118d0
 8005ed0:	080118c4 	.word	0x080118c4
 8005ed4:	080118d8 	.word	0x080118d8

08005ed8 <safety_estop_release>:
void safety_estop_release(void) {
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af04      	add	r7, sp, #16
	if (g_state == SAFETY_ESTOP)
 8005ede:	4b0c      	ldr	r3, [pc, #48]	@ (8005f10 <safety_estop_release+0x38>)
 8005ee0:	781b      	ldrb	r3, [r3, #0]
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d102      	bne.n	8005eee <safety_estop_release+0x16>
		g_state = SAFETY_RECOVERY_WAIT;
 8005ee8:	4b09      	ldr	r3, [pc, #36]	@ (8005f10 <safety_estop_release+0x38>)
 8005eea:	2202      	movs	r2, #2
 8005eec:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_RELEASE, PROTO_OK, "estop", "release");
 8005eee:	4a09      	ldr	r2, [pc, #36]	@ (8005f14 <safety_estop_release+0x3c>)
 8005ef0:	4b09      	ldr	r3, [pc, #36]	@ (8005f18 <safety_estop_release+0x40>)
 8005ef2:	9302      	str	r3, [sp, #8]
 8005ef4:	4b09      	ldr	r3, [pc, #36]	@ (8005f1c <safety_estop_release+0x44>)
 8005ef6:	9301      	str	r3, [sp, #4]
 8005ef8:	4b09      	ldr	r3, [pc, #36]	@ (8005f20 <safety_estop_release+0x48>)
 8005efa:	9300      	str	r3, [sp, #0]
 8005efc:	4613      	mov	r3, r2
 8005efe:	2200      	movs	r2, #0
 8005f00:	210b      	movs	r1, #11
 8005f02:	2005      	movs	r0, #5
 8005f04:	f7fc fc90 	bl	8002828 <log_event_auto>
}
 8005f08:	bf00      	nop
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	20002f20 	.word	0x20002f20
 8005f14:	080118b4 	.word	0x080118b4
 8005f18:	080118e0 	.word	0x080118e0
 8005f1c:	080118c4 	.word	0x080118c4
 8005f20:	080118d8 	.word	0x080118d8

08005f24 <safety_is_safe>:
int safety_is_safe(void) {
 8005f24:	b480      	push	{r7}
 8005f26:	af00      	add	r7, sp, #0
	return g_state == SAFETY_NORMAL;
 8005f28:	4b06      	ldr	r3, [pc, #24]	@ (8005f44 <safety_is_safe+0x20>)
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	bf0c      	ite	eq
 8005f32:	2301      	moveq	r3, #1
 8005f34:	2300      	movne	r3, #0
 8005f36:	b2db      	uxtb	r3, r3
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	20002f20 	.word	0x20002f20

08005f48 <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8005f54:	6879      	ldr	r1, [r7, #4]
 8005f56:	68b8      	ldr	r0, [r7, #8]
 8005f58:	f7ff f8be 	bl	80050d8 <motion_on_move_queue_add>
}
 8005f5c:	bf00      	nop
 8005f5e:	3710      	adds	r7, #16
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8005f70:	6879      	ldr	r1, [r7, #4]
 8005f72:	68b8      	ldr	r0, [r7, #8]
 8005f74:	f7ff f956 	bl	8005224 <motion_on_move_queue_status>
}
 8005f78:	bf00      	nop
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 8005f8c:	6879      	ldr	r1, [r7, #4]
 8005f8e:	68b8      	ldr	r0, [r7, #8]
 8005f90:	f7ff f9a0 	bl	80052d4 <motion_on_start_move>
}
 8005f94:	bf00      	nop
 8005f96:	3710      	adds	r7, #16
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 8005fa8:	6879      	ldr	r1, [r7, #4]
 8005faa:	68b8      	ldr	r0, [r7, #8]
 8005fac:	f7fb ff10 	bl	8001dd0 <home_on_move_home>
}
 8005fb0:	bf00      	nop
 8005fb2:	3710      	adds	r7, #16
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	60b9      	str	r1, [r7, #8]
 8005fc2:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 8005fc4:	6879      	ldr	r1, [r7, #4]
 8005fc6:	68b8      	ldr	r0, [r7, #8]
 8005fc8:	f7ff ff28 	bl	8005e1c <probe_on_move_probe_level>
}
 8005fcc:	bf00      	nop
 8005fce:	3710      	adds	r7, #16
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 8005fe0:	6879      	ldr	r1, [r7, #4]
 8005fe2:	68b8      	ldr	r0, [r7, #8]
 8005fe4:	f7ff fa3a 	bl	800545c <motion_on_move_end>
}
 8005fe8:	bf00      	nop
 8005fea:	3710      	adds	r7, #16
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 8005ffc:	6879      	ldr	r1, [r7, #4]
 8005ffe:	68b8      	ldr	r0, [r7, #8]
 8006000:	f7fc fa4a 	bl	8002498 <led_on_led_ctrl>
}
 8006004:	bf00      	nop
 8006006:	3710      	adds	r7, #16
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 800600c:	b480      	push	{r7}
 800600e:	b085      	sub	sp, #20
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
    (void) r;
    (void) f;
    (void) l; /* opcional */
}
 8006018:	bf00      	nop
 800601a:	3714      	adds	r7, #20
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <h_set_origin>:

// Novos serviços: set_origin e encoder_status (telemetria)
static void h_set_origin(router_t *r, const uint8_t *f, uint32_t l) {
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_origin(f, l);
 8006030:	6879      	ldr	r1, [r7, #4]
 8006032:	68b8      	ldr	r0, [r7, #8]
 8006034:	f7ff fa6e 	bl	8005514 <motion_on_set_origin>
}
 8006038:	bf00      	nop
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <h_encoder_status>:
static void h_encoder_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_encoder_status(f, l);
 800604c:	6879      	ldr	r1, [r7, #4]
 800604e:	68b8      	ldr	r0, [r7, #8]
 8006050:	f7ff fb10 	bl	8005674 <motion_on_encoder_status>
}
 8006054:	bf00      	nop
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <h_set_microsteps>:
static void h_set_microsteps(router_t *r, const uint8_t *f, uint32_t l) {
 800605c:	b580      	push	{r7, lr}
 800605e:	b084      	sub	sp, #16
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps(f, l);
 8006068:	6879      	ldr	r1, [r7, #4]
 800606a:	68b8      	ldr	r0, [r7, #8]
 800606c:	f7ff fbec 	bl	8005848 <motion_on_set_microsteps>
}
 8006070:	bf00      	nop
 8006072:	3710      	adds	r7, #16
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}

08006078 <h_set_microsteps_axes>:
static void h_set_microsteps_axes(router_t *r, const uint8_t *f, uint32_t l) {
 8006078:	b580      	push	{r7, lr}
 800607a:	b084      	sub	sp, #16
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps_axes(f, l);
 8006084:	6879      	ldr	r1, [r7, #4]
 8006086:	68b8      	ldr	r0, [r7, #8]
 8006088:	f7ff fc64 	bl	8005954 <motion_on_set_microsteps_axes>
}
 800608c:	bf00      	nop
 800608e:	3710      	adds	r7, #16
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}

08006094 <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 8006094:	b480      	push	{r7}
 8006096:	b085      	sub	sp, #20
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]
	(void) r;
	//test_spi_on_hello(f, l);
}
 80060a0:	bf00      	nop
 80060a2:	3714      	adds	r7, #20
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
	if (!h)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d027      	beq.n	800610a <services_register_handlers+0x5e>
		return;
	h->on_move_queue_add = h_move_queue_add;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a16      	ldr	r2, [pc, #88]	@ (8006118 <services_register_handlers+0x6c>)
 80060be:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	4a16      	ldr	r2, [pc, #88]	@ (800611c <services_register_handlers+0x70>)
 80060c4:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a15      	ldr	r2, [pc, #84]	@ (8006120 <services_register_handlers+0x74>)
 80060ca:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a15      	ldr	r2, [pc, #84]	@ (8006124 <services_register_handlers+0x78>)
 80060d0:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	4a14      	ldr	r2, [pc, #80]	@ (8006128 <services_register_handlers+0x7c>)
 80060d6:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	4a14      	ldr	r2, [pc, #80]	@ (800612c <services_register_handlers+0x80>)
 80060dc:	615a      	str	r2, [r3, #20]
    h->on_led_ctrl = h_led_ctrl;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a13      	ldr	r2, [pc, #76]	@ (8006130 <services_register_handlers+0x84>)
 80060e2:	619a      	str	r2, [r3, #24]
    h->on_fpga_status = h_fpga_status;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4a13      	ldr	r2, [pc, #76]	@ (8006134 <services_register_handlers+0x88>)
 80060e8:	61da      	str	r2, [r3, #28]
    h->on_set_origin = h_set_origin;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a12      	ldr	r2, [pc, #72]	@ (8006138 <services_register_handlers+0x8c>)
 80060ee:	621a      	str	r2, [r3, #32]
    h->on_encoder_status = h_encoder_status;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a12      	ldr	r2, [pc, #72]	@ (800613c <services_register_handlers+0x90>)
 80060f4:	625a      	str	r2, [r3, #36]	@ 0x24
    h->on_set_microsteps = h_set_microsteps;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a11      	ldr	r2, [pc, #68]	@ (8006140 <services_register_handlers+0x94>)
 80060fa:	629a      	str	r2, [r3, #40]	@ 0x28
    h->on_set_microsteps_axes = h_set_microsteps_axes;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4a11      	ldr	r2, [pc, #68]	@ (8006144 <services_register_handlers+0x98>)
 8006100:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->on_test_hello = h_test_hello;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a10      	ldr	r2, [pc, #64]	@ (8006148 <services_register_handlers+0x9c>)
 8006106:	631a      	str	r2, [r3, #48]	@ 0x30
 8006108:	e000      	b.n	800610c <services_register_handlers+0x60>
		return;
 800610a:	bf00      	nop
}
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	08005f49 	.word	0x08005f49
 800611c:	08005f65 	.word	0x08005f65
 8006120:	08005f81 	.word	0x08005f81
 8006124:	08005f9d 	.word	0x08005f9d
 8006128:	08005fb9 	.word	0x08005fb9
 800612c:	08005fd5 	.word	0x08005fd5
 8006130:	08005ff1 	.word	0x08005ff1
 8006134:	0800600d 	.word	0x0800600d
 8006138:	08006025 	.word	0x08006025
 800613c:	08006041 	.word	0x08006041
 8006140:	0800605d 	.word	0x0800605d
 8006144:	08006079 	.word	0x08006079
 8006148:	08006095 	.word	0x08006095

0800614c <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b082      	sub	sp, #8
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 8006154:	2216      	movs	r2, #22
 8006156:	2100      	movs	r1, #0
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f00a f93f 	bl	80103dc <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	3316      	adds	r3, #22
 8006162:	2214      	movs	r2, #20
 8006164:	21a5      	movs	r1, #165	@ 0xa5
 8006166:	4618      	mov	r0, r3
 8006168:	f00a f938 	bl	80103dc <memset>
}
 800616c:	bf00      	nop
 800616e:	3708      	adds	r7, #8
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 8006174:	b480      	push	{r7}
 8006176:	b085      	sub	sp, #20
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	460b      	mov	r3, r1
 800617e:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8006180:	2300      	movs	r3, #0
 8006182:	60fb      	str	r3, [r7, #12]
 8006184:	e00b      	b.n	800619e <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	4413      	add	r3, r2
 800618c:	781b      	ldrb	r3, [r3, #0]
 800618e:	78fa      	ldrb	r2, [r7, #3]
 8006190:	429a      	cmp	r2, r3
 8006192:	d001      	beq.n	8006198 <is_fill42+0x24>
 8006194:	2300      	movs	r3, #0
 8006196:	e006      	b.n	80061a6 <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	3301      	adds	r3, #1
 800619c:	60fb      	str	r3, [r7, #12]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2b29      	cmp	r3, #41	@ 0x29
 80061a2:	d9f0      	bls.n	8006186 <is_fill42+0x12>
    return 1;
 80061a4:	2301      	movs	r3, #1
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3714      	adds	r7, #20
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr

080061b2 <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b087      	sub	sp, #28
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	60f8      	str	r0, [r7, #12]
 80061ba:	60b9      	str	r1, [r7, #8]
 80061bc:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 80061be:	2300      	movs	r3, #0
 80061c0:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 80061c2:	e002      	b.n	80061ca <find_frame+0x18>
 80061c4:	8afb      	ldrh	r3, [r7, #22]
 80061c6:	3301      	adds	r3, #1
 80061c8:	82fb      	strh	r3, [r7, #22]
 80061ca:	8afb      	ldrh	r3, [r7, #22]
 80061cc:	2b29      	cmp	r3, #41	@ 0x29
 80061ce:	d805      	bhi.n	80061dc <find_frame+0x2a>
 80061d0:	8afb      	ldrh	r3, [r7, #22]
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	4413      	add	r3, r2
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	2baa      	cmp	r3, #170	@ 0xaa
 80061da:	d1f3      	bne.n	80061c4 <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 80061dc:	8afb      	ldrh	r3, [r7, #22]
 80061de:	2b29      	cmp	r3, #41	@ 0x29
 80061e0:	d901      	bls.n	80061e6 <find_frame+0x34>
 80061e2:	2300      	movs	r3, #0
 80061e4:	e01d      	b.n	8006222 <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 80061e6:	8afb      	ldrh	r3, [r7, #22]
 80061e8:	3301      	adds	r3, #1
 80061ea:	82bb      	strh	r3, [r7, #20]
 80061ec:	e015      	b.n	800621a <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 80061ee:	8abb      	ldrh	r3, [r7, #20]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	4413      	add	r3, r2
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	2b55      	cmp	r3, #85	@ 0x55
 80061f8:	d10c      	bne.n	8006214 <find_frame+0x62>
            *off = i;
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	8afa      	ldrh	r2, [r7, #22]
 80061fe:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 8006200:	8aba      	ldrh	r2, [r7, #20]
 8006202:	8afb      	ldrh	r3, [r7, #22]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	b29b      	uxth	r3, r3
 8006208:	3301      	adds	r3, #1
 800620a:	b29a      	uxth	r2, r3
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	801a      	strh	r2, [r3, #0]
            return 1;
 8006210:	2301      	movs	r3, #1
 8006212:	e006      	b.n	8006222 <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8006214:	8abb      	ldrh	r3, [r7, #20]
 8006216:	3301      	adds	r3, #1
 8006218:	82bb      	strh	r3, [r7, #20]
 800621a:	8abb      	ldrh	r3, [r7, #20]
 800621c:	2b29      	cmp	r3, #41	@ 0x29
 800621e:	d9e6      	bls.n	80061ee <find_frame+0x3c>
        }
    }
    return 0;
 8006220:	2300      	movs	r3, #0
}
 8006222:	4618      	mov	r0, r3
 8006224:	371c      	adds	r7, #28
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
	...

08006230 <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b08e      	sub	sp, #56	@ 0x38
 8006234:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 8006236:	2300      	movs	r3, #0
 8006238:	637b      	str	r3, [r7, #52]	@ 0x34

    if (!g_resp_fifo) {
 800623a:	4b21      	ldr	r3, [pc, #132]	@ (80062c0 <prepare_next_tx+0x90>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d106      	bne.n	8006250 <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006242:	4820      	ldr	r0, [pc, #128]	@ (80062c4 <prepare_next_tx+0x94>)
 8006244:	f7ff ff82 	bl	800614c <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8006248:	4b1f      	ldr	r3, [pc, #124]	@ (80062c8 <prepare_next_tx+0x98>)
 800624a:	2200      	movs	r2, #0
 800624c:	701a      	strb	r2, [r3, #0]
 800624e:	e034      	b.n	80062ba <prepare_next_tx+0x8a>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 8006250:	4b1b      	ldr	r3, [pc, #108]	@ (80062c0 <prepare_next_tx+0x90>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	1d39      	adds	r1, r7, #4
 8006256:	222a      	movs	r2, #42	@ 0x2a
 8006258:	4618      	mov	r0, r3
 800625a:	f7fb fb59 	bl	8001910 <resp_fifo_pop>
 800625e:	6378      	str	r0, [r7, #52]	@ 0x34
    if (n > 0) {
 8006260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006262:	2b00      	cmp	r3, #0
 8006264:	dd23      	ble.n	80062ae <prepare_next_tx+0x7e>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 8006266:	222a      	movs	r2, #42	@ 0x2a
 8006268:	2100      	movs	r1, #0
 800626a:	4816      	ldr	r0, [pc, #88]	@ (80062c4 <prepare_next_tx+0x94>)
 800626c:	f00a f8b6 	bl	80103dc <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 8006270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006272:	2b14      	cmp	r3, #20
 8006274:	dc02      	bgt.n	800627c <prepare_next_tx+0x4c>
 8006276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006278:	b29b      	uxth	r3, r3
 800627a:	e000      	b.n	800627e <prepare_next_tx+0x4e>
 800627c:	2314      	movs	r3, #20
 800627e:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 8006280:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006282:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8006286:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 8006288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800628a:	b29a      	uxth	r2, r3
 800628c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 8006292:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006294:	4a0b      	ldr	r2, [pc, #44]	@ (80062c4 <prepare_next_tx+0x94>)
 8006296:	1898      	adds	r0, r3, r2
 8006298:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800629a:	1d3a      	adds	r2, r7, #4
 800629c:	4413      	add	r3, r2
 800629e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80062a0:	4619      	mov	r1, r3
 80062a2:	f00a f926 	bl	80104f2 <memcpy>
        g_state = APP_SPI_PENDING;
 80062a6:	4b08      	ldr	r3, [pc, #32]	@ (80062c8 <prepare_next_tx+0x98>)
 80062a8:	2202      	movs	r2, #2
 80062aa:	701a      	strb	r2, [r3, #0]
 80062ac:	e005      	b.n	80062ba <prepare_next_tx+0x8a>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 80062ae:	4805      	ldr	r0, [pc, #20]	@ (80062c4 <prepare_next_tx+0x94>)
 80062b0:	f7ff ff4c 	bl	800614c <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 80062b4:	4b04      	ldr	r3, [pc, #16]	@ (80062c8 <prepare_next_tx+0x98>)
 80062b6:	2200      	movs	r2, #0
 80062b8:	701a      	strb	r2, [r3, #0]
    }
}
 80062ba:	3738      	adds	r7, #56	@ 0x38
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	20002fa0 	.word	0x20002fa0
 80062c4:	20002fd0 	.word	0x20002fd0
 80062c8:	20002ffc 	.word	0x20002ffc

080062cc <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	af00      	add	r7, sp, #0
    if (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 80062d0:	480d      	ldr	r0, [pc, #52]	@ (8006308 <restart_spi_dma+0x3c>)
 80062d2:	f005 fbb9 	bl	800ba48 <HAL_SPI_GetState>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d003      	beq.n	80062e4 <restart_spi_dma+0x18>
        g_spi_error_flag = 1u;
 80062dc:	4b0b      	ldr	r3, [pc, #44]	@ (800630c <restart_spi_dma+0x40>)
 80062de:	2201      	movs	r2, #1
 80062e0:	701a      	strb	r2, [r3, #0]
        return;
 80062e2:	e00f      	b.n	8006304 <restart_spi_dma+0x38>
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi2,
 80062e4:	232a      	movs	r3, #42	@ 0x2a
 80062e6:	4a0a      	ldr	r2, [pc, #40]	@ (8006310 <restart_spi_dma+0x44>)
 80062e8:	490a      	ldr	r1, [pc, #40]	@ (8006314 <restart_spi_dma+0x48>)
 80062ea:	4807      	ldr	r0, [pc, #28]	@ (8006308 <restart_spi_dma+0x3c>)
 80062ec:	f005 f8ea 	bl	800b4c4 <HAL_SPI_TransmitReceive_DMA>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d003      	beq.n	80062fe <restart_spi_dma+0x32>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 80062f6:	4b05      	ldr	r3, [pc, #20]	@ (800630c <restart_spi_dma+0x40>)
 80062f8:	2201      	movs	r2, #1
 80062fa:	701a      	strb	r2, [r3, #0]
        return;
 80062fc:	e002      	b.n	8006304 <restart_spi_dma+0x38>
    }

    g_state = APP_SPI_BUSY;
 80062fe:	4b06      	ldr	r3, [pc, #24]	@ (8006318 <restart_spi_dma+0x4c>)
 8006300:	2201      	movs	r2, #1
 8006302:	701a      	strb	r2, [r3, #0]
}
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	20003040 	.word	0x20003040
 800630c:	20002ffb 	.word	0x20002ffb
 8006310:	20002fa4 	.word	0x20002fa4
 8006314:	20002fd0 	.word	0x20002fd0
 8006318:	20002ffc 	.word	0x20002ffc

0800631c <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 8006320:	2234      	movs	r2, #52	@ 0x34
 8006322:	2100      	movs	r1, #0
 8006324:	4813      	ldr	r0, [pc, #76]	@ (8006374 <app_init+0x58>)
 8006326:	f00a f859 	bl	80103dc <memset>
    services_register_handlers(&g_handlers);
 800632a:	4812      	ldr	r0, [pc, #72]	@ (8006374 <app_init+0x58>)
 800632c:	f7ff febe 	bl	80060ac <services_register_handlers>

    /* Inicializa serviços (ordem: log/diag, safety, periféricos simples, motion) */
#if LOG_ENABLE
    log_service_init();
 8006330:	f7fc f9ce 	bl	80026d0 <log_service_init>
#endif
    safety_service_init();
 8006334:	f7ff fd90 	bl	8005e58 <safety_service_init>
    led_service_init();
 8006338:	f7fc f816 	bl	8002368 <led_service_init>
    home_service_init();
 800633c:	f7fb fd24 	bl	8001d88 <home_service_init>
    probe_service_init();
 8006340:	f7ff fd42 	bl	8005dc8 <probe_service_init>
    motion_service_init();
 8006344:	f7fd fd72 	bl	8003e2c <motion_service_init>

    g_resp_fifo = resp_fifo_create();
 8006348:	f7fb fa85 	bl	8001856 <resp_fifo_create>
 800634c:	4603      	mov	r3, r0
 800634e:	4a0a      	ldr	r2, [pc, #40]	@ (8006378 <app_init+0x5c>)
 8006350:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 8006352:	4b09      	ldr	r3, [pc, #36]	@ (8006378 <app_init+0x5c>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a07      	ldr	r2, [pc, #28]	@ (8006374 <app_init+0x58>)
 8006358:	4619      	mov	r1, r3
 800635a:	4808      	ldr	r0, [pc, #32]	@ (800637c <app_init+0x60>)
 800635c:	f7fb fb1e 	bl	800199c <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8006360:	4807      	ldr	r0, [pc, #28]	@ (8006380 <app_init+0x64>)
 8006362:	f7ff fef3 	bl	800614c <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 8006366:	f7ff ffb1 	bl	80062cc <restart_spi_dma>
    g_state = APP_SPI_READY;
 800636a:	4b06      	ldr	r3, [pc, #24]	@ (8006384 <app_init+0x68>)
 800636c:	2200      	movs	r2, #0
 800636e:	701a      	strb	r2, [r3, #0]
}
 8006370:	bf00      	nop
 8006372:	bd80      	pop	{r7, pc}
 8006374:	20002f6c 	.word	0x20002f6c
 8006378:	20002fa0 	.word	0x20002fa0
 800637c:	20002f24 	.word	0x20002f24
 8006380:	20002fd0 	.word	0x20002fd0
 8006384:	20002ffc 	.word	0x20002ffc

08006388 <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 800638e:	4b19      	ldr	r3, [pc, #100]	@ (80063f4 <app_poll+0x6c>)
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	b2db      	uxtb	r3, r3
 8006394:	2b00      	cmp	r3, #0
 8006396:	d028      	beq.n	80063ea <app_poll+0x62>
    g_spi_round_done = 0u;
 8006398:	4b16      	ldr	r3, [pc, #88]	@ (80063f4 <app_poll+0x6c>)
 800639a:	2200      	movs	r2, #0
 800639c:	701a      	strb	r2, [r3, #0]

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 800639e:	213c      	movs	r1, #60	@ 0x3c
 80063a0:	4815      	ldr	r0, [pc, #84]	@ (80063f8 <app_poll+0x70>)
 80063a2:	f7ff fee7 	bl	8006174 <is_fill42>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d119      	bne.n	80063e0 <app_poll+0x58>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 80063ac:	2300      	movs	r3, #0
 80063ae:	80fb      	strh	r3, [r7, #6]
 80063b0:	2300      	movs	r3, #0
 80063b2:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 80063b4:	1d3a      	adds	r2, r7, #4
 80063b6:	1dbb      	adds	r3, r7, #6
 80063b8:	4619      	mov	r1, r3
 80063ba:	480f      	ldr	r0, [pc, #60]	@ (80063f8 <app_poll+0x70>)
 80063bc:	f7ff fef9 	bl	80061b2 <find_frame>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d009      	beq.n	80063da <app_poll+0x52>
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 80063c6:	88fb      	ldrh	r3, [r7, #6]
 80063c8:	461a      	mov	r2, r3
 80063ca:	4b0b      	ldr	r3, [pc, #44]	@ (80063f8 <app_poll+0x70>)
 80063cc:	4413      	add	r3, r2
 80063ce:	88ba      	ldrh	r2, [r7, #4]
 80063d0:	4619      	mov	r1, r3
 80063d2:	480a      	ldr	r0, [pc, #40]	@ (80063fc <app_poll+0x74>)
 80063d4:	f7fb fcb0 	bl	8001d38 <router_feed_bytes>
 80063d8:	e002      	b.n	80063e0 <app_poll+0x58>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 80063da:	4b09      	ldr	r3, [pc, #36]	@ (8006400 <app_poll+0x78>)
 80063dc:	2201      	movs	r2, #1
 80063de:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 80063e0:	f7ff ff26 	bl	8006230 <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 80063e4:	f7ff ff72 	bl	80062cc <restart_spi_dma>
 80063e8:	e000      	b.n	80063ec <app_poll+0x64>
    if (!g_spi_round_done) return;
 80063ea:	bf00      	nop
}
 80063ec:	3708      	adds	r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	20002ffa 	.word	0x20002ffa
 80063f8:	20002fa4 	.word	0x20002fa4
 80063fc:	20002f24 	.word	0x20002f24
 8006400:	20002ffb 	.word	0x20002ffb

08006404 <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d008      	beq.n	8006424 <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a07      	ldr	r2, [pc, #28]	@ (8006434 <app_spi_isr_txrx_done+0x30>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d105      	bne.n	8006428 <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 800641c:	4b06      	ldr	r3, [pc, #24]	@ (8006438 <app_spi_isr_txrx_done+0x34>)
 800641e:	2201      	movs	r2, #1
 8006420:	701a      	strb	r2, [r3, #0]
 8006422:	e002      	b.n	800642a <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 8006424:	bf00      	nop
 8006426:	e000      	b.n	800642a <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006428:	bf00      	nop
}
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr
 8006434:	40003800 	.word	0x40003800
 8006438:	20002ffa 	.word	0x20002ffa

0800643c <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 8006446:	4b0f      	ldr	r3, [pc, #60]	@ (8006484 <app_resp_push+0x48>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d005      	beq.n	800645a <app_resp_push+0x1e>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d002      	beq.n	800645a <app_resp_push+0x1e>
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d102      	bne.n	8006460 <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 800645a:	f04f 33ff 	mov.w	r3, #4294967295
 800645e:	e00d      	b.n	800647c <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	2b14      	cmp	r3, #20
 8006464:	d902      	bls.n	800646c <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 8006466:	f06f 0303 	mvn.w	r3, #3
 800646a:	e007      	b.n	800647c <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 800646c:	4b05      	ldr	r3, [pc, #20]	@ (8006484 <app_resp_push+0x48>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	683a      	ldr	r2, [r7, #0]
 8006472:	6879      	ldr	r1, [r7, #4]
 8006474:	4618      	mov	r0, r3
 8006476:	f7fb f9f7 	bl	8001868 <resp_fifo_push>
 800647a:	4603      	mov	r3, r0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3708      	adds	r7, #8
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	20002fa0 	.word	0x20002fa0

08006488 <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b08e      	sub	sp, #56	@ 0x38
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8006490:	f107 0314 	add.w	r3, r7, #20
 8006494:	2224      	movs	r2, #36	@ 0x24
 8006496:	2100      	movs	r1, #0
 8006498:	4618      	mov	r0, r3
 800649a:	f009 ff9f 	bl	80103dc <memset>
    TIM_MasterConfigTypeDef master = {0};
 800649e:	f107 0308 	add.w	r3, r7, #8
 80064a2:	2200      	movs	r2, #0
 80064a4:	601a      	str	r2, [r3, #0]
 80064a6:	605a      	str	r2, [r3, #4]
 80064a8:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 80064aa:	2303      	movs	r3, #3
 80064ac:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 80064ae:	2300      	movs	r3, #0
 80064b0:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80064b2:	2301      	movs	r3, #1
 80064b4:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 80064b6:	2300      	movs	r3, #0
 80064b8:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 80064ba:	2300      	movs	r3, #0
 80064bc:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 80064be:	2300      	movs	r3, #0
 80064c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80064c2:	2301      	movs	r3, #1
 80064c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 80064c6:	2300      	movs	r3, #0
 80064c8:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 80064ca:	2300      	movs	r3, #0
 80064cc:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 80064ce:	f107 0314 	add.w	r3, r7, #20
 80064d2:	4619      	mov	r1, r3
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f006 fba5 	bl	800cc24 <HAL_TIM_Encoder_Init>
 80064da:	4603      	mov	r3, r0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d001      	beq.n	80064e4 <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 80064e0:	f000 fb78 	bl	8006bd4 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 80064e4:	2300      	movs	r3, #0
 80064e6:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80064e8:	2300      	movs	r3, #0
 80064ea:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 80064ec:	f107 0308 	add.w	r3, r7, #8
 80064f0:	4619      	mov	r1, r3
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f008 fa7a 	bl	800e9ec <HAL_TIMEx_MasterConfigSynchronization>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d001      	beq.n	8006502 <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 80064fe:	f000 fb69 	bl	8006bd4 <Error_Handler>
    }
}
 8006502:	bf00      	nop
 8006504:	3738      	adds	r7, #56	@ 0x38
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 800650a:	b580      	push	{r7, lr}
 800650c:	b08a      	sub	sp, #40	@ 0x28
 800650e:	af00      	add	r7, sp, #0
 8006510:	60f8      	str	r0, [r7, #12]
 8006512:	60b9      	str	r1, [r7, #8]
 8006514:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 8006516:	f107 0314 	add.w	r3, r7, #20
 800651a:	2200      	movs	r2, #0
 800651c:	601a      	str	r2, [r3, #0]
 800651e:	605a      	str	r2, [r3, #4]
 8006520:	609a      	str	r2, [r3, #8]
 8006522:	60da      	str	r2, [r3, #12]
 8006524:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 800652a:	2301      	movs	r3, #1
 800652c:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 800652e:	2300      	movs	r3, #0
 8006530:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 8006536:	f107 0314 	add.w	r3, r7, #20
 800653a:	4619      	mov	r1, r3
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f001 fe1d 	bl	800817c <HAL_GPIO_Init>
}
 8006542:	bf00      	nop
 8006544:	3728      	adds	r7, #40	@ 0x28
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
	...

0800654c <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b086      	sub	sp, #24
 8006550:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 8006552:	1d3b      	adds	r3, r7, #4
 8006554:	2200      	movs	r2, #0
 8006556:	601a      	str	r2, [r3, #0]
 8006558:	605a      	str	r2, [r3, #4]
 800655a:	609a      	str	r2, [r3, #8]
 800655c:	60da      	str	r2, [r3, #12]
 800655e:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 8006560:	2203      	movs	r2, #3
 8006562:	2113      	movs	r1, #19
 8006564:	4825      	ldr	r0, [pc, #148]	@ (80065fc <board_config_apply_motion_gpio+0xb0>)
 8006566:	f7ff ffd0 	bl	800650a <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 800656a:	2203      	movs	r2, #3
 800656c:	2104      	movs	r1, #4
 800656e:	4823      	ldr	r0, [pc, #140]	@ (80065fc <board_config_apply_motion_gpio+0xb0>)
 8006570:	f7ff ffcb 	bl	800650a <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 8006574:	2203      	movs	r2, #3
 8006576:	210c      	movs	r1, #12
 8006578:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800657c:	f7ff ffc5 	bl	800650a <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 8006580:	2200      	movs	r2, #0
 8006582:	2130      	movs	r1, #48	@ 0x30
 8006584:	481e      	ldr	r0, [pc, #120]	@ (8006600 <board_config_apply_motion_gpio+0xb4>)
 8006586:	f7ff ffc0 	bl	800650a <configure_output>
    configure_output(GPIOD, GPIO_PIN_14, GPIO_SPEED_FREQ_LOW);
 800658a:	2200      	movs	r2, #0
 800658c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006590:	481c      	ldr	r0, [pc, #112]	@ (8006604 <board_config_apply_motion_gpio+0xb8>)
 8006592:	f7ff ffba 	bl	800650a <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8006596:	2200      	movs	r2, #0
 8006598:	2117      	movs	r1, #23
 800659a:	4818      	ldr	r0, [pc, #96]	@ (80065fc <board_config_apply_motion_gpio+0xb0>)
 800659c:	f002 f89a 	bl	80086d4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 80065a0:	2200      	movs	r2, #0
 80065a2:	210c      	movs	r1, #12
 80065a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80065a8:	f002 f894 	bl	80086d4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);     /* EN_X desabilitado (alto) */
 80065ac:	2201      	movs	r2, #1
 80065ae:	2110      	movs	r1, #16
 80065b0:	4813      	ldr	r0, [pc, #76]	@ (8006600 <board_config_apply_motion_gpio+0xb4>)
 80065b2:	f002 f88f 	bl	80086d4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);   /* EN_Y habilitado (baixo) */
 80065b6:	2200      	movs	r2, #0
 80065b8:	2120      	movs	r1, #32
 80065ba:	4811      	ldr	r0, [pc, #68]	@ (8006600 <board_config_apply_motion_gpio+0xb4>)
 80065bc:	f002 f88a 	bl	80086d4 <HAL_GPIO_WritePin>
    // EN_Z (PD14) ativo em nível baixo por solicitação: inicia habilitado
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80065c0:	2200      	movs	r2, #0
 80065c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80065c6:	480f      	ldr	r0, [pc, #60]	@ (8006604 <board_config_apply_motion_gpio+0xb8>)
 80065c8:	f002 f884 	bl	80086d4 <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 80065cc:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80065d0:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 80065d2:	2301      	movs	r3, #1
 80065d4:	60fb      	str	r3, [r7, #12]
     */
#if 0
    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;  /* PC0/PC1/PC2 como EXTI */
    HAL_GPIO_Init(GPIOC, &init);
#else
    init.Pin = GPIO_PIN_1;                             /* Somente PC1 como EXTI */
 80065d6:	2302      	movs	r3, #2
 80065d8:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 80065da:	1d3b      	adds	r3, r7, #4
 80065dc:	4619      	mov	r1, r3
 80065de:	4808      	ldr	r0, [pc, #32]	@ (8006600 <board_config_apply_motion_gpio+0xb4>)
 80065e0:	f001 fdcc 	bl	800817c <HAL_GPIO_Init>
#endif

    init.Pin = GPIO_PIN_13;                            /* EXTI do PC13 permanece */
 80065e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80065e8:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 80065ea:	1d3b      	adds	r3, r7, #4
 80065ec:	4619      	mov	r1, r3
 80065ee:	4804      	ldr	r0, [pc, #16]	@ (8006600 <board_config_apply_motion_gpio+0xb4>)
 80065f0:	f001 fdc4 	bl	800817c <HAL_GPIO_Init>
}
 80065f4:	bf00      	nop
 80065f6:	3718      	adds	r7, #24
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}
 80065fc:	48000400 	.word	0x48000400
 8006600:	48000800 	.word	0x48000800
 8006604:	48000c00 	.word	0x48000c00

08006608 <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim3);
 800660c:	4803      	ldr	r0, [pc, #12]	@ (800661c <board_config_force_encoder_quadrature+0x14>)
 800660e:	f7ff ff3b 	bl	8006488 <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 8006612:	4803      	ldr	r0, [pc, #12]	@ (8006620 <board_config_force_encoder_quadrature+0x18>)
 8006614:	f7ff ff38 	bl	8006488 <configure_encoder_timer>
}
 8006618:	bf00      	nop
 800661a:	bd80      	pop	{r7, pc}
 800661c:	20003138 	.word	0x20003138
 8006620:	20003184 	.word	0x20003184

08006624 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8006628:	2200      	movs	r2, #0
 800662a:	2100      	movs	r1, #0
 800662c:	2006      	movs	r0, #6
 800662e:	f001 fa0f 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8006632:	2006      	movs	r0, #6
 8006634:	f001 fa38 	bl	8007aa8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8006638:	2200      	movs	r2, #0
 800663a:	2100      	movs	r1, #0
 800663c:	2007      	movs	r0, #7
 800663e:	f001 fa07 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8006642:	2007      	movs	r0, #7
 8006644:	f001 fa30 	bl	8007aa8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8006648:	2200      	movs	r2, #0
 800664a:	2100      	movs	r1, #0
 800664c:	2008      	movs	r0, #8
 800664e:	f001 f9ff 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8006652:	2008      	movs	r0, #8
 8006654:	f001 fa28 	bl	8007aa8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8006658:	2200      	movs	r2, #0
 800665a:	2100      	movs	r1, #0
 800665c:	2028      	movs	r0, #40	@ 0x28
 800665e:	f001 f9f7 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006662:	2028      	movs	r0, #40	@ 0x28
 8006664:	f001 fa20 	bl	8007aa8 <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006668:	2200      	movs	r2, #0
 800666a:	2101      	movs	r1, #1
 800666c:	2036      	movs	r0, #54	@ 0x36
 800666e:	f001 f9ef 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006672:	2036      	movs	r0, #54	@ 0x36
 8006674:	f001 fa18 	bl	8007aa8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 8006678:	2200      	movs	r2, #0
 800667a:	2102      	movs	r1, #2
 800667c:	200e      	movs	r0, #14
 800667e:	f001 f9e7 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8006682:	200e      	movs	r0, #14
 8006684:	f001 fa10 	bl	8007aa8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8006688:	2200      	movs	r2, #0
 800668a:	2102      	movs	r1, #2
 800668c:	200f      	movs	r0, #15
 800668e:	f001 f9df 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8006692:	200f      	movs	r0, #15
 8006694:	f001 fa08 	bl	8007aa8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8006698:	2200      	movs	r2, #0
 800669a:	2103      	movs	r1, #3
 800669c:	2037      	movs	r0, #55	@ 0x37
 800669e:	f001 f9d7 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80066a2:	2037      	movs	r0, #55	@ 0x37
 80066a4:	f001 fa00 	bl	8007aa8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 80066a8:	2200      	movs	r2, #0
 80066aa:	2104      	movs	r1, #4
 80066ac:	2025      	movs	r0, #37	@ 0x25
 80066ae:	f001 f9cf 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80066b2:	2025      	movs	r0, #37	@ 0x25
 80066b4:	f001 f9f8 	bl	8007aa8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80066b8:	2200      	movs	r2, #0
 80066ba:	2105      	movs	r1, #5
 80066bc:	2024      	movs	r0, #36	@ 0x24
 80066be:	f001 f9c7 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80066c2:	2024      	movs	r0, #36	@ 0x24
 80066c4:	f001 f9f0 	bl	8007aa8 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 80066c8:	2200      	movs	r2, #0
 80066ca:	2106      	movs	r1, #6
 80066cc:	2018      	movs	r0, #24
 80066ce:	f001 f9bf 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80066d2:	2018      	movs	r0, #24
 80066d4:	f001 f9e8 	bl	8007aa8 <HAL_NVIC_EnableIRQ>
}
 80066d8:	bf00      	nop
 80066da:	bd80      	pop	{r7, pc}

080066dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b082      	sub	sp, #8
 80066e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80066e2:	4b10      	ldr	r3, [pc, #64]	@ (8006724 <MX_DMA_Init+0x48>)
 80066e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066e6:	4a0f      	ldr	r2, [pc, #60]	@ (8006724 <MX_DMA_Init+0x48>)
 80066e8:	f043 0301 	orr.w	r3, r3, #1
 80066ec:	6493      	str	r3, [r2, #72]	@ 0x48
 80066ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006724 <MX_DMA_Init+0x48>)
 80066f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066f2:	f003 0301 	and.w	r3, r3, #1
 80066f6:	607b      	str	r3, [r7, #4]
 80066f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80066fa:	2200      	movs	r2, #0
 80066fc:	2100      	movs	r1, #0
 80066fe:	200e      	movs	r0, #14
 8006700:	f001 f9a6 	bl	8007a50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8006704:	200e      	movs	r0, #14
 8006706:	f001 f9cf 	bl	8007aa8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800670a:	2200      	movs	r2, #0
 800670c:	2100      	movs	r1, #0
 800670e:	200f      	movs	r0, #15
 8006710:	f001 f99e 	bl	8007a50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8006714:	200f      	movs	r0, #15
 8006716:	f001 f9c7 	bl	8007aa8 <HAL_NVIC_EnableIRQ>

}
 800671a:	bf00      	nop
 800671c:	3708      	adds	r7, #8
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	40021000 	.word	0x40021000

08006728 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b08c      	sub	sp, #48	@ 0x30
 800672c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800672e:	f107 031c 	add.w	r3, r7, #28
 8006732:	2200      	movs	r2, #0
 8006734:	601a      	str	r2, [r3, #0]
 8006736:	605a      	str	r2, [r3, #4]
 8006738:	609a      	str	r2, [r3, #8]
 800673a:	60da      	str	r2, [r3, #12]
 800673c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800673e:	4b4d      	ldr	r3, [pc, #308]	@ (8006874 <MX_GPIO_Init+0x14c>)
 8006740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006742:	4a4c      	ldr	r2, [pc, #304]	@ (8006874 <MX_GPIO_Init+0x14c>)
 8006744:	f043 0310 	orr.w	r3, r3, #16
 8006748:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800674a:	4b4a      	ldr	r3, [pc, #296]	@ (8006874 <MX_GPIO_Init+0x14c>)
 800674c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800674e:	f003 0310 	and.w	r3, r3, #16
 8006752:	61bb      	str	r3, [r7, #24]
 8006754:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006756:	4b47      	ldr	r3, [pc, #284]	@ (8006874 <MX_GPIO_Init+0x14c>)
 8006758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800675a:	4a46      	ldr	r2, [pc, #280]	@ (8006874 <MX_GPIO_Init+0x14c>)
 800675c:	f043 0304 	orr.w	r3, r3, #4
 8006760:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006762:	4b44      	ldr	r3, [pc, #272]	@ (8006874 <MX_GPIO_Init+0x14c>)
 8006764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006766:	f003 0304 	and.w	r3, r3, #4
 800676a:	617b      	str	r3, [r7, #20]
 800676c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800676e:	4b41      	ldr	r3, [pc, #260]	@ (8006874 <MX_GPIO_Init+0x14c>)
 8006770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006772:	4a40      	ldr	r2, [pc, #256]	@ (8006874 <MX_GPIO_Init+0x14c>)
 8006774:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800677a:	4b3e      	ldr	r3, [pc, #248]	@ (8006874 <MX_GPIO_Init+0x14c>)
 800677c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800677e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006782:	613b      	str	r3, [r7, #16]
 8006784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006786:	4b3b      	ldr	r3, [pc, #236]	@ (8006874 <MX_GPIO_Init+0x14c>)
 8006788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800678a:	4a3a      	ldr	r2, [pc, #232]	@ (8006874 <MX_GPIO_Init+0x14c>)
 800678c:	f043 0301 	orr.w	r3, r3, #1
 8006790:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006792:	4b38      	ldr	r3, [pc, #224]	@ (8006874 <MX_GPIO_Init+0x14c>)
 8006794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006796:	f003 0301 	and.w	r3, r3, #1
 800679a:	60fb      	str	r3, [r7, #12]
 800679c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800679e:	4b35      	ldr	r3, [pc, #212]	@ (8006874 <MX_GPIO_Init+0x14c>)
 80067a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067a2:	4a34      	ldr	r2, [pc, #208]	@ (8006874 <MX_GPIO_Init+0x14c>)
 80067a4:	f043 0302 	orr.w	r3, r3, #2
 80067a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80067aa:	4b32      	ldr	r3, [pc, #200]	@ (8006874 <MX_GPIO_Init+0x14c>)
 80067ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067ae:	f003 0302 	and.w	r3, r3, #2
 80067b2:	60bb      	str	r3, [r7, #8]
 80067b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80067b6:	4b2f      	ldr	r3, [pc, #188]	@ (8006874 <MX_GPIO_Init+0x14c>)
 80067b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067ba:	4a2e      	ldr	r2, [pc, #184]	@ (8006874 <MX_GPIO_Init+0x14c>)
 80067bc:	f043 0308 	orr.w	r3, r3, #8
 80067c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80067c2:	4b2c      	ldr	r3, [pc, #176]	@ (8006874 <MX_GPIO_Init+0x14c>)
 80067c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067c6:	f003 0308 	and.w	r3, r3, #8
 80067ca:	607b      	str	r3, [r7, #4]
 80067cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80067ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80067d2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80067d4:	2303      	movs	r3, #3
 80067d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067d8:	2300      	movs	r3, #0
 80067da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80067dc:	f107 031c 	add.w	r3, r7, #28
 80067e0:	4619      	mov	r1, r3
 80067e2:	4825      	ldr	r0, [pc, #148]	@ (8006878 <MX_GPIO_Init+0x150>)
 80067e4:	f001 fcca 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 80067e8:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 80067ec:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80067ee:	2303      	movs	r3, #3
 80067f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067f2:	2300      	movs	r3, #0
 80067f4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80067f6:	f107 031c 	add.w	r3, r7, #28
 80067fa:	4619      	mov	r1, r3
 80067fc:	481f      	ldr	r0, [pc, #124]	@ (800687c <MX_GPIO_Init+0x154>)
 80067fe:	f001 fcbd 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006802:	2303      	movs	r3, #3
 8006804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006806:	2303      	movs	r3, #3
 8006808:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800680a:	2300      	movs	r3, #0
 800680c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800680e:	f107 031c 	add.w	r3, r7, #28
 8006812:	4619      	mov	r1, r3
 8006814:	481a      	ldr	r0, [pc, #104]	@ (8006880 <MX_GPIO_Init+0x158>)
 8006816:	f001 fcb1 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 800681a:	f649 7338 	movw	r3, #40760	@ 0x9f38
 800681e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006820:	2303      	movs	r3, #3
 8006822:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006824:	2300      	movs	r3, #0
 8006826:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006828:	f107 031c 	add.w	r3, r7, #28
 800682c:	4619      	mov	r1, r3
 800682e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006832:	f001 fca3 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8006836:	f64d 7337 	movw	r3, #57143	@ 0xdf37
 800683a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800683c:	2303      	movs	r3, #3
 800683e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006840:	2300      	movs	r3, #0
 8006842:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006844:	f107 031c 	add.w	r3, r7, #28
 8006848:	4619      	mov	r1, r3
 800684a:	480e      	ldr	r0, [pc, #56]	@ (8006884 <MX_GPIO_Init+0x15c>)
 800684c:	f001 fc96 	bl	800817c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006850:	f64f 73e4 	movw	r3, #65508	@ 0xffe4
 8006854:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006856:	2303      	movs	r3, #3
 8006858:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800685a:	2300      	movs	r3, #0
 800685c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800685e:	f107 031c 	add.w	r3, r7, #28
 8006862:	4619      	mov	r1, r3
 8006864:	4808      	ldr	r0, [pc, #32]	@ (8006888 <MX_GPIO_Init+0x160>)
 8006866:	f001 fc89 	bl	800817c <HAL_GPIO_Init>

}
 800686a:	bf00      	nop
 800686c:	3730      	adds	r7, #48	@ 0x30
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	40021000 	.word	0x40021000
 8006878:	48001000 	.word	0x48001000
 800687c:	48000800 	.word	0x48000800
 8006880:	48001c00 	.word	0x48001c00
 8006884:	48000400 	.word	0x48000400
 8006888:	48000c00 	.word	0x48000c00

0800688c <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8006890:	4b16      	ldr	r3, [pc, #88]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 8006892:	4a17      	ldr	r2, [pc, #92]	@ (80068f0 <MX_LPTIM1_Init+0x64>)
 8006894:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8006896:	4b15      	ldr	r3, [pc, #84]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 8006898:	2200      	movs	r2, #0
 800689a:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 800689c:	4b13      	ldr	r3, [pc, #76]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 800689e:	2200      	movs	r2, #0
 80068a0:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80068a2:	4b12      	ldr	r3, [pc, #72]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 80068a4:	2200      	movs	r2, #0
 80068a6:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80068a8:	4b10      	ldr	r3, [pc, #64]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80068ae:	4b0f      	ldr	r3, [pc, #60]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 80068b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80068b4:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80068b6:	4b0d      	ldr	r3, [pc, #52]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 80068b8:	2200      	movs	r2, #0
 80068ba:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80068bc:	4b0b      	ldr	r3, [pc, #44]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 80068be:	2200      	movs	r2, #0
 80068c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80068c2:	4b0a      	ldr	r3, [pc, #40]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 80068c4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80068c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80068ca:	4b08      	ldr	r3, [pc, #32]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 80068cc:	2200      	movs	r2, #0
 80068ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80068d0:	4b06      	ldr	r3, [pc, #24]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 80068d2:	2200      	movs	r2, #0
 80068d4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80068d6:	4805      	ldr	r0, [pc, #20]	@ (80068ec <MX_LPTIM1_Init+0x60>)
 80068d8:	f001 ff62 	bl	80087a0 <HAL_LPTIM_Init>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d001      	beq.n	80068e6 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 80068e2:	f000 f977 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80068e6:	bf00      	nop
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop
 80068ec:	20003000 	.word	0x20003000
 80068f0:	40007c00 	.word	0x40007c00

080068f4 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b0ac      	sub	sp, #176	@ 0xb0
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068fc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006900:	2200      	movs	r2, #0
 8006902:	601a      	str	r2, [r3, #0]
 8006904:	605a      	str	r2, [r3, #4]
 8006906:	609a      	str	r2, [r3, #8]
 8006908:	60da      	str	r2, [r3, #12]
 800690a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800690c:	f107 0314 	add.w	r3, r7, #20
 8006910:	2288      	movs	r2, #136	@ 0x88
 8006912:	2100      	movs	r1, #0
 8006914:	4618      	mov	r0, r3
 8006916:	f009 fd61 	bl	80103dc <memset>
  if(lptimHandle->Instance==LPTIM1)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a25      	ldr	r2, [pc, #148]	@ (80069b4 <HAL_LPTIM_MspInit+0xc0>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d143      	bne.n	80069ac <HAL_LPTIM_MspInit+0xb8>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8006924:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006928:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 800692a:	2300      	movs	r3, #0
 800692c:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800692e:	f107 0314 	add.w	r3, r7, #20
 8006932:	4618      	mov	r0, r3
 8006934:	f003 fc50 	bl	800a1d8 <HAL_RCCEx_PeriphCLKConfig>
 8006938:	4603      	mov	r3, r0
 800693a:	2b00      	cmp	r3, #0
 800693c:	d001      	beq.n	8006942 <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 800693e:	f000 f949 	bl	8006bd4 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8006942:	4b1d      	ldr	r3, [pc, #116]	@ (80069b8 <HAL_LPTIM_MspInit+0xc4>)
 8006944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006946:	4a1c      	ldr	r2, [pc, #112]	@ (80069b8 <HAL_LPTIM_MspInit+0xc4>)
 8006948:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800694c:	6593      	str	r3, [r2, #88]	@ 0x58
 800694e:	4b1a      	ldr	r3, [pc, #104]	@ (80069b8 <HAL_LPTIM_MspInit+0xc4>)
 8006950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006952:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006956:	613b      	str	r3, [r7, #16]
 8006958:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800695a:	4b17      	ldr	r3, [pc, #92]	@ (80069b8 <HAL_LPTIM_MspInit+0xc4>)
 800695c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800695e:	4a16      	ldr	r2, [pc, #88]	@ (80069b8 <HAL_LPTIM_MspInit+0xc4>)
 8006960:	f043 0304 	orr.w	r3, r3, #4
 8006964:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006966:	4b14      	ldr	r3, [pc, #80]	@ (80069b8 <HAL_LPTIM_MspInit+0xc4>)
 8006968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800696a:	f003 0304 	and.w	r3, r3, #4
 800696e:	60fb      	str	r3, [r7, #12]
 8006970:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8006972:	2305      	movs	r3, #5
 8006974:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006978:	2302      	movs	r3, #2
 800697a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800697e:	2300      	movs	r3, #0
 8006980:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006984:	2300      	movs	r3, #0
 8006986:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 800698a:	2301      	movs	r3, #1
 800698c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006990:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006994:	4619      	mov	r1, r3
 8006996:	4809      	ldr	r0, [pc, #36]	@ (80069bc <HAL_LPTIM_MspInit+0xc8>)
 8006998:	f001 fbf0 	bl	800817c <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 800699c:	2200      	movs	r2, #0
 800699e:	2100      	movs	r1, #0
 80069a0:	2041      	movs	r0, #65	@ 0x41
 80069a2:	f001 f855 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 80069a6:	2041      	movs	r0, #65	@ 0x41
 80069a8:	f001 f87e 	bl	8007aa8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 80069ac:	bf00      	nop
 80069ae:	37b0      	adds	r7, #176	@ 0xb0
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	40007c00 	.word	0x40007c00
 80069b8:	40021000 	.word	0x40021000
 80069bc:	48000800 	.word	0x48000800

080069c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80069c4:	f000 fedf 	bl	8007786 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80069c8:	f000 f82a 	bl	8006a20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80069cc:	f7ff feac 	bl	8006728 <MX_GPIO_Init>
  MX_DMA_Init();
 80069d0:	f7ff fe84 	bl	80066dc <MX_DMA_Init>
  MX_SPI2_Init();
 80069d4:	f000 f922 	bl	8006c1c <MX_SPI2_Init>
  MX_TIM6_Init();
 80069d8:	f000 fbf0 	bl	80071bc <MX_TIM6_Init>
  MX_TIM5_Init();
 80069dc:	f000 fb98 	bl	8007110 <MX_TIM5_Init>
  MX_TIM7_Init();
 80069e0:	f000 fc22 	bl	8007228 <MX_TIM7_Init>
  MX_TIM3_Init();
 80069e4:	f000 fb3e 	bl	8007064 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80069e8:	f000 fe16 	bl	8007618 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 80069ec:	f000 fc52 	bl	8007294 <MX_TIM15_Init>
  MX_LPTIM1_Init();
 80069f0:	f7ff ff4c 	bl	800688c <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 80069f4:	f7ff fdaa 	bl	800654c <board_config_apply_motion_gpio>
    board_config_force_encoder_quadrature();
 80069f8:	f7ff fe06 	bl	8006608 <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 80069fc:	f7ff fe12 	bl	8006624 <board_config_apply_interrupt_priorities>
    app_init();
 8006a00:	f7ff fc8c 	bl	800631c <app_init>
    // Inicia timers do laço de passos (TIM6) e controle/status (TIM7)
    HAL_TIM_Base_Start_IT(&htim6);
 8006a04:	4804      	ldr	r0, [pc, #16]	@ (8006a18 <main+0x58>)
 8006a06:	f005 fbe1 	bl	800c1cc <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 8006a0a:	4804      	ldr	r0, [pc, #16]	@ (8006a1c <main+0x5c>)
 8006a0c:	f005 fbde 	bl	800c1cc <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 8006a10:	f7ff fcba 	bl	8006388 <app_poll>
 8006a14:	e7fc      	b.n	8006a10 <main+0x50>
 8006a16:	bf00      	nop
 8006a18:	200031d0 	.word	0x200031d0
 8006a1c:	2000321c 	.word	0x2000321c

08006a20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b096      	sub	sp, #88	@ 0x58
 8006a24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006a26:	f107 0314 	add.w	r3, r7, #20
 8006a2a:	2244      	movs	r2, #68	@ 0x44
 8006a2c:	2100      	movs	r1, #0
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f009 fcd4 	bl	80103dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006a34:	463b      	mov	r3, r7
 8006a36:	2200      	movs	r2, #0
 8006a38:	601a      	str	r2, [r3, #0]
 8006a3a:	605a      	str	r2, [r3, #4]
 8006a3c:	609a      	str	r2, [r3, #8]
 8006a3e:	60da      	str	r2, [r3, #12]
 8006a40:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006a42:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006a46:	f002 fb9f 	bl	8009188 <HAL_PWREx_ControlVoltageScaling>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d001      	beq.n	8006a54 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8006a50:	f000 f8c0 	bl	8006bd4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8006a54:	2310      	movs	r3, #16
 8006a56:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8006a60:	2360      	movs	r3, #96	@ 0x60
 8006a62:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006a64:	2302      	movs	r3, #2
 8006a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8006a70:	2328      	movs	r3, #40	@ 0x28
 8006a72:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006a74:	2307      	movs	r3, #7
 8006a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006a78:	2302      	movs	r3, #2
 8006a7a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006a7c:	2302      	movs	r3, #2
 8006a7e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006a80:	f107 0314 	add.w	r3, r7, #20
 8006a84:	4618      	mov	r0, r3
 8006a86:	f002 fbe1 	bl	800924c <HAL_RCC_OscConfig>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d001      	beq.n	8006a94 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8006a90:	f000 f8a0 	bl	8006bd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006a94:	230f      	movs	r3, #15
 8006a96:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006a98:	2303      	movs	r3, #3
 8006a9a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006aa0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006aa4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006aaa:	463b      	mov	r3, r7
 8006aac:	2104      	movs	r1, #4
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f003 f8ce 	bl	8009c50 <HAL_RCC_ClockConfig>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d001      	beq.n	8006abe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8006aba:	f000 f88b 	bl	8006bd4 <Error_Handler>
  }
}
 8006abe:	bf00      	nop
 8006ac0:	3758      	adds	r7, #88	@ 0x58
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}

08006ac6 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006ac6:	b580      	push	{r7, lr}
 8006ac8:	b082      	sub	sp, #8
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f7ff fc98 	bl	8006404 <app_spi_isr_txrx_done>
}
 8006ad4:	bf00      	nop
 8006ad6:	3708      	adds	r7, #8
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
    if (hspi == NULL) return;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d013      	beq.n	8006b12 <HAL_SPI_ErrorCallback+0x36>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a0c      	ldr	r2, [pc, #48]	@ (8006b20 <HAL_SPI_ErrorCallback+0x44>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d110      	bne.n	8006b16 <HAL_SPI_ErrorCallback+0x3a>

    g_spi_last_error = hspi->ErrorCode;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006af8:	4a0a      	ldr	r2, [pc, #40]	@ (8006b24 <HAL_SPI_ErrorCallback+0x48>)
 8006afa:	6013      	str	r3, [r2, #0]
    g_spi_error_count++;
 8006afc:	4b0a      	ldr	r3, [pc, #40]	@ (8006b28 <HAL_SPI_ErrorCallback+0x4c>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	3301      	adds	r3, #1
 8006b02:	4a09      	ldr	r2, [pc, #36]	@ (8006b28 <HAL_SPI_ErrorCallback+0x4c>)
 8006b04:	6013      	str	r3, [r2, #0]

    /* Indicação visual simples para diagnóstico */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8006b06:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006b0a:	4808      	ldr	r0, [pc, #32]	@ (8006b2c <HAL_SPI_ErrorCallback+0x50>)
 8006b0c:	f001 fe0e 	bl	800872c <HAL_GPIO_TogglePin>
 8006b10:	e002      	b.n	8006b18 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi == NULL) return;
 8006b12:	bf00      	nop
 8006b14:	e000      	b.n	8006b18 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006b16:	bf00      	nop
}
 8006b18:	3708      	adds	r7, #8
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	40003800 	.word	0x40003800
 8006b24:	2000303c 	.word	0x2000303c
 8006b28:	20003038 	.word	0x20003038
 8006b2c:	48000400 	.word	0x48000400

08006b30 <HAL_GPIO_EXTI_Callback>:
/* Botões de segurança (EXTI):
 * - B1 (PC13): E-STOP imediato (pressionado = nível baixo)
 * - B2 (PC0): Release/recover + funções extras do demo (pressionado = baixo)
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b082      	sub	sp, #8
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	4603      	mov	r3, r0
 8006b38:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 8006b3a:	88fb      	ldrh	r3, [r7, #6]
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d019      	beq.n	8006b74 <HAL_GPIO_EXTI_Callback+0x44>
 8006b40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b44:	d135      	bne.n	8006bb2 <HAL_GPIO_EXTI_Callback+0x82>
    case GPIO_PIN_13: /* B1 - E-STOP */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8006b46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006b4a:	481e      	ldr	r0, [pc, #120]	@ (8006bc4 <HAL_GPIO_EXTI_Callback+0x94>)
 8006b4c:	f001 fda2 	bl	8008694 <HAL_GPIO_ReadPin>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d12f      	bne.n	8006bb6 <HAL_GPIO_EXTI_Callback+0x86>
            /* Pressionado: aciona E-STOP e para tudo agora */
            safety_estop_assert();
 8006b56:	f7ff f99f 	bl	8005e98 <safety_estop_assert>
            motion_emergency_stop();
 8006b5a:	f7ff f883 	bl	8005c64 <motion_emergency_stop>
            /* Opcionalmente interrompe os timers para cessar qualquer atividade em ISR */
            HAL_TIM_Base_Stop_IT(&htim6);
 8006b5e:	481a      	ldr	r0, [pc, #104]	@ (8006bc8 <HAL_GPIO_EXTI_Callback+0x98>)
 8006b60:	f005 fbe8 	bl	800c334 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Stop_IT(&htim7);
 8006b64:	4819      	ldr	r0, [pc, #100]	@ (8006bcc <HAL_GPIO_EXTI_Callback+0x9c>)
 8006b66:	f005 fbe5 	bl	800c334 <HAL_TIM_Base_Stop_IT>
            /* Se houver PWM em TIM15 (LED/auxiliar), pare também */
            HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8006b6a:	2100      	movs	r1, #0
 8006b6c:	4818      	ldr	r0, [pc, #96]	@ (8006bd0 <HAL_GPIO_EXTI_Callback+0xa0>)
 8006b6e:	f005 ff25 	bl	800c9bc <HAL_TIM_PWM_Stop>
        }
        break;
 8006b72:	e020      	b.n	8006bb6 <HAL_GPIO_EXTI_Callback+0x86>
    case GPIO_PIN_0:  /* B2 - Release/Resume + demo speed step */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8006b74:	2101      	movs	r1, #1
 8006b76:	4813      	ldr	r0, [pc, #76]	@ (8006bc4 <HAL_GPIO_EXTI_Callback+0x94>)
 8006b78:	f001 fd8c 	bl	8008694 <HAL_GPIO_ReadPin>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d11b      	bne.n	8006bba <HAL_GPIO_EXTI_Callback+0x8a>
            /* Libera segurança */
            safety_estop_release();
 8006b82:	f7ff f9a9 	bl	8005ed8 <safety_estop_release>
            /* Garante que os timers base voltem a rodar */
            HAL_TIM_Base_Start_IT(&htim6);
 8006b86:	4810      	ldr	r0, [pc, #64]	@ (8006bc8 <HAL_GPIO_EXTI_Callback+0x98>)
 8006b88:	f005 fb20 	bl	800c1cc <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 8006b8c:	480f      	ldr	r0, [pc, #60]	@ (8006bcc <HAL_GPIO_EXTI_Callback+0x9c>)
 8006b8e:	f005 fb1d 	bl	800c1cc <HAL_TIM_Base_Start_IT>
            /* Reativa movimentos conforme contexto */
            if (motion_demo_is_active()) {
 8006b92:	f7ff f8a1 	bl	8005cd8 <motion_demo_is_active>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d002      	beq.n	8006ba2 <HAL_GPIO_EXTI_Callback+0x72>
                /* Cicla velocidade no modo demo contínuo */
                motion_demo_cycle_speed();
 8006b9c:	f7ff f8ae 	bl	8005cfc <motion_demo_cycle_speed>
                motion_demo_set_continuous(1);
                /* Se usa PWM em TIM15 para indicação, retome */
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
            }
        }
        break;
 8006ba0:	e00b      	b.n	8006bba <HAL_GPIO_EXTI_Callback+0x8a>
                motion_demo_set_continuous(1);
 8006ba2:	2001      	movs	r0, #1
 8006ba4:	f7fe ff8a 	bl	8005abc <motion_demo_set_continuous>
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8006ba8:	2100      	movs	r1, #0
 8006baa:	4809      	ldr	r0, [pc, #36]	@ (8006bd0 <HAL_GPIO_EXTI_Callback+0xa0>)
 8006bac:	f005 fd56 	bl	800c65c <HAL_TIM_PWM_Start>
        break;
 8006bb0:	e003      	b.n	8006bba <HAL_GPIO_EXTI_Callback+0x8a>
    case GPIO_PIN_1:
    case GPIO_PIN_2:
    default:
        /* Reservado para sensores PROX/limites; sem ação específica aqui */
        break;
 8006bb2:	bf00      	nop
 8006bb4:	e002      	b.n	8006bbc <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 8006bb6:	bf00      	nop
 8006bb8:	e000      	b.n	8006bbc <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 8006bba:	bf00      	nop
    }
}
 8006bbc:	bf00      	nop
 8006bbe:	3708      	adds	r7, #8
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}
 8006bc4:	48000800 	.word	0x48000800
 8006bc8:	200031d0 	.word	0x200031d0
 8006bcc:	2000321c 	.word	0x2000321c
 8006bd0:	20003268 	.word	0x20003268

08006bd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 8006bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8006bdc:	2164      	movs	r1, #100	@ 0x64
 8006bde:	2000      	movs	r0, #0
 8006be0:	f7fb fd84 	bl	80026ec <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 8006be4:	4a04      	ldr	r2, [pc, #16]	@ (8006bf8 <Error_Handler+0x24>)
 8006be6:	4905      	ldr	r1, [pc, #20]	@ (8006bfc <Error_Handler+0x28>)
 8006be8:	4805      	ldr	r0, [pc, #20]	@ (8006c00 <Error_Handler+0x2c>)
 8006bea:	f7fb fd93 	bl	8002714 <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 8006bee:	b672      	cpsid	i
}
 8006bf0:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 8006bf2:	bf00      	nop
 8006bf4:	e7fd      	b.n	8006bf2 <Error_Handler+0x1e>
 8006bf6:	bf00      	nop
 8006bf8:	080118e8 	.word	0x080118e8
 8006bfc:	080118f8 	.word	0x080118f8
 8006c00:	08011900 	.word	0x08011900

08006c04 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8006c0e:	bf00      	nop
 8006c10:	370c      	adds	r7, #12
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr
	...

08006c1c <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8006c20:	4b18      	ldr	r3, [pc, #96]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c22:	4a19      	ldr	r2, [pc, #100]	@ (8006c88 <MX_SPI2_Init+0x6c>)
 8006c24:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8006c26:	4b17      	ldr	r3, [pc, #92]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c28:	2200      	movs	r2, #0
 8006c2a:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006c2c:	4b15      	ldr	r3, [pc, #84]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c2e:	2200      	movs	r2, #0
 8006c30:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006c32:	4b14      	ldr	r3, [pc, #80]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c34:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8006c38:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8006c3a:	4b12      	ldr	r3, [pc, #72]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c3c:	2202      	movs	r2, #2
 8006c3e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006c40:	4b10      	ldr	r3, [pc, #64]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c42:	2201      	movs	r2, #1
 8006c44:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8006c46:	4b0f      	ldr	r3, [pc, #60]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c48:	2200      	movs	r2, #0
 8006c4a:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c4e:	2200      	movs	r2, #0
 8006c50:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006c52:	4b0c      	ldr	r3, [pc, #48]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c54:	2200      	movs	r2, #0
 8006c56:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c58:	4b0a      	ldr	r3, [pc, #40]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8006c5e:	4b09      	ldr	r3, [pc, #36]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c60:	2207      	movs	r2, #7
 8006c62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006c64:	4b07      	ldr	r3, [pc, #28]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c66:	2200      	movs	r2, #0
 8006c68:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8006c6a:	4b06      	ldr	r3, [pc, #24]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006c70:	4804      	ldr	r0, [pc, #16]	@ (8006c84 <MX_SPI2_Init+0x68>)
 8006c72:	f004 fa39 	bl	800b0e8 <HAL_SPI_Init>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d001      	beq.n	8006c80 <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 8006c7c:	f7ff ffaa 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006c80:	bf00      	nop
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	20003040 	.word	0x20003040
 8006c88:	40003800 	.word	0x40003800

08006c8c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b08a      	sub	sp, #40	@ 0x28
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c94:	f107 0314 	add.w	r3, r7, #20
 8006c98:	2200      	movs	r2, #0
 8006c9a:	601a      	str	r2, [r3, #0]
 8006c9c:	605a      	str	r2, [r3, #4]
 8006c9e:	609a      	str	r2, [r3, #8]
 8006ca0:	60da      	str	r2, [r3, #12]
 8006ca2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a44      	ldr	r2, [pc, #272]	@ (8006dbc <HAL_SPI_MspInit+0x130>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	f040 8082 	bne.w	8006db4 <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006cb0:	4b43      	ldr	r3, [pc, #268]	@ (8006dc0 <HAL_SPI_MspInit+0x134>)
 8006cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cb4:	4a42      	ldr	r2, [pc, #264]	@ (8006dc0 <HAL_SPI_MspInit+0x134>)
 8006cb6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006cba:	6593      	str	r3, [r2, #88]	@ 0x58
 8006cbc:	4b40      	ldr	r3, [pc, #256]	@ (8006dc0 <HAL_SPI_MspInit+0x134>)
 8006cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006cc4:	613b      	str	r3, [r7, #16]
 8006cc6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006cc8:	4b3d      	ldr	r3, [pc, #244]	@ (8006dc0 <HAL_SPI_MspInit+0x134>)
 8006cca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ccc:	4a3c      	ldr	r2, [pc, #240]	@ (8006dc0 <HAL_SPI_MspInit+0x134>)
 8006cce:	f043 0308 	orr.w	r3, r3, #8
 8006cd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006cd4:	4b3a      	ldr	r3, [pc, #232]	@ (8006dc0 <HAL_SPI_MspInit+0x134>)
 8006cd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cd8:	f003 0308 	and.w	r3, r3, #8
 8006cdc:	60fb      	str	r3, [r7, #12]
 8006cde:	68fb      	ldr	r3, [r7, #12]
    PD0     ------> SPI2_NSS
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8006ce0:	231b      	movs	r3, #27
 8006ce2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ce4:	2302      	movs	r3, #2
 8006ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cec:	2303      	movs	r3, #3
 8006cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006cf0:	2305      	movs	r3, #5
 8006cf2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006cf4:	f107 0314 	add.w	r3, r7, #20
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	4832      	ldr	r0, [pc, #200]	@ (8006dc4 <HAL_SPI_MspInit+0x138>)
 8006cfc:	f001 fa3e 	bl	800817c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8006d00:	4b31      	ldr	r3, [pc, #196]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d02:	4a32      	ldr	r2, [pc, #200]	@ (8006dcc <HAL_SPI_MspInit+0x140>)
 8006d04:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8006d06:	4b30      	ldr	r3, [pc, #192]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d08:	2201      	movs	r2, #1
 8006d0a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006d0c:	4b2e      	ldr	r3, [pc, #184]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d0e:	2200      	movs	r2, #0
 8006d10:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d12:	4b2d      	ldr	r3, [pc, #180]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006d18:	4b2b      	ldr	r3, [pc, #172]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d1a:	2280      	movs	r2, #128	@ 0x80
 8006d1c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d20:	2200      	movs	r2, #0
 8006d22:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006d24:	4b28      	ldr	r3, [pc, #160]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d26:	2200      	movs	r2, #0
 8006d28:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8006d2a:	4b27      	ldr	r3, [pc, #156]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006d30:	4b25      	ldr	r3, [pc, #148]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d32:	2200      	movs	r2, #0
 8006d34:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8006d36:	4824      	ldr	r0, [pc, #144]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d38:	f000 feda 	bl	8007af0 <HAL_DMA_Init>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d001      	beq.n	8006d46 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8006d42:	f7ff ff47 	bl	8006bd4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a1f      	ldr	r2, [pc, #124]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d4a:	659a      	str	r2, [r3, #88]	@ 0x58
 8006d4c:	4a1e      	ldr	r2, [pc, #120]	@ (8006dc8 <HAL_SPI_MspInit+0x13c>)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8006d52:	4b1f      	ldr	r3, [pc, #124]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006d54:	4a1f      	ldr	r2, [pc, #124]	@ (8006dd4 <HAL_SPI_MspInit+0x148>)
 8006d56:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8006d58:	4b1d      	ldr	r3, [pc, #116]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006d60:	2210      	movs	r2, #16
 8006d62:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d64:	4b1a      	ldr	r3, [pc, #104]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006d66:	2200      	movs	r2, #0
 8006d68:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006d6a:	4b19      	ldr	r3, [pc, #100]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006d6c:	2280      	movs	r2, #128	@ 0x80
 8006d6e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006d70:	4b17      	ldr	r3, [pc, #92]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006d72:	2200      	movs	r2, #0
 8006d74:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006d76:	4b16      	ldr	r3, [pc, #88]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006d78:	2200      	movs	r2, #0
 8006d7a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8006d7c:	4b14      	ldr	r3, [pc, #80]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006d7e:	2220      	movs	r2, #32
 8006d80:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006d82:	4b13      	ldr	r3, [pc, #76]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8006d88:	4811      	ldr	r0, [pc, #68]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006d8a:	f000 feb1 	bl	8007af0 <HAL_DMA_Init>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d001      	beq.n	8006d98 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8006d94:	f7ff ff1e 	bl	8006bd4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a0d      	ldr	r2, [pc, #52]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006d9c:	655a      	str	r2, [r3, #84]	@ 0x54
 8006d9e:	4a0c      	ldr	r2, [pc, #48]	@ (8006dd0 <HAL_SPI_MspInit+0x144>)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8006da4:	2200      	movs	r2, #0
 8006da6:	2100      	movs	r1, #0
 8006da8:	2024      	movs	r0, #36	@ 0x24
 8006daa:	f000 fe51 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8006dae:	2024      	movs	r0, #36	@ 0x24
 8006db0:	f000 fe7a 	bl	8007aa8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8006db4:	bf00      	nop
 8006db6:	3728      	adds	r7, #40	@ 0x28
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	40003800 	.word	0x40003800
 8006dc0:	40021000 	.word	0x40021000
 8006dc4:	48000c00 	.word	0x48000c00
 8006dc8:	200030a4 	.word	0x200030a4
 8006dcc:	40020044 	.word	0x40020044
 8006dd0:	200030ec 	.word	0x200030ec
 8006dd4:	40020058 	.word	0x40020058

08006dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b083      	sub	sp, #12
 8006ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006dde:	4b0f      	ldr	r3, [pc, #60]	@ (8006e1c <HAL_MspInit+0x44>)
 8006de0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006de2:	4a0e      	ldr	r2, [pc, #56]	@ (8006e1c <HAL_MspInit+0x44>)
 8006de4:	f043 0301 	orr.w	r3, r3, #1
 8006de8:	6613      	str	r3, [r2, #96]	@ 0x60
 8006dea:	4b0c      	ldr	r3, [pc, #48]	@ (8006e1c <HAL_MspInit+0x44>)
 8006dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dee:	f003 0301 	and.w	r3, r3, #1
 8006df2:	607b      	str	r3, [r7, #4]
 8006df4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006df6:	4b09      	ldr	r3, [pc, #36]	@ (8006e1c <HAL_MspInit+0x44>)
 8006df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dfa:	4a08      	ldr	r2, [pc, #32]	@ (8006e1c <HAL_MspInit+0x44>)
 8006dfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e00:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e02:	4b06      	ldr	r3, [pc, #24]	@ (8006e1c <HAL_MspInit+0x44>)
 8006e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e0a:	603b      	str	r3, [r7, #0]
 8006e0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006e0e:	bf00      	nop
 8006e10:	370c      	adds	r7, #12
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	40021000 	.word	0x40021000

08006e20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006e20:	b480      	push	{r7}
 8006e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8006e24:	bf00      	nop
 8006e26:	e7fd      	b.n	8006e24 <NMI_Handler+0x4>

08006e28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006e2c:	bf00      	nop
 8006e2e:	e7fd      	b.n	8006e2c <HardFault_Handler+0x4>

08006e30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006e30:	b480      	push	{r7}
 8006e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006e34:	bf00      	nop
 8006e36:	e7fd      	b.n	8006e34 <MemManage_Handler+0x4>

08006e38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006e3c:	bf00      	nop
 8006e3e:	e7fd      	b.n	8006e3c <BusFault_Handler+0x4>

08006e40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006e40:	b480      	push	{r7}
 8006e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006e44:	bf00      	nop
 8006e46:	e7fd      	b.n	8006e44 <UsageFault_Handler+0x4>

08006e48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006e4c:	bf00      	nop
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr

08006e56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006e56:	b480      	push	{r7}
 8006e58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006e5a:	bf00      	nop
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006e64:	b480      	push	{r7}
 8006e66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006e68:	bf00      	nop
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr

08006e72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006e72:	b580      	push	{r7, lr}
 8006e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006e76:	f000 fcdb 	bl	8007830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006e7a:	bf00      	nop
 8006e7c:	bd80      	pop	{r7, pc}
	...

08006e80 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8006e84:	4802      	ldr	r0, [pc, #8]	@ (8006e90 <DMA1_Channel4_IRQHandler+0x10>)
 8006e86:	f001 f89a 	bl	8007fbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8006e8a:	bf00      	nop
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	200030a4 	.word	0x200030a4

08006e94 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8006e98:	4802      	ldr	r0, [pc, #8]	@ (8006ea4 <DMA1_Channel5_IRQHandler+0x10>)
 8006e9a:	f001 f890 	bl	8007fbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8006e9e:	bf00      	nop
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	200030ec 	.word	0x200030ec

08006ea8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8006eac:	4802      	ldr	r0, [pc, #8]	@ (8006eb8 <SPI2_IRQHandler+0x10>)
 8006eae:	f004 fcad 	bl	800b80c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8006eb2:	bf00      	nop
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	20003040 	.word	0x20003040

08006ebc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006ec0:	4802      	ldr	r0, [pc, #8]	@ (8006ecc <TIM6_DAC_IRQHandler+0x10>)
 8006ec2:	f006 f92f 	bl	800d124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006ec6:	bf00      	nop
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop
 8006ecc:	200031d0 	.word	0x200031d0

08006ed0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006ed4:	4802      	ldr	r0, [pc, #8]	@ (8006ee0 <TIM7_IRQHandler+0x10>)
 8006ed6:	f006 f925 	bl	800d124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8006eda:	bf00      	nop
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	2000321c 	.word	0x2000321c

08006ee4 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8006ee8:	4802      	ldr	r0, [pc, #8]	@ (8006ef4 <LPTIM1_IRQHandler+0x10>)
 8006eea:	f001 ff1f 	bl	8008d2c <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8006eee:	bf00      	nop
 8006ef0:	bd80      	pop	{r7, pc}
 8006ef2:	bf00      	nop
 8006ef4:	20003000 	.word	0x20003000

08006ef8 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8006efc:	2001      	movs	r0, #1
 8006efe:	f001 fc37 	bl	8008770 <HAL_GPIO_EXTI_IRQHandler>
}
 8006f02:	bf00      	nop
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8006f06:	b580      	push	{r7, lr}
 8006f08:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8006f0a:	2002      	movs	r0, #2
 8006f0c:	f001 fc30 	bl	8008770 <HAL_GPIO_EXTI_IRQHandler>
}
 8006f10:	bf00      	nop
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8006f18:	2004      	movs	r0, #4
 8006f1a:	f001 fc29 	bl	8008770 <HAL_GPIO_EXTI_IRQHandler>
}
 8006f1e:	bf00      	nop
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8006f22:	b580      	push	{r7, lr}
 8006f24:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8006f26:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006f2a:	f001 fc21 	bl	8008770 <HAL_GPIO_EXTI_IRQHandler>
}
 8006f2e:	bf00      	nop
 8006f30:	bd80      	pop	{r7, pc}

08006f32 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8006f32:	b580      	push	{r7, lr}
 8006f34:	b086      	sub	sp, #24
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	60f8      	str	r0, [r7, #12]
 8006f3a:	60b9      	str	r1, [r7, #8]
 8006f3c:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8006f3e:	2300      	movs	r3, #0
 8006f40:	617b      	str	r3, [r7, #20]
 8006f42:	e00a      	b.n	8006f5a <_read+0x28>
		*ptr++ = __io_getchar();
 8006f44:	f3af 8000 	nop.w
 8006f48:	4601      	mov	r1, r0
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	1c5a      	adds	r2, r3, #1
 8006f4e:	60ba      	str	r2, [r7, #8]
 8006f50:	b2ca      	uxtb	r2, r1
 8006f52:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	3301      	adds	r3, #1
 8006f58:	617b      	str	r3, [r7, #20]
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	dbf0      	blt.n	8006f44 <_read+0x12>
	}

	return len;
 8006f62:	687b      	ldr	r3, [r7, #4]
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3718      	adds	r7, #24
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}

08006f6c <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8006f74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <_fstat>:

int _fstat(int file, struct stat *st) {
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006f94:	605a      	str	r2, [r3, #4]
	return 0;
 8006f96:	2300      	movs	r3, #0
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	370c      	adds	r7, #12
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <_isatty>:

int _isatty(int file) {
 8006fa4:	b480      	push	{r7}
 8006fa6:	b083      	sub	sp, #12
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8006fac:	2301      	movs	r3, #1
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	370c      	adds	r7, #12
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb8:	4770      	bx	lr

08006fba <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8006fba:	b480      	push	{r7}
 8006fbc:	b085      	sub	sp, #20
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	60f8      	str	r0, [r7, #12]
 8006fc2:	60b9      	str	r1, [r7, #8]
 8006fc4:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b086      	sub	sp, #24
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8006fdc:	4a14      	ldr	r2, [pc, #80]	@ (8007030 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8006fde:	4b15      	ldr	r3, [pc, #84]	@ (8007034 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8006fe0:	1ad3      	subs	r3, r2, r3
 8006fe2:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8006fe8:	4b13      	ldr	r3, [pc, #76]	@ (8007038 <_sbrk+0x64>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d102      	bne.n	8006ff6 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8006ff0:	4b11      	ldr	r3, [pc, #68]	@ (8007038 <_sbrk+0x64>)
 8006ff2:	4a12      	ldr	r2, [pc, #72]	@ (800703c <_sbrk+0x68>)
 8006ff4:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8006ff6:	4b10      	ldr	r3, [pc, #64]	@ (8007038 <_sbrk+0x64>)
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	4413      	add	r3, r2
 8006ffe:	693a      	ldr	r2, [r7, #16]
 8007000:	429a      	cmp	r2, r3
 8007002:	d207      	bcs.n	8007014 <_sbrk+0x40>
		errno = ENOMEM;
 8007004:	f009 fa48 	bl	8010498 <__errno>
 8007008:	4603      	mov	r3, r0
 800700a:	220c      	movs	r2, #12
 800700c:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 800700e:	f04f 33ff 	mov.w	r3, #4294967295
 8007012:	e009      	b.n	8007028 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8007014:	4b08      	ldr	r3, [pc, #32]	@ (8007038 <_sbrk+0x64>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 800701a:	4b07      	ldr	r3, [pc, #28]	@ (8007038 <_sbrk+0x64>)
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4413      	add	r3, r2
 8007022:	4a05      	ldr	r2, [pc, #20]	@ (8007038 <_sbrk+0x64>)
 8007024:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8007026:	68fb      	ldr	r3, [r7, #12]
}
 8007028:	4618      	mov	r0, r3
 800702a:	3718      	adds	r7, #24
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}
 8007030:	20018000 	.word	0x20018000
 8007034:	00000400 	.word	0x00000400
 8007038:	20003134 	.word	0x20003134
 800703c:	20003490 	.word	0x20003490

08007040 <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 8007040:	b480      	push	{r7}
 8007042:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8007044:	4b06      	ldr	r3, [pc, #24]	@ (8007060 <SystemInit+0x20>)
 8007046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800704a:	4a05      	ldr	r2, [pc, #20]	@ (8007060 <SystemInit+0x20>)
 800704c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007050:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8007054:	bf00      	nop
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop
 8007060:	e000ed00 	.word	0xe000ed00

08007064 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b08c      	sub	sp, #48	@ 0x30
 8007068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800706a:	f107 030c 	add.w	r3, r7, #12
 800706e:	2224      	movs	r2, #36	@ 0x24
 8007070:	2100      	movs	r1, #0
 8007072:	4618      	mov	r0, r3
 8007074:	f009 f9b2 	bl	80103dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007078:	463b      	mov	r3, r7
 800707a:	2200      	movs	r2, #0
 800707c:	601a      	str	r2, [r3, #0]
 800707e:	605a      	str	r2, [r3, #4]
 8007080:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007082:	4b21      	ldr	r3, [pc, #132]	@ (8007108 <MX_TIM3_Init+0xa4>)
 8007084:	4a21      	ldr	r2, [pc, #132]	@ (800710c <MX_TIM3_Init+0xa8>)
 8007086:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007088:	4b1f      	ldr	r3, [pc, #124]	@ (8007108 <MX_TIM3_Init+0xa4>)
 800708a:	2200      	movs	r2, #0
 800708c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800708e:	4b1e      	ldr	r3, [pc, #120]	@ (8007108 <MX_TIM3_Init+0xa4>)
 8007090:	2200      	movs	r2, #0
 8007092:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8007094:	4b1c      	ldr	r3, [pc, #112]	@ (8007108 <MX_TIM3_Init+0xa4>)
 8007096:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800709a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800709c:	4b1a      	ldr	r3, [pc, #104]	@ (8007108 <MX_TIM3_Init+0xa4>)
 800709e:	2200      	movs	r2, #0
 80070a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80070a2:	4b19      	ldr	r3, [pc, #100]	@ (8007108 <MX_TIM3_Init+0xa4>)
 80070a4:	2200      	movs	r2, #0
 80070a6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80070a8:	2301      	movs	r3, #1
 80070aa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80070ac:	2300      	movs	r3, #0
 80070ae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80070b0:	2301      	movs	r3, #1
 80070b2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80070b4:	2300      	movs	r3, #0
 80070b6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80070b8:	2300      	movs	r3, #0
 80070ba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80070bc:	2300      	movs	r3, #0
 80070be:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80070c0:	2301      	movs	r3, #1
 80070c2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80070c4:	2300      	movs	r3, #0
 80070c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80070c8:	2300      	movs	r3, #0
 80070ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80070cc:	f107 030c 	add.w	r3, r7, #12
 80070d0:	4619      	mov	r1, r3
 80070d2:	480d      	ldr	r0, [pc, #52]	@ (8007108 <MX_TIM3_Init+0xa4>)
 80070d4:	f005 fda6 	bl	800cc24 <HAL_TIM_Encoder_Init>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d001      	beq.n	80070e2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80070de:	f7ff fd79 	bl	8006bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80070e2:	2300      	movs	r3, #0
 80070e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80070e6:	2300      	movs	r3, #0
 80070e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80070ea:	463b      	mov	r3, r7
 80070ec:	4619      	mov	r1, r3
 80070ee:	4806      	ldr	r0, [pc, #24]	@ (8007108 <MX_TIM3_Init+0xa4>)
 80070f0:	f007 fc7c 	bl	800e9ec <HAL_TIMEx_MasterConfigSynchronization>
 80070f4:	4603      	mov	r3, r0
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d001      	beq.n	80070fe <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80070fa:	f7ff fd6b 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80070fe:	bf00      	nop
 8007100:	3730      	adds	r7, #48	@ 0x30
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	bf00      	nop
 8007108:	20003138 	.word	0x20003138
 800710c:	40000400 	.word	0x40000400

08007110 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b08c      	sub	sp, #48	@ 0x30
 8007114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007116:	f107 030c 	add.w	r3, r7, #12
 800711a:	2224      	movs	r2, #36	@ 0x24
 800711c:	2100      	movs	r1, #0
 800711e:	4618      	mov	r0, r3
 8007120:	f009 f95c 	bl	80103dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007124:	463b      	mov	r3, r7
 8007126:	2200      	movs	r2, #0
 8007128:	601a      	str	r2, [r3, #0]
 800712a:	605a      	str	r2, [r3, #4]
 800712c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800712e:	4b21      	ldr	r3, [pc, #132]	@ (80071b4 <MX_TIM5_Init+0xa4>)
 8007130:	4a21      	ldr	r2, [pc, #132]	@ (80071b8 <MX_TIM5_Init+0xa8>)
 8007132:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007134:	4b1f      	ldr	r3, [pc, #124]	@ (80071b4 <MX_TIM5_Init+0xa4>)
 8007136:	2200      	movs	r2, #0
 8007138:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800713a:	4b1e      	ldr	r3, [pc, #120]	@ (80071b4 <MX_TIM5_Init+0xa4>)
 800713c:	2200      	movs	r2, #0
 800713e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8007140:	4b1c      	ldr	r3, [pc, #112]	@ (80071b4 <MX_TIM5_Init+0xa4>)
 8007142:	f04f 32ff 	mov.w	r2, #4294967295
 8007146:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007148:	4b1a      	ldr	r3, [pc, #104]	@ (80071b4 <MX_TIM5_Init+0xa4>)
 800714a:	2200      	movs	r2, #0
 800714c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800714e:	4b19      	ldr	r3, [pc, #100]	@ (80071b4 <MX_TIM5_Init+0xa4>)
 8007150:	2200      	movs	r2, #0
 8007152:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8007154:	2301      	movs	r3, #1
 8007156:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007158:	2300      	movs	r3, #0
 800715a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800715c:	2301      	movs	r3, #1
 800715e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007160:	2300      	movs	r3, #0
 8007162:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007164:	2300      	movs	r3, #0
 8007166:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007168:	2300      	movs	r3, #0
 800716a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800716c:	2301      	movs	r3, #1
 800716e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007170:	2300      	movs	r3, #0
 8007172:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8007174:	2300      	movs	r3, #0
 8007176:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8007178:	f107 030c 	add.w	r3, r7, #12
 800717c:	4619      	mov	r1, r3
 800717e:	480d      	ldr	r0, [pc, #52]	@ (80071b4 <MX_TIM5_Init+0xa4>)
 8007180:	f005 fd50 	bl	800cc24 <HAL_TIM_Encoder_Init>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d001      	beq.n	800718e <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800718a:	f7ff fd23 	bl	8006bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800718e:	2300      	movs	r3, #0
 8007190:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007192:	2300      	movs	r3, #0
 8007194:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007196:	463b      	mov	r3, r7
 8007198:	4619      	mov	r1, r3
 800719a:	4806      	ldr	r0, [pc, #24]	@ (80071b4 <MX_TIM5_Init+0xa4>)
 800719c:	f007 fc26 	bl	800e9ec <HAL_TIMEx_MasterConfigSynchronization>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d001      	beq.n	80071aa <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80071a6:	f7ff fd15 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80071aa:	bf00      	nop
 80071ac:	3730      	adds	r7, #48	@ 0x30
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	20003184 	.word	0x20003184
 80071b8:	40000c00 	.word	0x40000c00

080071bc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80071c2:	1d3b      	adds	r3, r7, #4
 80071c4:	2200      	movs	r2, #0
 80071c6:	601a      	str	r2, [r3, #0]
 80071c8:	605a      	str	r2, [r3, #4]
 80071ca:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80071cc:	4b14      	ldr	r3, [pc, #80]	@ (8007220 <MX_TIM6_Init+0x64>)
 80071ce:	4a15      	ldr	r2, [pc, #84]	@ (8007224 <MX_TIM6_Init+0x68>)
 80071d0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 80071d2:	4b13      	ldr	r3, [pc, #76]	@ (8007220 <MX_TIM6_Init+0x64>)
 80071d4:	224f      	movs	r2, #79	@ 0x4f
 80071d6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80071d8:	4b11      	ldr	r3, [pc, #68]	@ (8007220 <MX_TIM6_Init+0x64>)
 80071da:	2200      	movs	r2, #0
 80071dc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 80071de:	4b10      	ldr	r3, [pc, #64]	@ (8007220 <MX_TIM6_Init+0x64>)
 80071e0:	2213      	movs	r2, #19
 80071e2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80071e4:	4b0e      	ldr	r3, [pc, #56]	@ (8007220 <MX_TIM6_Init+0x64>)
 80071e6:	2280      	movs	r2, #128	@ 0x80
 80071e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80071ea:	480d      	ldr	r0, [pc, #52]	@ (8007220 <MX_TIM6_Init+0x64>)
 80071ec:	f004 fee4 	bl	800bfb8 <HAL_TIM_Base_Init>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d001      	beq.n	80071fa <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80071f6:	f7ff fced 	bl	8006bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80071fa:	2320      	movs	r3, #32
 80071fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80071fe:	2300      	movs	r3, #0
 8007200:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8007202:	1d3b      	adds	r3, r7, #4
 8007204:	4619      	mov	r1, r3
 8007206:	4806      	ldr	r0, [pc, #24]	@ (8007220 <MX_TIM6_Init+0x64>)
 8007208:	f007 fbf0 	bl	800e9ec <HAL_TIMEx_MasterConfigSynchronization>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d001      	beq.n	8007216 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8007212:	f7ff fcdf 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8007216:	bf00      	nop
 8007218:	3710      	adds	r7, #16
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}
 800721e:	bf00      	nop
 8007220:	200031d0 	.word	0x200031d0
 8007224:	40001000 	.word	0x40001000

08007228 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800722e:	1d3b      	adds	r3, r7, #4
 8007230:	2200      	movs	r2, #0
 8007232:	601a      	str	r2, [r3, #0]
 8007234:	605a      	str	r2, [r3, #4]
 8007236:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8007238:	4b14      	ldr	r3, [pc, #80]	@ (800728c <MX_TIM7_Init+0x64>)
 800723a:	4a15      	ldr	r2, [pc, #84]	@ (8007290 <MX_TIM7_Init+0x68>)
 800723c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 800723e:	4b13      	ldr	r3, [pc, #76]	@ (800728c <MX_TIM7_Init+0x64>)
 8007240:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8007244:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007246:	4b11      	ldr	r3, [pc, #68]	@ (800728c <MX_TIM7_Init+0x64>)
 8007248:	2200      	movs	r2, #0
 800724a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 800724c:	4b0f      	ldr	r3, [pc, #60]	@ (800728c <MX_TIM7_Init+0x64>)
 800724e:	2209      	movs	r2, #9
 8007250:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007252:	4b0e      	ldr	r3, [pc, #56]	@ (800728c <MX_TIM7_Init+0x64>)
 8007254:	2280      	movs	r2, #128	@ 0x80
 8007256:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8007258:	480c      	ldr	r0, [pc, #48]	@ (800728c <MX_TIM7_Init+0x64>)
 800725a:	f004 fead 	bl	800bfb8 <HAL_TIM_Base_Init>
 800725e:	4603      	mov	r3, r0
 8007260:	2b00      	cmp	r3, #0
 8007262:	d001      	beq.n	8007268 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8007264:	f7ff fcb6 	bl	8006bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007268:	2300      	movs	r3, #0
 800726a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800726c:	2300      	movs	r3, #0
 800726e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8007270:	1d3b      	adds	r3, r7, #4
 8007272:	4619      	mov	r1, r3
 8007274:	4805      	ldr	r0, [pc, #20]	@ (800728c <MX_TIM7_Init+0x64>)
 8007276:	f007 fbb9 	bl	800e9ec <HAL_TIMEx_MasterConfigSynchronization>
 800727a:	4603      	mov	r3, r0
 800727c:	2b00      	cmp	r3, #0
 800727e:	d001      	beq.n	8007284 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8007280:	f7ff fca8 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8007284:	bf00      	nop
 8007286:	3710      	adds	r7, #16
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}
 800728c:	2000321c 	.word	0x2000321c
 8007290:	40001400 	.word	0x40001400

08007294 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b09a      	sub	sp, #104	@ 0x68
 8007298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800729a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800729e:	2200      	movs	r2, #0
 80072a0:	601a      	str	r2, [r3, #0]
 80072a2:	605a      	str	r2, [r3, #4]
 80072a4:	609a      	str	r2, [r3, #8]
 80072a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80072a8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80072ac:	2200      	movs	r2, #0
 80072ae:	601a      	str	r2, [r3, #0]
 80072b0:	605a      	str	r2, [r3, #4]
 80072b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80072b4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80072b8:	2200      	movs	r2, #0
 80072ba:	601a      	str	r2, [r3, #0]
 80072bc:	605a      	str	r2, [r3, #4]
 80072be:	609a      	str	r2, [r3, #8]
 80072c0:	60da      	str	r2, [r3, #12]
 80072c2:	611a      	str	r2, [r3, #16]
 80072c4:	615a      	str	r2, [r3, #20]
 80072c6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80072c8:	1d3b      	adds	r3, r7, #4
 80072ca:	222c      	movs	r2, #44	@ 0x2c
 80072cc:	2100      	movs	r1, #0
 80072ce:	4618      	mov	r0, r3
 80072d0:	f009 f884 	bl	80103dc <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80072d4:	4b3e      	ldr	r3, [pc, #248]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 80072d6:	4a3f      	ldr	r2, [pc, #252]	@ (80073d4 <MX_TIM15_Init+0x140>)
 80072d8:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 80072da:	4b3d      	ldr	r3, [pc, #244]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 80072dc:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 80072e0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80072e2:	4b3b      	ldr	r3, [pc, #236]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 80072e4:	2200      	movs	r2, #0
 80072e6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80072e8:	4b39      	ldr	r3, [pc, #228]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 80072ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80072ee:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80072f0:	4b37      	ldr	r3, [pc, #220]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80072f6:	4b36      	ldr	r3, [pc, #216]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 80072f8:	2200      	movs	r2, #0
 80072fa:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80072fc:	4b34      	ldr	r3, [pc, #208]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 80072fe:	2200      	movs	r2, #0
 8007300:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8007302:	4833      	ldr	r0, [pc, #204]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 8007304:	f004 fe58 	bl	800bfb8 <HAL_TIM_Base_Init>
 8007308:	4603      	mov	r3, r0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d001      	beq.n	8007312 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 800730e:	f7ff fc61 	bl	8006bd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007312:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007316:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8007318:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800731c:	4619      	mov	r1, r3
 800731e:	482c      	ldr	r0, [pc, #176]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 8007320:	f006 fada 	bl	800d8d8 <HAL_TIM_ConfigClockSource>
 8007324:	4603      	mov	r3, r0
 8007326:	2b00      	cmp	r3, #0
 8007328:	d001      	beq.n	800732e <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 800732a:	f7ff fc53 	bl	8006bd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800732e:	4828      	ldr	r0, [pc, #160]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 8007330:	f005 f880 	bl	800c434 <HAL_TIM_PWM_Init>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d001      	beq.n	800733e <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 800733a:	f7ff fc4b 	bl	8006bd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800733e:	2300      	movs	r3, #0
 8007340:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007342:	2300      	movs	r3, #0
 8007344:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007346:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800734a:	4619      	mov	r1, r3
 800734c:	4820      	ldr	r0, [pc, #128]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 800734e:	f007 fb4d 	bl	800e9ec <HAL_TIMEx_MasterConfigSynchronization>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d001      	beq.n	800735c <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8007358:	f7ff fc3c 	bl	8006bd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800735c:	2360      	movs	r3, #96	@ 0x60
 800735e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8007360:	2300      	movs	r3, #0
 8007362:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007364:	2300      	movs	r3, #0
 8007366:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007368:	2300      	movs	r3, #0
 800736a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800736c:	2300      	movs	r3, #0
 800736e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007370:	2300      	movs	r3, #0
 8007372:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007374:	2300      	movs	r3, #0
 8007376:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007378:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800737c:	2200      	movs	r2, #0
 800737e:	4619      	mov	r1, r3
 8007380:	4813      	ldr	r0, [pc, #76]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 8007382:	f005 ffd7 	bl	800d334 <HAL_TIM_PWM_ConfigChannel>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d001      	beq.n	8007390 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 800738c:	f7ff fc22 	bl	8006bd4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007390:	2300      	movs	r3, #0
 8007392:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007394:	2300      	movs	r3, #0
 8007396:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007398:	2300      	movs	r3, #0
 800739a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800739c:	2300      	movs	r3, #0
 800739e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80073a0:	2300      	movs	r3, #0
 80073a2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80073a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80073a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80073aa:	2300      	movs	r3, #0
 80073ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80073ae:	1d3b      	adds	r3, r7, #4
 80073b0:	4619      	mov	r1, r3
 80073b2:	4807      	ldr	r0, [pc, #28]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 80073b4:	f007 fc70 	bl	800ec98 <HAL_TIMEx_ConfigBreakDeadTime>
 80073b8:	4603      	mov	r3, r0
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d001      	beq.n	80073c2 <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 80073be:	f7ff fc09 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80073c2:	4803      	ldr	r0, [pc, #12]	@ (80073d0 <MX_TIM15_Init+0x13c>)
 80073c4:	f000 f8d2 	bl	800756c <HAL_TIM_MspPostInit>

}
 80073c8:	bf00      	nop
 80073ca:	3768      	adds	r7, #104	@ 0x68
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	20003268 	.word	0x20003268
 80073d4:	40014000 	.word	0x40014000

080073d8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b08c      	sub	sp, #48	@ 0x30
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073e0:	f107 031c 	add.w	r3, r7, #28
 80073e4:	2200      	movs	r2, #0
 80073e6:	601a      	str	r2, [r3, #0]
 80073e8:	605a      	str	r2, [r3, #4]
 80073ea:	609a      	str	r2, [r3, #8]
 80073ec:	60da      	str	r2, [r3, #12]
 80073ee:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a2f      	ldr	r2, [pc, #188]	@ (80074b4 <HAL_TIM_Encoder_MspInit+0xdc>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d129      	bne.n	800744e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80073fa:	4b2f      	ldr	r3, [pc, #188]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 80073fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073fe:	4a2e      	ldr	r2, [pc, #184]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007400:	f043 0302 	orr.w	r3, r3, #2
 8007404:	6593      	str	r3, [r2, #88]	@ 0x58
 8007406:	4b2c      	ldr	r3, [pc, #176]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800740a:	f003 0302 	and.w	r3, r3, #2
 800740e:	61bb      	str	r3, [r7, #24]
 8007410:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007412:	4b29      	ldr	r3, [pc, #164]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007416:	4a28      	ldr	r2, [pc, #160]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007418:	f043 0301 	orr.w	r3, r3, #1
 800741c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800741e:	4b26      	ldr	r3, [pc, #152]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	617b      	str	r3, [r7, #20]
 8007428:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800742a:	23c0      	movs	r3, #192	@ 0xc0
 800742c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800742e:	2302      	movs	r3, #2
 8007430:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007432:	2300      	movs	r3, #0
 8007434:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007436:	2300      	movs	r3, #0
 8007438:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800743a:	2302      	movs	r3, #2
 800743c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800743e:	f107 031c 	add.w	r3, r7, #28
 8007442:	4619      	mov	r1, r3
 8007444:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007448:	f000 fe98 	bl	800817c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800744c:	e02d      	b.n	80074aa <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM5)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a1a      	ldr	r2, [pc, #104]	@ (80074bc <HAL_TIM_Encoder_MspInit+0xe4>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d128      	bne.n	80074aa <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007458:	4b17      	ldr	r3, [pc, #92]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800745a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800745c:	4a16      	ldr	r2, [pc, #88]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800745e:	f043 0308 	orr.w	r3, r3, #8
 8007462:	6593      	str	r3, [r2, #88]	@ 0x58
 8007464:	4b14      	ldr	r3, [pc, #80]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007468:	f003 0308 	and.w	r3, r3, #8
 800746c:	613b      	str	r3, [r7, #16]
 800746e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007470:	4b11      	ldr	r3, [pc, #68]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007474:	4a10      	ldr	r2, [pc, #64]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007476:	f043 0301 	orr.w	r3, r3, #1
 800747a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800747c:	4b0e      	ldr	r3, [pc, #56]	@ (80074b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800747e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007480:	f003 0301 	and.w	r3, r3, #1
 8007484:	60fb      	str	r3, [r7, #12]
 8007486:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007488:	2303      	movs	r3, #3
 800748a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800748c:	2302      	movs	r3, #2
 800748e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007490:	2300      	movs	r3, #0
 8007492:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007494:	2300      	movs	r3, #0
 8007496:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007498:	2302      	movs	r3, #2
 800749a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800749c:	f107 031c 	add.w	r3, r7, #28
 80074a0:	4619      	mov	r1, r3
 80074a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80074a6:	f000 fe69 	bl	800817c <HAL_GPIO_Init>
}
 80074aa:	bf00      	nop
 80074ac:	3730      	adds	r7, #48	@ 0x30
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}
 80074b2:	bf00      	nop
 80074b4:	40000400 	.word	0x40000400
 80074b8:	40021000 	.word	0x40021000
 80074bc:	40000c00 	.word	0x40000c00

080074c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b086      	sub	sp, #24
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a23      	ldr	r2, [pc, #140]	@ (800755c <HAL_TIM_Base_MspInit+0x9c>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d114      	bne.n	80074fc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80074d2:	4b23      	ldr	r3, [pc, #140]	@ (8007560 <HAL_TIM_Base_MspInit+0xa0>)
 80074d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074d6:	4a22      	ldr	r2, [pc, #136]	@ (8007560 <HAL_TIM_Base_MspInit+0xa0>)
 80074d8:	f043 0310 	orr.w	r3, r3, #16
 80074dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80074de:	4b20      	ldr	r3, [pc, #128]	@ (8007560 <HAL_TIM_Base_MspInit+0xa0>)
 80074e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074e2:	f003 0310 	and.w	r3, r3, #16
 80074e6:	617b      	str	r3, [r7, #20]
 80074e8:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80074ea:	2200      	movs	r2, #0
 80074ec:	2100      	movs	r1, #0
 80074ee:	2036      	movs	r0, #54	@ 0x36
 80074f0:	f000 faae 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80074f4:	2036      	movs	r0, #54	@ 0x36
 80074f6:	f000 fad7 	bl	8007aa8 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80074fa:	e02a      	b.n	8007552 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a18      	ldr	r2, [pc, #96]	@ (8007564 <HAL_TIM_Base_MspInit+0xa4>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d114      	bne.n	8007530 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8007506:	4b16      	ldr	r3, [pc, #88]	@ (8007560 <HAL_TIM_Base_MspInit+0xa0>)
 8007508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800750a:	4a15      	ldr	r2, [pc, #84]	@ (8007560 <HAL_TIM_Base_MspInit+0xa0>)
 800750c:	f043 0320 	orr.w	r3, r3, #32
 8007510:	6593      	str	r3, [r2, #88]	@ 0x58
 8007512:	4b13      	ldr	r3, [pc, #76]	@ (8007560 <HAL_TIM_Base_MspInit+0xa0>)
 8007514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007516:	f003 0320 	and.w	r3, r3, #32
 800751a:	613b      	str	r3, [r7, #16]
 800751c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800751e:	2200      	movs	r2, #0
 8007520:	2100      	movs	r1, #0
 8007522:	2037      	movs	r0, #55	@ 0x37
 8007524:	f000 fa94 	bl	8007a50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8007528:	2037      	movs	r0, #55	@ 0x37
 800752a:	f000 fabd 	bl	8007aa8 <HAL_NVIC_EnableIRQ>
}
 800752e:	e010      	b.n	8007552 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a0c      	ldr	r2, [pc, #48]	@ (8007568 <HAL_TIM_Base_MspInit+0xa8>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d10b      	bne.n	8007552 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800753a:	4b09      	ldr	r3, [pc, #36]	@ (8007560 <HAL_TIM_Base_MspInit+0xa0>)
 800753c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800753e:	4a08      	ldr	r2, [pc, #32]	@ (8007560 <HAL_TIM_Base_MspInit+0xa0>)
 8007540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007544:	6613      	str	r3, [r2, #96]	@ 0x60
 8007546:	4b06      	ldr	r3, [pc, #24]	@ (8007560 <HAL_TIM_Base_MspInit+0xa0>)
 8007548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800754a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800754e:	60fb      	str	r3, [r7, #12]
 8007550:	68fb      	ldr	r3, [r7, #12]
}
 8007552:	bf00      	nop
 8007554:	3718      	adds	r7, #24
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	40001000 	.word	0x40001000
 8007560:	40021000 	.word	0x40021000
 8007564:	40001400 	.word	0x40001400
 8007568:	40014000 	.word	0x40014000

0800756c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b08a      	sub	sp, #40	@ 0x28
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007574:	f107 0314 	add.w	r3, r7, #20
 8007578:	2200      	movs	r2, #0
 800757a:	601a      	str	r2, [r3, #0]
 800757c:	605a      	str	r2, [r3, #4]
 800757e:	609a      	str	r2, [r3, #8]
 8007580:	60da      	str	r2, [r3, #12]
 8007582:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a20      	ldr	r2, [pc, #128]	@ (800760c <HAL_TIM_MspPostInit+0xa0>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d139      	bne.n	8007602 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800758e:	4b20      	ldr	r3, [pc, #128]	@ (8007610 <HAL_TIM_MspPostInit+0xa4>)
 8007590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007592:	4a1f      	ldr	r2, [pc, #124]	@ (8007610 <HAL_TIM_MspPostInit+0xa4>)
 8007594:	f043 0301 	orr.w	r3, r3, #1
 8007598:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800759a:	4b1d      	ldr	r3, [pc, #116]	@ (8007610 <HAL_TIM_MspPostInit+0xa4>)
 800759c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800759e:	f003 0301 	and.w	r3, r3, #1
 80075a2:	613b      	str	r3, [r7, #16]
 80075a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80075a6:	4b1a      	ldr	r3, [pc, #104]	@ (8007610 <HAL_TIM_MspPostInit+0xa4>)
 80075a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075aa:	4a19      	ldr	r2, [pc, #100]	@ (8007610 <HAL_TIM_MspPostInit+0xa4>)
 80075ac:	f043 0302 	orr.w	r3, r3, #2
 80075b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80075b2:	4b17      	ldr	r3, [pc, #92]	@ (8007610 <HAL_TIM_MspPostInit+0xa4>)
 80075b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075b6:	f003 0302 	and.w	r3, r3, #2
 80075ba:	60fb      	str	r3, [r7, #12]
 80075bc:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80075be:	2304      	movs	r3, #4
 80075c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075c2:	2302      	movs	r3, #2
 80075c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075c6:	2300      	movs	r3, #0
 80075c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075ca:	2300      	movs	r3, #0
 80075cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80075ce:	230e      	movs	r3, #14
 80075d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80075d2:	f107 0314 	add.w	r3, r7, #20
 80075d6:	4619      	mov	r1, r3
 80075d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80075dc:	f000 fdce 	bl	800817c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80075e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80075e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075e6:	2302      	movs	r3, #2
 80075e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075ea:	2300      	movs	r3, #0
 80075ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075ee:	2300      	movs	r3, #0
 80075f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80075f2:	230e      	movs	r3, #14
 80075f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80075f6:	f107 0314 	add.w	r3, r7, #20
 80075fa:	4619      	mov	r1, r3
 80075fc:	4805      	ldr	r0, [pc, #20]	@ (8007614 <HAL_TIM_MspPostInit+0xa8>)
 80075fe:	f000 fdbd 	bl	800817c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8007602:	bf00      	nop
 8007604:	3728      	adds	r7, #40	@ 0x28
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
 800760a:	bf00      	nop
 800760c:	40014000 	.word	0x40014000
 8007610:	40021000 	.word	0x40021000
 8007614:	48000400 	.word	0x48000400

08007618 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800761c:	4b14      	ldr	r3, [pc, #80]	@ (8007670 <MX_USART1_UART_Init+0x58>)
 800761e:	4a15      	ldr	r2, [pc, #84]	@ (8007674 <MX_USART1_UART_Init+0x5c>)
 8007620:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8007622:	4b13      	ldr	r3, [pc, #76]	@ (8007670 <MX_USART1_UART_Init+0x58>)
 8007624:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007628:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800762a:	4b11      	ldr	r3, [pc, #68]	@ (8007670 <MX_USART1_UART_Init+0x58>)
 800762c:	2200      	movs	r2, #0
 800762e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007630:	4b0f      	ldr	r3, [pc, #60]	@ (8007670 <MX_USART1_UART_Init+0x58>)
 8007632:	2200      	movs	r2, #0
 8007634:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007636:	4b0e      	ldr	r3, [pc, #56]	@ (8007670 <MX_USART1_UART_Init+0x58>)
 8007638:	2200      	movs	r2, #0
 800763a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800763c:	4b0c      	ldr	r3, [pc, #48]	@ (8007670 <MX_USART1_UART_Init+0x58>)
 800763e:	220c      	movs	r2, #12
 8007640:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007642:	4b0b      	ldr	r3, [pc, #44]	@ (8007670 <MX_USART1_UART_Init+0x58>)
 8007644:	2200      	movs	r2, #0
 8007646:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007648:	4b09      	ldr	r3, [pc, #36]	@ (8007670 <MX_USART1_UART_Init+0x58>)
 800764a:	2200      	movs	r2, #0
 800764c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800764e:	4b08      	ldr	r3, [pc, #32]	@ (8007670 <MX_USART1_UART_Init+0x58>)
 8007650:	2200      	movs	r2, #0
 8007652:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007654:	4b06      	ldr	r3, [pc, #24]	@ (8007670 <MX_USART1_UART_Init+0x58>)
 8007656:	2200      	movs	r2, #0
 8007658:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800765a:	4805      	ldr	r0, [pc, #20]	@ (8007670 <MX_USART1_UART_Init+0x58>)
 800765c:	f007 fc72 	bl	800ef44 <HAL_UART_Init>
 8007660:	4603      	mov	r3, r0
 8007662:	2b00      	cmp	r3, #0
 8007664:	d001      	beq.n	800766a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8007666:	f7ff fab5 	bl	8006bd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800766a:	bf00      	nop
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	200032b4 	.word	0x200032b4
 8007674:	40013800 	.word	0x40013800

08007678 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b0ac      	sub	sp, #176	@ 0xb0
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007680:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007684:	2200      	movs	r2, #0
 8007686:	601a      	str	r2, [r3, #0]
 8007688:	605a      	str	r2, [r3, #4]
 800768a:	609a      	str	r2, [r3, #8]
 800768c:	60da      	str	r2, [r3, #12]
 800768e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007690:	f107 0314 	add.w	r3, r7, #20
 8007694:	2288      	movs	r2, #136	@ 0x88
 8007696:	2100      	movs	r1, #0
 8007698:	4618      	mov	r0, r3
 800769a:	f008 fe9f 	bl	80103dc <memset>
  if(uartHandle->Instance==USART1)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a21      	ldr	r2, [pc, #132]	@ (8007728 <HAL_UART_MspInit+0xb0>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d13a      	bne.n	800771e <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80076a8:	2301      	movs	r3, #1
 80076aa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80076ac:	2300      	movs	r3, #0
 80076ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80076b0:	f107 0314 	add.w	r3, r7, #20
 80076b4:	4618      	mov	r0, r3
 80076b6:	f002 fd8f 	bl	800a1d8 <HAL_RCCEx_PeriphCLKConfig>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d001      	beq.n	80076c4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80076c0:	f7ff fa88 	bl	8006bd4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80076c4:	4b19      	ldr	r3, [pc, #100]	@ (800772c <HAL_UART_MspInit+0xb4>)
 80076c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076c8:	4a18      	ldr	r2, [pc, #96]	@ (800772c <HAL_UART_MspInit+0xb4>)
 80076ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80076ce:	6613      	str	r3, [r2, #96]	@ 0x60
 80076d0:	4b16      	ldr	r3, [pc, #88]	@ (800772c <HAL_UART_MspInit+0xb4>)
 80076d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80076d8:	613b      	str	r3, [r7, #16]
 80076da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80076dc:	4b13      	ldr	r3, [pc, #76]	@ (800772c <HAL_UART_MspInit+0xb4>)
 80076de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076e0:	4a12      	ldr	r2, [pc, #72]	@ (800772c <HAL_UART_MspInit+0xb4>)
 80076e2:	f043 0302 	orr.w	r3, r3, #2
 80076e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80076e8:	4b10      	ldr	r3, [pc, #64]	@ (800772c <HAL_UART_MspInit+0xb4>)
 80076ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076ec:	f003 0302 	and.w	r3, r3, #2
 80076f0:	60fb      	str	r3, [r7, #12]
 80076f2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80076f4:	23c0      	movs	r3, #192	@ 0xc0
 80076f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076fa:	2302      	movs	r3, #2
 80076fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007700:	2300      	movs	r3, #0
 8007702:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007706:	2303      	movs	r3, #3
 8007708:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800770c:	2307      	movs	r3, #7
 800770e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007712:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007716:	4619      	mov	r1, r3
 8007718:	4805      	ldr	r0, [pc, #20]	@ (8007730 <HAL_UART_MspInit+0xb8>)
 800771a:	f000 fd2f 	bl	800817c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800771e:	bf00      	nop
 8007720:	37b0      	adds	r7, #176	@ 0xb0
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	40013800 	.word	0x40013800
 800772c:	40021000 	.word	0x40021000
 8007730:	48000400 	.word	0x48000400

08007734 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8007734:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800776c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007738:	f7ff fc82 	bl	8007040 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800773c:	480c      	ldr	r0, [pc, #48]	@ (8007770 <LoopForever+0x6>)
  ldr r1, =_edata
 800773e:	490d      	ldr	r1, [pc, #52]	@ (8007774 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007740:	4a0d      	ldr	r2, [pc, #52]	@ (8007778 <LoopForever+0xe>)
  movs r3, #0
 8007742:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007744:	e002      	b.n	800774c <LoopCopyDataInit>

08007746 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007746:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007748:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800774a:	3304      	adds	r3, #4

0800774c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800774c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800774e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007750:	d3f9      	bcc.n	8007746 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007752:	4a0a      	ldr	r2, [pc, #40]	@ (800777c <LoopForever+0x12>)
  ldr r4, =_ebss
 8007754:	4c0a      	ldr	r4, [pc, #40]	@ (8007780 <LoopForever+0x16>)
  movs r3, #0
 8007756:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007758:	e001      	b.n	800775e <LoopFillZerobss>

0800775a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800775a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800775c:	3204      	adds	r2, #4

0800775e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800775e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007760:	d3fb      	bcc.n	800775a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007762:	f008 fe9f 	bl	80104a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007766:	f7ff f92b 	bl	80069c0 <main>

0800776a <LoopForever>:

LoopForever:
    b LoopForever
 800776a:	e7fe      	b.n	800776a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800776c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8007770:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007774:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8007778:	08011c94 	.word	0x08011c94
  ldr r2, =_sbss
 800777c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8007780:	2000348c 	.word	0x2000348c

08007784 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007784:	e7fe      	b.n	8007784 <ADC1_2_IRQHandler>

08007786 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007786:	b580      	push	{r7, lr}
 8007788:	b082      	sub	sp, #8
 800778a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800778c:	2300      	movs	r3, #0
 800778e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007790:	2003      	movs	r0, #3
 8007792:	f000 f93d 	bl	8007a10 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007796:	200f      	movs	r0, #15
 8007798:	f000 f80e 	bl	80077b8 <HAL_InitTick>
 800779c:	4603      	mov	r3, r0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d002      	beq.n	80077a8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	71fb      	strb	r3, [r7, #7]
 80077a6:	e001      	b.n	80077ac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80077a8:	f7ff fb16 	bl	8006dd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80077ac:	79fb      	ldrb	r3, [r7, #7]
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3708      	adds	r7, #8
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
	...

080077b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80077c0:	2300      	movs	r3, #0
 80077c2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80077c4:	4b17      	ldr	r3, [pc, #92]	@ (8007824 <HAL_InitTick+0x6c>)
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d023      	beq.n	8007814 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80077cc:	4b16      	ldr	r3, [pc, #88]	@ (8007828 <HAL_InitTick+0x70>)
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	4b14      	ldr	r3, [pc, #80]	@ (8007824 <HAL_InitTick+0x6c>)
 80077d2:	781b      	ldrb	r3, [r3, #0]
 80077d4:	4619      	mov	r1, r3
 80077d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80077da:	fbb3 f3f1 	udiv	r3, r3, r1
 80077de:	fbb2 f3f3 	udiv	r3, r2, r3
 80077e2:	4618      	mov	r0, r3
 80077e4:	f000 f978 	bl	8007ad8 <HAL_SYSTICK_Config>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d10f      	bne.n	800780e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2b0f      	cmp	r3, #15
 80077f2:	d809      	bhi.n	8007808 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80077f4:	2200      	movs	r2, #0
 80077f6:	6879      	ldr	r1, [r7, #4]
 80077f8:	f04f 30ff 	mov.w	r0, #4294967295
 80077fc:	f000 f928 	bl	8007a50 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007800:	4a0a      	ldr	r2, [pc, #40]	@ (800782c <HAL_InitTick+0x74>)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6013      	str	r3, [r2, #0]
 8007806:	e007      	b.n	8007818 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	73fb      	strb	r3, [r7, #15]
 800780c:	e004      	b.n	8007818 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800780e:	2301      	movs	r3, #1
 8007810:	73fb      	strb	r3, [r7, #15]
 8007812:	e001      	b.n	8007818 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007818:	7bfb      	ldrb	r3, [r7, #15]
}
 800781a:	4618      	mov	r0, r3
 800781c:	3710      	adds	r7, #16
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}
 8007822:	bf00      	nop
 8007824:	2000002c 	.word	0x2000002c
 8007828:	20000024 	.word	0x20000024
 800782c:	20000028 	.word	0x20000028

08007830 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007830:	b480      	push	{r7}
 8007832:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007834:	4b06      	ldr	r3, [pc, #24]	@ (8007850 <HAL_IncTick+0x20>)
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	461a      	mov	r2, r3
 800783a:	4b06      	ldr	r3, [pc, #24]	@ (8007854 <HAL_IncTick+0x24>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4413      	add	r3, r2
 8007840:	4a04      	ldr	r2, [pc, #16]	@ (8007854 <HAL_IncTick+0x24>)
 8007842:	6013      	str	r3, [r2, #0]
}
 8007844:	bf00      	nop
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr
 800784e:	bf00      	nop
 8007850:	2000002c 	.word	0x2000002c
 8007854:	2000333c 	.word	0x2000333c

08007858 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007858:	b480      	push	{r7}
 800785a:	af00      	add	r7, sp, #0
  return uwTick;
 800785c:	4b03      	ldr	r3, [pc, #12]	@ (800786c <HAL_GetTick+0x14>)
 800785e:	681b      	ldr	r3, [r3, #0]
}
 8007860:	4618      	mov	r0, r3
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop
 800786c:	2000333c 	.word	0x2000333c

08007870 <__NVIC_SetPriorityGrouping>:
{
 8007870:	b480      	push	{r7}
 8007872:	b085      	sub	sp, #20
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	f003 0307 	and.w	r3, r3, #7
 800787e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007880:	4b0c      	ldr	r3, [pc, #48]	@ (80078b4 <__NVIC_SetPriorityGrouping+0x44>)
 8007882:	68db      	ldr	r3, [r3, #12]
 8007884:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007886:	68ba      	ldr	r2, [r7, #8]
 8007888:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800788c:	4013      	ands	r3, r2
 800788e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007898:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800789c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80078a2:	4a04      	ldr	r2, [pc, #16]	@ (80078b4 <__NVIC_SetPriorityGrouping+0x44>)
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	60d3      	str	r3, [r2, #12]
}
 80078a8:	bf00      	nop
 80078aa:	3714      	adds	r7, #20
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr
 80078b4:	e000ed00 	.word	0xe000ed00

080078b8 <__NVIC_GetPriorityGrouping>:
{
 80078b8:	b480      	push	{r7}
 80078ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80078bc:	4b04      	ldr	r3, [pc, #16]	@ (80078d0 <__NVIC_GetPriorityGrouping+0x18>)
 80078be:	68db      	ldr	r3, [r3, #12]
 80078c0:	0a1b      	lsrs	r3, r3, #8
 80078c2:	f003 0307 	and.w	r3, r3, #7
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr
 80078d0:	e000ed00 	.word	0xe000ed00

080078d4 <__NVIC_EnableIRQ>:
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	4603      	mov	r3, r0
 80078dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80078de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	db0b      	blt.n	80078fe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80078e6:	79fb      	ldrb	r3, [r7, #7]
 80078e8:	f003 021f 	and.w	r2, r3, #31
 80078ec:	4907      	ldr	r1, [pc, #28]	@ (800790c <__NVIC_EnableIRQ+0x38>)
 80078ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078f2:	095b      	lsrs	r3, r3, #5
 80078f4:	2001      	movs	r0, #1
 80078f6:	fa00 f202 	lsl.w	r2, r0, r2
 80078fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80078fe:	bf00      	nop
 8007900:	370c      	adds	r7, #12
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop
 800790c:	e000e100 	.word	0xe000e100

08007910 <__NVIC_SetPriority>:
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	4603      	mov	r3, r0
 8007918:	6039      	str	r1, [r7, #0]
 800791a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800791c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007920:	2b00      	cmp	r3, #0
 8007922:	db0a      	blt.n	800793a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	b2da      	uxtb	r2, r3
 8007928:	490c      	ldr	r1, [pc, #48]	@ (800795c <__NVIC_SetPriority+0x4c>)
 800792a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800792e:	0112      	lsls	r2, r2, #4
 8007930:	b2d2      	uxtb	r2, r2
 8007932:	440b      	add	r3, r1
 8007934:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007938:	e00a      	b.n	8007950 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	b2da      	uxtb	r2, r3
 800793e:	4908      	ldr	r1, [pc, #32]	@ (8007960 <__NVIC_SetPriority+0x50>)
 8007940:	79fb      	ldrb	r3, [r7, #7]
 8007942:	f003 030f 	and.w	r3, r3, #15
 8007946:	3b04      	subs	r3, #4
 8007948:	0112      	lsls	r2, r2, #4
 800794a:	b2d2      	uxtb	r2, r2
 800794c:	440b      	add	r3, r1
 800794e:	761a      	strb	r2, [r3, #24]
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr
 800795c:	e000e100 	.word	0xe000e100
 8007960:	e000ed00 	.word	0xe000ed00

08007964 <NVIC_EncodePriority>:
{
 8007964:	b480      	push	{r7}
 8007966:	b089      	sub	sp, #36	@ 0x24
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f003 0307 	and.w	r3, r3, #7
 8007976:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	f1c3 0307 	rsb	r3, r3, #7
 800797e:	2b04      	cmp	r3, #4
 8007980:	bf28      	it	cs
 8007982:	2304      	movcs	r3, #4
 8007984:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	3304      	adds	r3, #4
 800798a:	2b06      	cmp	r3, #6
 800798c:	d902      	bls.n	8007994 <NVIC_EncodePriority+0x30>
 800798e:	69fb      	ldr	r3, [r7, #28]
 8007990:	3b03      	subs	r3, #3
 8007992:	e000      	b.n	8007996 <NVIC_EncodePriority+0x32>
 8007994:	2300      	movs	r3, #0
 8007996:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007998:	f04f 32ff 	mov.w	r2, #4294967295
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	fa02 f303 	lsl.w	r3, r2, r3
 80079a2:	43da      	mvns	r2, r3
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	401a      	ands	r2, r3
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80079ac:	f04f 31ff 	mov.w	r1, #4294967295
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	fa01 f303 	lsl.w	r3, r1, r3
 80079b6:	43d9      	mvns	r1, r3
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80079bc:	4313      	orrs	r3, r2
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3724      	adds	r7, #36	@ 0x24
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
	...

080079cc <SysTick_Config>:
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	3b01      	subs	r3, #1
 80079d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079dc:	d301      	bcc.n	80079e2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80079de:	2301      	movs	r3, #1
 80079e0:	e00f      	b.n	8007a02 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80079e2:	4a0a      	ldr	r2, [pc, #40]	@ (8007a0c <SysTick_Config+0x40>)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	3b01      	subs	r3, #1
 80079e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80079ea:	210f      	movs	r1, #15
 80079ec:	f04f 30ff 	mov.w	r0, #4294967295
 80079f0:	f7ff ff8e 	bl	8007910 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80079f4:	4b05      	ldr	r3, [pc, #20]	@ (8007a0c <SysTick_Config+0x40>)
 80079f6:	2200      	movs	r2, #0
 80079f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80079fa:	4b04      	ldr	r3, [pc, #16]	@ (8007a0c <SysTick_Config+0x40>)
 80079fc:	2207      	movs	r2, #7
 80079fe:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3708      	adds	r7, #8
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	e000e010 	.word	0xe000e010

08007a10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2b07      	cmp	r3, #7
 8007a1c:	d00f      	beq.n	8007a3e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2b06      	cmp	r3, #6
 8007a22:	d00c      	beq.n	8007a3e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2b05      	cmp	r3, #5
 8007a28:	d009      	beq.n	8007a3e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2b04      	cmp	r3, #4
 8007a2e:	d006      	beq.n	8007a3e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2b03      	cmp	r3, #3
 8007a34:	d003      	beq.n	8007a3e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8007a36:	21a6      	movs	r1, #166	@ 0xa6
 8007a38:	4804      	ldr	r0, [pc, #16]	@ (8007a4c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8007a3a:	f7ff f8e3 	bl	8006c04 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f7ff ff16 	bl	8007870 <__NVIC_SetPriorityGrouping>
}
 8007a44:	bf00      	nop
 8007a46:	3708      	adds	r7, #8
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}
 8007a4c:	08011904 	.word	0x08011904

08007a50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b086      	sub	sp, #24
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	4603      	mov	r3, r0
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	607a      	str	r2, [r7, #4]
 8007a5c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2b0f      	cmp	r3, #15
 8007a66:	d903      	bls.n	8007a70 <HAL_NVIC_SetPriority+0x20>
 8007a68:	21be      	movs	r1, #190	@ 0xbe
 8007a6a:	480e      	ldr	r0, [pc, #56]	@ (8007aa4 <HAL_NVIC_SetPriority+0x54>)
 8007a6c:	f7ff f8ca 	bl	8006c04 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	2b0f      	cmp	r3, #15
 8007a74:	d903      	bls.n	8007a7e <HAL_NVIC_SetPriority+0x2e>
 8007a76:	21bf      	movs	r1, #191	@ 0xbf
 8007a78:	480a      	ldr	r0, [pc, #40]	@ (8007aa4 <HAL_NVIC_SetPriority+0x54>)
 8007a7a:	f7ff f8c3 	bl	8006c04 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 8007a7e:	f7ff ff1b 	bl	80078b8 <__NVIC_GetPriorityGrouping>
 8007a82:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	68b9      	ldr	r1, [r7, #8]
 8007a88:	6978      	ldr	r0, [r7, #20]
 8007a8a:	f7ff ff6b 	bl	8007964 <NVIC_EncodePriority>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a94:	4611      	mov	r1, r2
 8007a96:	4618      	mov	r0, r3
 8007a98:	f7ff ff3a 	bl	8007910 <__NVIC_SetPriority>
}
 8007a9c:	bf00      	nop
 8007a9e:	3718      	adds	r7, #24
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	08011904 	.word	0x08011904

08007aa8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b082      	sub	sp, #8
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	4603      	mov	r3, r0
 8007ab0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8007ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	da03      	bge.n	8007ac2 <HAL_NVIC_EnableIRQ+0x1a>
 8007aba:	21d2      	movs	r1, #210	@ 0xd2
 8007abc:	4805      	ldr	r0, [pc, #20]	@ (8007ad4 <HAL_NVIC_EnableIRQ+0x2c>)
 8007abe:	f7ff f8a1 	bl	8006c04 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7ff ff04 	bl	80078d4 <__NVIC_EnableIRQ>
}
 8007acc:	bf00      	nop
 8007ace:	3708      	adds	r7, #8
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}
 8007ad4:	08011904 	.word	0x08011904

08007ad8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b082      	sub	sp, #8
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f7ff ff73 	bl	80079cc <SysTick_Config>
 8007ae6:	4603      	mov	r3, r0
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3708      	adds	r7, #8
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d101      	bne.n	8007b02 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	e19d      	b.n	8007e3e <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a79      	ldr	r2, [pc, #484]	@ (8007cec <HAL_DMA_Init+0x1fc>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d044      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a77      	ldr	r2, [pc, #476]	@ (8007cf0 <HAL_DMA_Init+0x200>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d03f      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a76      	ldr	r2, [pc, #472]	@ (8007cf4 <HAL_DMA_Init+0x204>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d03a      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a74      	ldr	r2, [pc, #464]	@ (8007cf8 <HAL_DMA_Init+0x208>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d035      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a73      	ldr	r2, [pc, #460]	@ (8007cfc <HAL_DMA_Init+0x20c>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d030      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a71      	ldr	r2, [pc, #452]	@ (8007d00 <HAL_DMA_Init+0x210>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d02b      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a70      	ldr	r2, [pc, #448]	@ (8007d04 <HAL_DMA_Init+0x214>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d026      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a6e      	ldr	r2, [pc, #440]	@ (8007d08 <HAL_DMA_Init+0x218>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d021      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a6d      	ldr	r2, [pc, #436]	@ (8007d0c <HAL_DMA_Init+0x21c>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d01c      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a6b      	ldr	r2, [pc, #428]	@ (8007d10 <HAL_DMA_Init+0x220>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d017      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a6a      	ldr	r2, [pc, #424]	@ (8007d14 <HAL_DMA_Init+0x224>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d012      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a68      	ldr	r2, [pc, #416]	@ (8007d18 <HAL_DMA_Init+0x228>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d00d      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a67      	ldr	r2, [pc, #412]	@ (8007d1c <HAL_DMA_Init+0x22c>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d008      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a65      	ldr	r2, [pc, #404]	@ (8007d20 <HAL_DMA_Init+0x230>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d003      	beq.n	8007b96 <HAL_DMA_Init+0xa6>
 8007b8e:	21a5      	movs	r1, #165	@ 0xa5
 8007b90:	4864      	ldr	r0, [pc, #400]	@ (8007d24 <HAL_DMA_Init+0x234>)
 8007b92:	f7ff f837 	bl	8006c04 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d00c      	beq.n	8007bb8 <HAL_DMA_Init+0xc8>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	2b10      	cmp	r3, #16
 8007ba4:	d008      	beq.n	8007bb8 <HAL_DMA_Init+0xc8>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bae:	d003      	beq.n	8007bb8 <HAL_DMA_Init+0xc8>
 8007bb0:	21a6      	movs	r1, #166	@ 0xa6
 8007bb2:	485c      	ldr	r0, [pc, #368]	@ (8007d24 <HAL_DMA_Init+0x234>)
 8007bb4:	f7ff f826 	bl	8006c04 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	68db      	ldr	r3, [r3, #12]
 8007bbc:	2b40      	cmp	r3, #64	@ 0x40
 8007bbe:	d007      	beq.n	8007bd0 <HAL_DMA_Init+0xe0>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	68db      	ldr	r3, [r3, #12]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d003      	beq.n	8007bd0 <HAL_DMA_Init+0xe0>
 8007bc8:	21a7      	movs	r1, #167	@ 0xa7
 8007bca:	4856      	ldr	r0, [pc, #344]	@ (8007d24 <HAL_DMA_Init+0x234>)
 8007bcc:	f7ff f81a 	bl	8006c04 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	691b      	ldr	r3, [r3, #16]
 8007bd4:	2b80      	cmp	r3, #128	@ 0x80
 8007bd6:	d007      	beq.n	8007be8 <HAL_DMA_Init+0xf8>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	691b      	ldr	r3, [r3, #16]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d003      	beq.n	8007be8 <HAL_DMA_Init+0xf8>
 8007be0:	21a8      	movs	r1, #168	@ 0xa8
 8007be2:	4850      	ldr	r0, [pc, #320]	@ (8007d24 <HAL_DMA_Init+0x234>)
 8007be4:	f7ff f80e 	bl	8006c04 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	695b      	ldr	r3, [r3, #20]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d00d      	beq.n	8007c0c <HAL_DMA_Init+0x11c>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	695b      	ldr	r3, [r3, #20]
 8007bf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bf8:	d008      	beq.n	8007c0c <HAL_DMA_Init+0x11c>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	695b      	ldr	r3, [r3, #20]
 8007bfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c02:	d003      	beq.n	8007c0c <HAL_DMA_Init+0x11c>
 8007c04:	21a9      	movs	r1, #169	@ 0xa9
 8007c06:	4847      	ldr	r0, [pc, #284]	@ (8007d24 <HAL_DMA_Init+0x234>)
 8007c08:	f7fe fffc 	bl	8006c04 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	699b      	ldr	r3, [r3, #24]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00d      	beq.n	8007c30 <HAL_DMA_Init+0x140>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	699b      	ldr	r3, [r3, #24]
 8007c18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c1c:	d008      	beq.n	8007c30 <HAL_DMA_Init+0x140>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	699b      	ldr	r3, [r3, #24]
 8007c22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c26:	d003      	beq.n	8007c30 <HAL_DMA_Init+0x140>
 8007c28:	21aa      	movs	r1, #170	@ 0xaa
 8007c2a:	483e      	ldr	r0, [pc, #248]	@ (8007d24 <HAL_DMA_Init+0x234>)
 8007c2c:	f7fe ffea 	bl	8006c04 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	69db      	ldr	r3, [r3, #28]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d007      	beq.n	8007c48 <HAL_DMA_Init+0x158>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	69db      	ldr	r3, [r3, #28]
 8007c3c:	2b20      	cmp	r3, #32
 8007c3e:	d003      	beq.n	8007c48 <HAL_DMA_Init+0x158>
 8007c40:	21ab      	movs	r1, #171	@ 0xab
 8007c42:	4838      	ldr	r0, [pc, #224]	@ (8007d24 <HAL_DMA_Init+0x234>)
 8007c44:	f7fe ffde 	bl	8006c04 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a1b      	ldr	r3, [r3, #32]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d012      	beq.n	8007c76 <HAL_DMA_Init+0x186>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6a1b      	ldr	r3, [r3, #32]
 8007c54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c58:	d00d      	beq.n	8007c76 <HAL_DMA_Init+0x186>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a1b      	ldr	r3, [r3, #32]
 8007c5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c62:	d008      	beq.n	8007c76 <HAL_DMA_Init+0x186>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a1b      	ldr	r3, [r3, #32]
 8007c68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007c6c:	d003      	beq.n	8007c76 <HAL_DMA_Init+0x186>
 8007c6e:	21ac      	movs	r1, #172	@ 0xac
 8007c70:	482c      	ldr	r0, [pc, #176]	@ (8007d24 <HAL_DMA_Init+0x234>)
 8007c72:	f7fe ffc7 	bl	8006c04 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d01f      	beq.n	8007cbe <HAL_DMA_Init+0x1ce>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d01b      	beq.n	8007cbe <HAL_DMA_Init+0x1ce>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	d017      	beq.n	8007cbe <HAL_DMA_Init+0x1ce>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	2b03      	cmp	r3, #3
 8007c94:	d013      	beq.n	8007cbe <HAL_DMA_Init+0x1ce>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	2b04      	cmp	r3, #4
 8007c9c:	d00f      	beq.n	8007cbe <HAL_DMA_Init+0x1ce>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	2b05      	cmp	r3, #5
 8007ca4:	d00b      	beq.n	8007cbe <HAL_DMA_Init+0x1ce>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	2b06      	cmp	r3, #6
 8007cac:	d007      	beq.n	8007cbe <HAL_DMA_Init+0x1ce>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	2b07      	cmp	r3, #7
 8007cb4:	d003      	beq.n	8007cbe <HAL_DMA_Init+0x1ce>
 8007cb6:	21ae      	movs	r1, #174	@ 0xae
 8007cb8:	481a      	ldr	r0, [pc, #104]	@ (8007d24 <HAL_DMA_Init+0x234>)
 8007cba:	f7fe ffa3 	bl	8006c04 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	461a      	mov	r2, r3
 8007cc4:	4b18      	ldr	r3, [pc, #96]	@ (8007d28 <HAL_DMA_Init+0x238>)
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d836      	bhi.n	8007d38 <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	461a      	mov	r2, r3
 8007cd0:	4b16      	ldr	r3, [pc, #88]	@ (8007d2c <HAL_DMA_Init+0x23c>)
 8007cd2:	4413      	add	r3, r2
 8007cd4:	4a16      	ldr	r2, [pc, #88]	@ (8007d30 <HAL_DMA_Init+0x240>)
 8007cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8007cda:	091b      	lsrs	r3, r3, #4
 8007cdc:	009a      	lsls	r2, r3, #2
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	4a13      	ldr	r2, [pc, #76]	@ (8007d34 <HAL_DMA_Init+0x244>)
 8007ce6:	641a      	str	r2, [r3, #64]	@ 0x40
 8007ce8:	e035      	b.n	8007d56 <HAL_DMA_Init+0x266>
 8007cea:	bf00      	nop
 8007cec:	40020008 	.word	0x40020008
 8007cf0:	4002001c 	.word	0x4002001c
 8007cf4:	40020030 	.word	0x40020030
 8007cf8:	40020044 	.word	0x40020044
 8007cfc:	40020058 	.word	0x40020058
 8007d00:	4002006c 	.word	0x4002006c
 8007d04:	40020080 	.word	0x40020080
 8007d08:	40020408 	.word	0x40020408
 8007d0c:	4002041c 	.word	0x4002041c
 8007d10:	40020430 	.word	0x40020430
 8007d14:	40020444 	.word	0x40020444
 8007d18:	40020458 	.word	0x40020458
 8007d1c:	4002046c 	.word	0x4002046c
 8007d20:	40020480 	.word	0x40020480
 8007d24:	08011940 	.word	0x08011940
 8007d28:	40020407 	.word	0x40020407
 8007d2c:	bffdfff8 	.word	0xbffdfff8
 8007d30:	cccccccd 	.word	0xcccccccd
 8007d34:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	4b42      	ldr	r3, [pc, #264]	@ (8007e48 <HAL_DMA_Init+0x358>)
 8007d40:	4413      	add	r3, r2
 8007d42:	4a42      	ldr	r2, [pc, #264]	@ (8007e4c <HAL_DMA_Init+0x35c>)
 8007d44:	fba2 2303 	umull	r2, r3, r2, r3
 8007d48:	091b      	lsrs	r3, r3, #4
 8007d4a:	009a      	lsls	r2, r3, #2
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	4a3f      	ldr	r2, [pc, #252]	@ (8007e50 <HAL_DMA_Init+0x360>)
 8007d54:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2202      	movs	r2, #2
 8007d5a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007d6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d70:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007d7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	691b      	ldr	r3, [r3, #16]
 8007d80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007d86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	699b      	ldr	r3, [r3, #24]
 8007d8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007d92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6a1b      	ldr	r3, [r3, #32]
 8007d98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	68fa      	ldr	r2, [r7, #12]
 8007da6:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007db0:	d039      	beq.n	8007e26 <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007db6:	4a27      	ldr	r2, [pc, #156]	@ (8007e54 <HAL_DMA_Init+0x364>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d11a      	bne.n	8007df2 <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007dbc:	4b26      	ldr	r3, [pc, #152]	@ (8007e58 <HAL_DMA_Init+0x368>)
 8007dbe:	681a      	ldr	r2, [r3, #0]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dc4:	f003 031c 	and.w	r3, r3, #28
 8007dc8:	210f      	movs	r1, #15
 8007dca:	fa01 f303 	lsl.w	r3, r1, r3
 8007dce:	43db      	mvns	r3, r3
 8007dd0:	4921      	ldr	r1, [pc, #132]	@ (8007e58 <HAL_DMA_Init+0x368>)
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007dd6:	4b20      	ldr	r3, [pc, #128]	@ (8007e58 <HAL_DMA_Init+0x368>)
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6859      	ldr	r1, [r3, #4]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007de2:	f003 031c 	and.w	r3, r3, #28
 8007de6:	fa01 f303 	lsl.w	r3, r1, r3
 8007dea:	491b      	ldr	r1, [pc, #108]	@ (8007e58 <HAL_DMA_Init+0x368>)
 8007dec:	4313      	orrs	r3, r2
 8007dee:	600b      	str	r3, [r1, #0]
 8007df0:	e019      	b.n	8007e26 <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007df2:	4b1a      	ldr	r3, [pc, #104]	@ (8007e5c <HAL_DMA_Init+0x36c>)
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dfa:	f003 031c 	and.w	r3, r3, #28
 8007dfe:	210f      	movs	r1, #15
 8007e00:	fa01 f303 	lsl.w	r3, r1, r3
 8007e04:	43db      	mvns	r3, r3
 8007e06:	4915      	ldr	r1, [pc, #84]	@ (8007e5c <HAL_DMA_Init+0x36c>)
 8007e08:	4013      	ands	r3, r2
 8007e0a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007e0c:	4b13      	ldr	r3, [pc, #76]	@ (8007e5c <HAL_DMA_Init+0x36c>)
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6859      	ldr	r1, [r3, #4]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e18:	f003 031c 	and.w	r3, r3, #28
 8007e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8007e20:	490e      	ldr	r1, [pc, #56]	@ (8007e5c <HAL_DMA_Init+0x36c>)
 8007e22:	4313      	orrs	r3, r2
 8007e24:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007e3c:	2300      	movs	r3, #0
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3710      	adds	r7, #16
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}
 8007e46:	bf00      	nop
 8007e48:	bffdfbf8 	.word	0xbffdfbf8
 8007e4c:	cccccccd 	.word	0xcccccccd
 8007e50:	40020400 	.word	0x40020400
 8007e54:	40020000 	.word	0x40020000
 8007e58:	400200a8 	.word	0x400200a8
 8007e5c:	400204a8 	.word	0x400204a8

08007e60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b086      	sub	sp, #24
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	60b9      	str	r1, [r7, #8]
 8007e6a:	607a      	str	r2, [r7, #4]
 8007e6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d003      	beq.n	8007e80 <HAL_DMA_Start_IT+0x20>
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e7e:	d304      	bcc.n	8007e8a <HAL_DMA_Start_IT+0x2a>
 8007e80:	f240 11df 	movw	r1, #479	@ 0x1df
 8007e84:	482c      	ldr	r0, [pc, #176]	@ (8007f38 <HAL_DMA_Start_IT+0xd8>)
 8007e86:	f7fe febd 	bl	8006c04 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d101      	bne.n	8007e98 <HAL_DMA_Start_IT+0x38>
 8007e94:	2302      	movs	r3, #2
 8007e96:	e04b      	b.n	8007f30 <HAL_DMA_Start_IT+0xd0>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007ea6:	b2db      	uxtb	r3, r3
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d13a      	bne.n	8007f22 <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2202      	movs	r2, #2
 8007eb0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f022 0201 	bic.w	r2, r2, #1
 8007ec8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	68b9      	ldr	r1, [r7, #8]
 8007ed0:	68f8      	ldr	r0, [r7, #12]
 8007ed2:	f000 f923 	bl	800811c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d008      	beq.n	8007ef0 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f042 020e 	orr.w	r2, r2, #14
 8007eec:	601a      	str	r2, [r3, #0]
 8007eee:	e00f      	b.n	8007f10 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f022 0204 	bic.w	r2, r2, #4
 8007efe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f042 020a 	orr.w	r2, r2, #10
 8007f0e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f042 0201 	orr.w	r2, r2, #1
 8007f1e:	601a      	str	r2, [r3, #0]
 8007f20:	e005      	b.n	8007f2e <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2200      	movs	r2, #0
 8007f26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007f2a:	2302      	movs	r3, #2
 8007f2c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3718      	adds	r7, #24
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	08011940 	.word	0x08011940

08007f3c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b084      	sub	sp, #16
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f44:	2300      	movs	r3, #0
 8007f46:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007f4e:	b2db      	uxtb	r3, r3
 8007f50:	2b02      	cmp	r3, #2
 8007f52:	d005      	beq.n	8007f60 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2204      	movs	r2, #4
 8007f58:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	73fb      	strb	r3, [r7, #15]
 8007f5e:	e029      	b.n	8007fb4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f022 020e 	bic.w	r2, r2, #14
 8007f6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	681a      	ldr	r2, [r3, #0]
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f022 0201 	bic.w	r2, r2, #1
 8007f7e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f84:	f003 021c 	and.w	r2, r3, #28
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f8c:	2101      	movs	r1, #1
 8007f8e:	fa01 f202 	lsl.w	r2, r1, r2
 8007f92:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d003      	beq.n	8007fb4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	4798      	blx	r3
    }
  }
  return status;
 8007fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3710      	adds	r7, #16
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}

08007fbe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b084      	sub	sp, #16
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fda:	f003 031c 	and.w	r3, r3, #28
 8007fde:	2204      	movs	r2, #4
 8007fe0:	409a      	lsls	r2, r3
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	4013      	ands	r3, r2
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d026      	beq.n	8008038 <HAL_DMA_IRQHandler+0x7a>
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	f003 0304 	and.w	r3, r3, #4
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d021      	beq.n	8008038 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f003 0320 	and.w	r3, r3, #32
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d107      	bne.n	8008012 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	681a      	ldr	r2, [r3, #0]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f022 0204 	bic.w	r2, r2, #4
 8008010:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008016:	f003 021c 	and.w	r2, r3, #28
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800801e:	2104      	movs	r1, #4
 8008020:	fa01 f202 	lsl.w	r2, r1, r2
 8008024:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800802a:	2b00      	cmp	r3, #0
 800802c:	d071      	beq.n	8008112 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008036:	e06c      	b.n	8008112 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800803c:	f003 031c 	and.w	r3, r3, #28
 8008040:	2202      	movs	r2, #2
 8008042:	409a      	lsls	r2, r3
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	4013      	ands	r3, r2
 8008048:	2b00      	cmp	r3, #0
 800804a:	d02e      	beq.n	80080aa <HAL_DMA_IRQHandler+0xec>
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	f003 0302 	and.w	r3, r3, #2
 8008052:	2b00      	cmp	r3, #0
 8008054:	d029      	beq.n	80080aa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f003 0320 	and.w	r3, r3, #32
 8008060:	2b00      	cmp	r3, #0
 8008062:	d10b      	bne.n	800807c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	681a      	ldr	r2, [r3, #0]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f022 020a 	bic.w	r2, r2, #10
 8008072:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008080:	f003 021c 	and.w	r2, r3, #28
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008088:	2102      	movs	r1, #2
 800808a:	fa01 f202 	lsl.w	r2, r1, r2
 800808e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800809c:	2b00      	cmp	r3, #0
 800809e:	d038      	beq.n	8008112 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80080a8:	e033      	b.n	8008112 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ae:	f003 031c 	and.w	r3, r3, #28
 80080b2:	2208      	movs	r2, #8
 80080b4:	409a      	lsls	r2, r3
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	4013      	ands	r3, r2
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d02a      	beq.n	8008114 <HAL_DMA_IRQHandler+0x156>
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	f003 0308 	and.w	r3, r3, #8
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d025      	beq.n	8008114 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681a      	ldr	r2, [r3, #0]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	f022 020e 	bic.w	r2, r2, #14
 80080d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080dc:	f003 021c 	and.w	r2, r3, #28
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080e4:	2101      	movs	r1, #1
 80080e6:	fa01 f202 	lsl.w	r2, r1, r2
 80080ea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2201      	movs	r2, #1
 80080f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2201      	movs	r2, #1
 80080f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008106:	2b00      	cmp	r3, #0
 8008108:	d004      	beq.n	8008114 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008112:	bf00      	nop
 8008114:	bf00      	nop
}
 8008116:	3710      	adds	r7, #16
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800811c:	b480      	push	{r7}
 800811e:	b085      	sub	sp, #20
 8008120:	af00      	add	r7, sp, #0
 8008122:	60f8      	str	r0, [r7, #12]
 8008124:	60b9      	str	r1, [r7, #8]
 8008126:	607a      	str	r2, [r7, #4]
 8008128:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800812e:	f003 021c 	and.w	r2, r3, #28
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008136:	2101      	movs	r1, #1
 8008138:	fa01 f202 	lsl.w	r2, r1, r2
 800813c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	683a      	ldr	r2, [r7, #0]
 8008144:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	2b10      	cmp	r3, #16
 800814c:	d108      	bne.n	8008160 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	687a      	ldr	r2, [r7, #4]
 8008154:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	68ba      	ldr	r2, [r7, #8]
 800815c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800815e:	e007      	b.n	8008170 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	68ba      	ldr	r2, [r7, #8]
 8008166:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	60da      	str	r2, [r3, #12]
}
 8008170:	bf00      	nop
 8008172:	3714      	adds	r7, #20
 8008174:	46bd      	mov	sp, r7
 8008176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817a:	4770      	bx	lr

0800817c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b086      	sub	sp, #24
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008186:	2300      	movs	r3, #0
 8008188:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008190:	d01f      	beq.n	80081d2 <HAL_GPIO_Init+0x56>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	4a3c      	ldr	r2, [pc, #240]	@ (8008288 <HAL_GPIO_Init+0x10c>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d01b      	beq.n	80081d2 <HAL_GPIO_Init+0x56>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	4a3b      	ldr	r2, [pc, #236]	@ (800828c <HAL_GPIO_Init+0x110>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d017      	beq.n	80081d2 <HAL_GPIO_Init+0x56>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	4a3a      	ldr	r2, [pc, #232]	@ (8008290 <HAL_GPIO_Init+0x114>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d013      	beq.n	80081d2 <HAL_GPIO_Init+0x56>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4a39      	ldr	r2, [pc, #228]	@ (8008294 <HAL_GPIO_Init+0x118>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d00f      	beq.n	80081d2 <HAL_GPIO_Init+0x56>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	4a38      	ldr	r2, [pc, #224]	@ (8008298 <HAL_GPIO_Init+0x11c>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d00b      	beq.n	80081d2 <HAL_GPIO_Init+0x56>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	4a37      	ldr	r2, [pc, #220]	@ (800829c <HAL_GPIO_Init+0x120>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d007      	beq.n	80081d2 <HAL_GPIO_Init+0x56>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	4a36      	ldr	r2, [pc, #216]	@ (80082a0 <HAL_GPIO_Init+0x124>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d003      	beq.n	80081d2 <HAL_GPIO_Init+0x56>
 80081ca:	21aa      	movs	r1, #170	@ 0xaa
 80081cc:	4835      	ldr	r0, [pc, #212]	@ (80082a4 <HAL_GPIO_Init+0x128>)
 80081ce:	f7fe fd19 	bl	8006c04 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d004      	beq.n	80081e6 <HAL_GPIO_Init+0x6a>
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081e4:	d303      	bcc.n	80081ee <HAL_GPIO_Init+0x72>
 80081e6:	21ab      	movs	r1, #171	@ 0xab
 80081e8:	482e      	ldr	r0, [pc, #184]	@ (80082a4 <HAL_GPIO_Init+0x128>)
 80081ea:	f7fe fd0b 	bl	8006c04 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	f000 823d 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	f000 8238 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	2b11      	cmp	r3, #17
 8008208:	f000 8233 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	2b02      	cmp	r3, #2
 8008212:	f000 822e 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	2b12      	cmp	r3, #18
 800821c:	f000 8229 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8008228:	f000 8223 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8008234:	f000 821d 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8008240:	f000 8217 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 800824c:	f000 8211 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8008258:	f000 820b 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8008264:	f000 8205 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	2b03      	cmp	r3, #3
 800826e:	f000 8200 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	2b0b      	cmp	r3, #11
 8008278:	f000 81fb 	beq.w	8008672 <HAL_GPIO_Init+0x4f6>
 800827c:	21ac      	movs	r1, #172	@ 0xac
 800827e:	4809      	ldr	r0, [pc, #36]	@ (80082a4 <HAL_GPIO_Init+0x128>)
 8008280:	f7fe fcc0 	bl	8006c04 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008284:	e1f5      	b.n	8008672 <HAL_GPIO_Init+0x4f6>
 8008286:	bf00      	nop
 8008288:	48000400 	.word	0x48000400
 800828c:	48000800 	.word	0x48000800
 8008290:	48000c00 	.word	0x48000c00
 8008294:	48001000 	.word	0x48001000
 8008298:	48001400 	.word	0x48001400
 800829c:	48001800 	.word	0x48001800
 80082a0:	48001c00 	.word	0x48001c00
 80082a4:	08011978 	.word	0x08011978
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	2101      	movs	r1, #1
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	fa01 f303 	lsl.w	r3, r1, r3
 80082b4:	4013      	ands	r3, r2
 80082b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	f000 81d6 	beq.w	800866c <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	f003 0303 	and.w	r3, r3, #3
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d005      	beq.n	80082d8 <HAL_GPIO_Init+0x15c>
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	f003 0303 	and.w	r3, r3, #3
 80082d4:	2b02      	cmp	r3, #2
 80082d6:	d144      	bne.n	8008362 <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	68db      	ldr	r3, [r3, #12]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d00f      	beq.n	8008300 <HAL_GPIO_Init+0x184>
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	68db      	ldr	r3, [r3, #12]
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	d00b      	beq.n	8008300 <HAL_GPIO_Init+0x184>
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	2b02      	cmp	r3, #2
 80082ee:	d007      	beq.n	8008300 <HAL_GPIO_Init+0x184>
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	2b03      	cmp	r3, #3
 80082f6:	d003      	beq.n	8008300 <HAL_GPIO_Init+0x184>
 80082f8:	21bb      	movs	r1, #187	@ 0xbb
 80082fa:	489c      	ldr	r0, [pc, #624]	@ (800856c <HAL_GPIO_Init+0x3f0>)
 80082fc:	f7fe fc82 	bl	8006c04 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	005b      	lsls	r3, r3, #1
 800830a:	2203      	movs	r2, #3
 800830c:	fa02 f303 	lsl.w	r3, r2, r3
 8008310:	43db      	mvns	r3, r3
 8008312:	693a      	ldr	r2, [r7, #16]
 8008314:	4013      	ands	r3, r2
 8008316:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	68da      	ldr	r2, [r3, #12]
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	005b      	lsls	r3, r3, #1
 8008320:	fa02 f303 	lsl.w	r3, r2, r3
 8008324:	693a      	ldr	r2, [r7, #16]
 8008326:	4313      	orrs	r3, r2
 8008328:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	693a      	ldr	r2, [r7, #16]
 800832e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008336:	2201      	movs	r2, #1
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	fa02 f303 	lsl.w	r3, r2, r3
 800833e:	43db      	mvns	r3, r3
 8008340:	693a      	ldr	r2, [r7, #16]
 8008342:	4013      	ands	r3, r2
 8008344:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	091b      	lsrs	r3, r3, #4
 800834c:	f003 0201 	and.w	r2, r3, #1
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	fa02 f303 	lsl.w	r3, r2, r3
 8008356:	693a      	ldr	r2, [r7, #16]
 8008358:	4313      	orrs	r3, r2
 800835a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	693a      	ldr	r2, [r7, #16]
 8008360:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	f003 0303 	and.w	r3, r3, #3
 800836a:	2b03      	cmp	r3, #3
 800836c:	d118      	bne.n	80083a0 <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008372:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8008374:	2201      	movs	r2, #1
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	fa02 f303 	lsl.w	r3, r2, r3
 800837c:	43db      	mvns	r3, r3
 800837e:	693a      	ldr	r2, [r7, #16]
 8008380:	4013      	ands	r3, r2
 8008382:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	08db      	lsrs	r3, r3, #3
 800838a:	f003 0201 	and.w	r2, r3, #1
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	fa02 f303 	lsl.w	r3, r2, r3
 8008394:	693a      	ldr	r2, [r7, #16]
 8008396:	4313      	orrs	r3, r2
 8008398:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	693a      	ldr	r2, [r7, #16]
 800839e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	f003 0303 	and.w	r3, r3, #3
 80083a8:	2b03      	cmp	r3, #3
 80083aa:	d027      	beq.n	80083fc <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d00b      	beq.n	80083cc <HAL_GPIO_Init+0x250>
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	d007      	beq.n	80083cc <HAL_GPIO_Init+0x250>
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	689b      	ldr	r3, [r3, #8]
 80083c0:	2b02      	cmp	r3, #2
 80083c2:	d003      	beq.n	80083cc <HAL_GPIO_Init+0x250>
 80083c4:	21dc      	movs	r1, #220	@ 0xdc
 80083c6:	4869      	ldr	r0, [pc, #420]	@ (800856c <HAL_GPIO_Init+0x3f0>)
 80083c8:	f7fe fc1c 	bl	8006c04 <assert_failed>

        temp = GPIOx->PUPDR;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	68db      	ldr	r3, [r3, #12]
 80083d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	005b      	lsls	r3, r3, #1
 80083d6:	2203      	movs	r2, #3
 80083d8:	fa02 f303 	lsl.w	r3, r2, r3
 80083dc:	43db      	mvns	r3, r3
 80083de:	693a      	ldr	r2, [r7, #16]
 80083e0:	4013      	ands	r3, r2
 80083e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	689a      	ldr	r2, [r3, #8]
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	005b      	lsls	r3, r3, #1
 80083ec:	fa02 f303 	lsl.w	r3, r2, r3
 80083f0:	693a      	ldr	r2, [r7, #16]
 80083f2:	4313      	orrs	r3, r2
 80083f4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	693a      	ldr	r2, [r7, #16]
 80083fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	f003 0303 	and.w	r3, r3, #3
 8008404:	2b02      	cmp	r3, #2
 8008406:	d14f      	bne.n	80084a8 <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800840e:	d01f      	beq.n	8008450 <HAL_GPIO_Init+0x2d4>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4a57      	ldr	r2, [pc, #348]	@ (8008570 <HAL_GPIO_Init+0x3f4>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d01b      	beq.n	8008450 <HAL_GPIO_Init+0x2d4>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	4a56      	ldr	r2, [pc, #344]	@ (8008574 <HAL_GPIO_Init+0x3f8>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d017      	beq.n	8008450 <HAL_GPIO_Init+0x2d4>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4a55      	ldr	r2, [pc, #340]	@ (8008578 <HAL_GPIO_Init+0x3fc>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d013      	beq.n	8008450 <HAL_GPIO_Init+0x2d4>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	4a54      	ldr	r2, [pc, #336]	@ (800857c <HAL_GPIO_Init+0x400>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d00f      	beq.n	8008450 <HAL_GPIO_Init+0x2d4>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	4a53      	ldr	r2, [pc, #332]	@ (8008580 <HAL_GPIO_Init+0x404>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d00b      	beq.n	8008450 <HAL_GPIO_Init+0x2d4>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	4a52      	ldr	r2, [pc, #328]	@ (8008584 <HAL_GPIO_Init+0x408>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d007      	beq.n	8008450 <HAL_GPIO_Init+0x2d4>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	4a51      	ldr	r2, [pc, #324]	@ (8008588 <HAL_GPIO_Init+0x40c>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d003      	beq.n	8008450 <HAL_GPIO_Init+0x2d4>
 8008448:	21e8      	movs	r1, #232	@ 0xe8
 800844a:	4848      	ldr	r0, [pc, #288]	@ (800856c <HAL_GPIO_Init+0x3f0>)
 800844c:	f7fe fbda 	bl	8006c04 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	691b      	ldr	r3, [r3, #16]
 8008454:	2b0f      	cmp	r3, #15
 8008456:	d903      	bls.n	8008460 <HAL_GPIO_Init+0x2e4>
 8008458:	21e9      	movs	r1, #233	@ 0xe9
 800845a:	4844      	ldr	r0, [pc, #272]	@ (800856c <HAL_GPIO_Init+0x3f0>)
 800845c:	f7fe fbd2 	bl	8006c04 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	08da      	lsrs	r2, r3, #3
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	3208      	adds	r2, #8
 8008468:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800846c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	f003 0307 	and.w	r3, r3, #7
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	220f      	movs	r2, #15
 8008478:	fa02 f303 	lsl.w	r3, r2, r3
 800847c:	43db      	mvns	r3, r3
 800847e:	693a      	ldr	r2, [r7, #16]
 8008480:	4013      	ands	r3, r2
 8008482:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	691a      	ldr	r2, [r3, #16]
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	f003 0307 	and.w	r3, r3, #7
 800848e:	009b      	lsls	r3, r3, #2
 8008490:	fa02 f303 	lsl.w	r3, r2, r3
 8008494:	693a      	ldr	r2, [r7, #16]
 8008496:	4313      	orrs	r3, r2
 8008498:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	08da      	lsrs	r2, r3, #3
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	3208      	adds	r2, #8
 80084a2:	6939      	ldr	r1, [r7, #16]
 80084a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	005b      	lsls	r3, r3, #1
 80084b2:	2203      	movs	r2, #3
 80084b4:	fa02 f303 	lsl.w	r3, r2, r3
 80084b8:	43db      	mvns	r3, r3
 80084ba:	693a      	ldr	r2, [r7, #16]
 80084bc:	4013      	ands	r3, r2
 80084be:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	f003 0203 	and.w	r2, r3, #3
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	005b      	lsls	r3, r3, #1
 80084cc:	fa02 f303 	lsl.w	r3, r2, r3
 80084d0:	693a      	ldr	r2, [r7, #16]
 80084d2:	4313      	orrs	r3, r2
 80084d4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	693a      	ldr	r2, [r7, #16]
 80084da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	f000 80c1 	beq.w	800866c <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084ea:	4b28      	ldr	r3, [pc, #160]	@ (800858c <HAL_GPIO_Init+0x410>)
 80084ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084ee:	4a27      	ldr	r2, [pc, #156]	@ (800858c <HAL_GPIO_Init+0x410>)
 80084f0:	f043 0301 	orr.w	r3, r3, #1
 80084f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80084f6:	4b25      	ldr	r3, [pc, #148]	@ (800858c <HAL_GPIO_Init+0x410>)
 80084f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084fa:	f003 0301 	and.w	r3, r3, #1
 80084fe:	60bb      	str	r3, [r7, #8]
 8008500:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008502:	4a23      	ldr	r2, [pc, #140]	@ (8008590 <HAL_GPIO_Init+0x414>)
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	089b      	lsrs	r3, r3, #2
 8008508:	3302      	adds	r3, #2
 800850a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800850e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	f003 0303 	and.w	r3, r3, #3
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	220f      	movs	r2, #15
 800851a:	fa02 f303 	lsl.w	r3, r2, r3
 800851e:	43db      	mvns	r3, r3
 8008520:	693a      	ldr	r2, [r7, #16]
 8008522:	4013      	ands	r3, r2
 8008524:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800852c:	d03a      	beq.n	80085a4 <HAL_GPIO_Init+0x428>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	4a0f      	ldr	r2, [pc, #60]	@ (8008570 <HAL_GPIO_Init+0x3f4>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d034      	beq.n	80085a0 <HAL_GPIO_Init+0x424>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	4a0e      	ldr	r2, [pc, #56]	@ (8008574 <HAL_GPIO_Init+0x3f8>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d02e      	beq.n	800859c <HAL_GPIO_Init+0x420>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	4a0d      	ldr	r2, [pc, #52]	@ (8008578 <HAL_GPIO_Init+0x3fc>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d028      	beq.n	8008598 <HAL_GPIO_Init+0x41c>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	4a0c      	ldr	r2, [pc, #48]	@ (800857c <HAL_GPIO_Init+0x400>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d022      	beq.n	8008594 <HAL_GPIO_Init+0x418>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	4a0b      	ldr	r2, [pc, #44]	@ (8008580 <HAL_GPIO_Init+0x404>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d007      	beq.n	8008566 <HAL_GPIO_Init+0x3ea>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	4a0a      	ldr	r2, [pc, #40]	@ (8008584 <HAL_GPIO_Init+0x408>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d101      	bne.n	8008562 <HAL_GPIO_Init+0x3e6>
 800855e:	2306      	movs	r3, #6
 8008560:	e021      	b.n	80085a6 <HAL_GPIO_Init+0x42a>
 8008562:	2307      	movs	r3, #7
 8008564:	e01f      	b.n	80085a6 <HAL_GPIO_Init+0x42a>
 8008566:	2305      	movs	r3, #5
 8008568:	e01d      	b.n	80085a6 <HAL_GPIO_Init+0x42a>
 800856a:	bf00      	nop
 800856c:	08011978 	.word	0x08011978
 8008570:	48000400 	.word	0x48000400
 8008574:	48000800 	.word	0x48000800
 8008578:	48000c00 	.word	0x48000c00
 800857c:	48001000 	.word	0x48001000
 8008580:	48001400 	.word	0x48001400
 8008584:	48001800 	.word	0x48001800
 8008588:	48001c00 	.word	0x48001c00
 800858c:	40021000 	.word	0x40021000
 8008590:	40010000 	.word	0x40010000
 8008594:	2304      	movs	r3, #4
 8008596:	e006      	b.n	80085a6 <HAL_GPIO_Init+0x42a>
 8008598:	2303      	movs	r3, #3
 800859a:	e004      	b.n	80085a6 <HAL_GPIO_Init+0x42a>
 800859c:	2302      	movs	r3, #2
 800859e:	e002      	b.n	80085a6 <HAL_GPIO_Init+0x42a>
 80085a0:	2301      	movs	r3, #1
 80085a2:	e000      	b.n	80085a6 <HAL_GPIO_Init+0x42a>
 80085a4:	2300      	movs	r3, #0
 80085a6:	697a      	ldr	r2, [r7, #20]
 80085a8:	f002 0203 	and.w	r2, r2, #3
 80085ac:	0092      	lsls	r2, r2, #2
 80085ae:	4093      	lsls	r3, r2
 80085b0:	693a      	ldr	r2, [r7, #16]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80085b6:	4935      	ldr	r1, [pc, #212]	@ (800868c <HAL_GPIO_Init+0x510>)
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	089b      	lsrs	r3, r3, #2
 80085bc:	3302      	adds	r3, #2
 80085be:	693a      	ldr	r2, [r7, #16]
 80085c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80085c4:	4b32      	ldr	r3, [pc, #200]	@ (8008690 <HAL_GPIO_Init+0x514>)
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	43db      	mvns	r3, r3
 80085ce:	693a      	ldr	r2, [r7, #16]
 80085d0:	4013      	ands	r3, r2
 80085d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d003      	beq.n	80085e8 <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 80085e0:	693a      	ldr	r2, [r7, #16]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	4313      	orrs	r3, r2
 80085e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80085e8:	4a29      	ldr	r2, [pc, #164]	@ (8008690 <HAL_GPIO_Init+0x514>)
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80085ee:	4b28      	ldr	r3, [pc, #160]	@ (8008690 <HAL_GPIO_Init+0x514>)
 80085f0:	68db      	ldr	r3, [r3, #12]
 80085f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	43db      	mvns	r3, r3
 80085f8:	693a      	ldr	r2, [r7, #16]
 80085fa:	4013      	ands	r3, r2
 80085fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008606:	2b00      	cmp	r3, #0
 8008608:	d003      	beq.n	8008612 <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 800860a:	693a      	ldr	r2, [r7, #16]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	4313      	orrs	r3, r2
 8008610:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008612:	4a1f      	ldr	r2, [pc, #124]	@ (8008690 <HAL_GPIO_Init+0x514>)
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008618:	4b1d      	ldr	r3, [pc, #116]	@ (8008690 <HAL_GPIO_Init+0x514>)
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	43db      	mvns	r3, r3
 8008622:	693a      	ldr	r2, [r7, #16]
 8008624:	4013      	ands	r3, r2
 8008626:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008630:	2b00      	cmp	r3, #0
 8008632:	d003      	beq.n	800863c <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8008634:	693a      	ldr	r2, [r7, #16]
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	4313      	orrs	r3, r2
 800863a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800863c:	4a14      	ldr	r2, [pc, #80]	@ (8008690 <HAL_GPIO_Init+0x514>)
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8008642:	4b13      	ldr	r3, [pc, #76]	@ (8008690 <HAL_GPIO_Init+0x514>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	43db      	mvns	r3, r3
 800864c:	693a      	ldr	r2, [r7, #16]
 800864e:	4013      	ands	r3, r2
 8008650:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800865a:	2b00      	cmp	r3, #0
 800865c:	d003      	beq.n	8008666 <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 800865e:	693a      	ldr	r2, [r7, #16]
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	4313      	orrs	r3, r2
 8008664:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008666:	4a0a      	ldr	r2, [pc, #40]	@ (8008690 <HAL_GPIO_Init+0x514>)
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	3301      	adds	r3, #1
 8008670:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	681a      	ldr	r2, [r3, #0]
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	fa22 f303 	lsr.w	r3, r2, r3
 800867c:	2b00      	cmp	r3, #0
 800867e:	f47f ae13 	bne.w	80082a8 <HAL_GPIO_Init+0x12c>
  }
}
 8008682:	bf00      	nop
 8008684:	bf00      	nop
 8008686:	3718      	adds	r7, #24
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}
 800868c:	40010000 	.word	0x40010000
 8008690:	40010400 	.word	0x40010400

08008694 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	460b      	mov	r3, r1
 800869e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80086a0:	887b      	ldrh	r3, [r7, #2]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d104      	bne.n	80086b0 <HAL_GPIO_ReadPin+0x1c>
 80086a6:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 80086aa:	4809      	ldr	r0, [pc, #36]	@ (80086d0 <HAL_GPIO_ReadPin+0x3c>)
 80086ac:	f7fe faaa 	bl	8006c04 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	691a      	ldr	r2, [r3, #16]
 80086b4:	887b      	ldrh	r3, [r7, #2]
 80086b6:	4013      	ands	r3, r2
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d002      	beq.n	80086c2 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 80086bc:	2301      	movs	r3, #1
 80086be:	73fb      	strb	r3, [r7, #15]
 80086c0:	e001      	b.n	80086c6 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80086c2:	2300      	movs	r3, #0
 80086c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80086c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3710      	adds	r7, #16
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}
 80086d0:	08011978 	.word	0x08011978

080086d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b082      	sub	sp, #8
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	460b      	mov	r3, r1
 80086de:	807b      	strh	r3, [r7, #2]
 80086e0:	4613      	mov	r3, r2
 80086e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80086e4:	887b      	ldrh	r3, [r7, #2]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d104      	bne.n	80086f4 <HAL_GPIO_WritePin+0x20>
 80086ea:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 80086ee:	480e      	ldr	r0, [pc, #56]	@ (8008728 <HAL_GPIO_WritePin+0x54>)
 80086f0:	f7fe fa88 	bl	8006c04 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80086f4:	787b      	ldrb	r3, [r7, #1]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d007      	beq.n	800870a <HAL_GPIO_WritePin+0x36>
 80086fa:	787b      	ldrb	r3, [r7, #1]
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d004      	beq.n	800870a <HAL_GPIO_WritePin+0x36>
 8008700:	f240 11af 	movw	r1, #431	@ 0x1af
 8008704:	4808      	ldr	r0, [pc, #32]	@ (8008728 <HAL_GPIO_WritePin+0x54>)
 8008706:	f7fe fa7d 	bl	8006c04 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 800870a:	787b      	ldrb	r3, [r7, #1]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d003      	beq.n	8008718 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008710:	887a      	ldrh	r2, [r7, #2]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008716:	e002      	b.n	800871e <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008718:	887a      	ldrh	r2, [r7, #2]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800871e:	bf00      	nop
 8008720:	3708      	adds	r7, #8
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}
 8008726:	bf00      	nop
 8008728:	08011978 	.word	0x08011978

0800872c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b084      	sub	sp, #16
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	460b      	mov	r3, r1
 8008736:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8008738:	887b      	ldrh	r3, [r7, #2]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d104      	bne.n	8008748 <HAL_GPIO_TogglePin+0x1c>
 800873e:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8008742:	480a      	ldr	r0, [pc, #40]	@ (800876c <HAL_GPIO_TogglePin+0x40>)
 8008744:	f7fe fa5e 	bl	8006c04 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	695b      	ldr	r3, [r3, #20]
 800874c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800874e:	887a      	ldrh	r2, [r7, #2]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	4013      	ands	r3, r2
 8008754:	041a      	lsls	r2, r3, #16
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	43d9      	mvns	r1, r3
 800875a:	887b      	ldrh	r3, [r7, #2]
 800875c:	400b      	ands	r3, r1
 800875e:	431a      	orrs	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	619a      	str	r2, [r3, #24]
}
 8008764:	bf00      	nop
 8008766:	3710      	adds	r7, #16
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}
 800876c:	08011978 	.word	0x08011978

08008770 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b082      	sub	sp, #8
 8008774:	af00      	add	r7, sp, #0
 8008776:	4603      	mov	r3, r0
 8008778:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800877a:	4b08      	ldr	r3, [pc, #32]	@ (800879c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800877c:	695a      	ldr	r2, [r3, #20]
 800877e:	88fb      	ldrh	r3, [r7, #6]
 8008780:	4013      	ands	r3, r2
 8008782:	2b00      	cmp	r3, #0
 8008784:	d006      	beq.n	8008794 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008786:	4a05      	ldr	r2, [pc, #20]	@ (800879c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008788:	88fb      	ldrh	r3, [r7, #6]
 800878a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800878c:	88fb      	ldrh	r3, [r7, #6]
 800878e:	4618      	mov	r0, r3
 8008790:	f7fe f9ce 	bl	8006b30 <HAL_GPIO_EXTI_Callback>
  }
}
 8008794:	bf00      	nop
 8008796:	3708      	adds	r7, #8
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}
 800879c:	40010400 	.word	0x40010400

080087a0 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b084      	sub	sp, #16
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d101      	bne.n	80087b2 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	e1f3      	b.n	8008b9a <HAL_LPTIM_Init+0x3fa>
  }

  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	4a8e      	ldr	r2, [pc, #568]	@ (80089f0 <HAL_LPTIM_Init+0x250>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d008      	beq.n	80087ce <HAL_LPTIM_Init+0x2e>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4a8c      	ldr	r2, [pc, #560]	@ (80089f4 <HAL_LPTIM_Init+0x254>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d003      	beq.n	80087ce <HAL_LPTIM_Init+0x2e>
 80087c6:	21fc      	movs	r1, #252	@ 0xfc
 80087c8:	488b      	ldr	r0, [pc, #556]	@ (80089f8 <HAL_LPTIM_Init+0x258>)
 80087ca:	f7fe fa1b 	bl	8006c04 <assert_failed>

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d007      	beq.n	80087e6 <HAL_LPTIM_Init+0x46>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d003      	beq.n	80087e6 <HAL_LPTIM_Init+0x46>
 80087de:	21fe      	movs	r1, #254	@ 0xfe
 80087e0:	4885      	ldr	r0, [pc, #532]	@ (80089f8 <HAL_LPTIM_Init+0x258>)
 80087e2:	f7fe fa0f 	bl	8006c04 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d026      	beq.n	800883c <HAL_LPTIM_Init+0x9c>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087f6:	d021      	beq.n	800883c <HAL_LPTIM_Init+0x9c>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	689b      	ldr	r3, [r3, #8]
 80087fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008800:	d01c      	beq.n	800883c <HAL_LPTIM_Init+0x9c>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800880a:	d017      	beq.n	800883c <HAL_LPTIM_Init+0x9c>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008814:	d012      	beq.n	800883c <HAL_LPTIM_Init+0x9c>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800881e:	d00d      	beq.n	800883c <HAL_LPTIM_Init+0x9c>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008828:	d008      	beq.n	800883c <HAL_LPTIM_Init+0x9c>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	689b      	ldr	r3, [r3, #8]
 800882e:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8008832:	d003      	beq.n	800883c <HAL_LPTIM_Init+0x9c>
 8008834:	21ff      	movs	r1, #255	@ 0xff
 8008836:	4870      	ldr	r0, [pc, #448]	@ (80089f8 <HAL_LPTIM_Init+0x258>)
 8008838:	f7fe f9e4 	bl	8006c04 <assert_failed>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	2b01      	cmp	r3, #1
 8008842:	d004      	beq.n	800884e <HAL_LPTIM_Init+0xae>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008848:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800884c:	d125      	bne.n	800889a <HAL_LPTIM_Init+0xfa>
  {
    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	68db      	ldr	r3, [r3, #12]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d00c      	beq.n	8008870 <HAL_LPTIM_Init+0xd0>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	68db      	ldr	r3, [r3, #12]
 800885a:	2b02      	cmp	r3, #2
 800885c:	d008      	beq.n	8008870 <HAL_LPTIM_Init+0xd0>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	68db      	ldr	r3, [r3, #12]
 8008862:	2b04      	cmp	r3, #4
 8008864:	d004      	beq.n	8008870 <HAL_LPTIM_Init+0xd0>
 8008866:	f240 1103 	movw	r1, #259	@ 0x103
 800886a:	4863      	ldr	r0, [pc, #396]	@ (80089f8 <HAL_LPTIM_Init+0x258>)
 800886c:	f7fe f9ca 	bl	8006c04 <assert_failed>
    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	691b      	ldr	r3, [r3, #16]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d010      	beq.n	800889a <HAL_LPTIM_Init+0xfa>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	691b      	ldr	r3, [r3, #16]
 800887c:	2b08      	cmp	r3, #8
 800887e:	d00c      	beq.n	800889a <HAL_LPTIM_Init+0xfa>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	691b      	ldr	r3, [r3, #16]
 8008884:	2b10      	cmp	r3, #16
 8008886:	d008      	beq.n	800889a <HAL_LPTIM_Init+0xfa>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	691b      	ldr	r3, [r3, #16]
 800888c:	2b18      	cmp	r3, #24
 800888e:	d004      	beq.n	800889a <HAL_LPTIM_Init+0xfa>
 8008890:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8008894:	4858      	ldr	r0, [pc, #352]	@ (80089f8 <HAL_LPTIM_Init+0x258>)
 8008896:	f7fe f9b5 	bl	8006c04 <assert_failed>
  }
  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	695b      	ldr	r3, [r3, #20]
 800889e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d02b      	beq.n	80088fe <HAL_LPTIM_Init+0x15e>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	695b      	ldr	r3, [r3, #20]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d027      	beq.n	80088fe <HAL_LPTIM_Init+0x15e>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	695b      	ldr	r3, [r3, #20]
 80088b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088b6:	d022      	beq.n	80088fe <HAL_LPTIM_Init+0x15e>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	695b      	ldr	r3, [r3, #20]
 80088bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088c0:	d01d      	beq.n	80088fe <HAL_LPTIM_Init+0x15e>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	695b      	ldr	r3, [r3, #20]
 80088c6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80088ca:	d018      	beq.n	80088fe <HAL_LPTIM_Init+0x15e>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	695b      	ldr	r3, [r3, #20]
 80088d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80088d4:	d013      	beq.n	80088fe <HAL_LPTIM_Init+0x15e>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	695b      	ldr	r3, [r3, #20]
 80088da:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80088de:	d00e      	beq.n	80088fe <HAL_LPTIM_Init+0x15e>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	695b      	ldr	r3, [r3, #20]
 80088e4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80088e8:	d009      	beq.n	80088fe <HAL_LPTIM_Init+0x15e>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	695b      	ldr	r3, [r3, #20]
 80088ee:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 80088f2:	d004      	beq.n	80088fe <HAL_LPTIM_Init+0x15e>
 80088f4:	f44f 7183 	mov.w	r1, #262	@ 0x106
 80088f8:	483f      	ldr	r0, [pc, #252]	@ (80089f8 <HAL_LPTIM_Init+0x258>)
 80088fa:	f7fe f983 	bl	8006c04 <assert_failed>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	695b      	ldr	r3, [r3, #20]
 8008902:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008906:	4293      	cmp	r3, r2
 8008908:	d028      	beq.n	800895c <HAL_LPTIM_Init+0x1bc>
  {
    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	699b      	ldr	r3, [r3, #24]
 800890e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008912:	d00e      	beq.n	8008932 <HAL_LPTIM_Init+0x192>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	699b      	ldr	r3, [r3, #24]
 8008918:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800891c:	d009      	beq.n	8008932 <HAL_LPTIM_Init+0x192>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	699b      	ldr	r3, [r3, #24]
 8008922:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008926:	d004      	beq.n	8008932 <HAL_LPTIM_Init+0x192>
 8008928:	f240 1109 	movw	r1, #265	@ 0x109
 800892c:	4832      	ldr	r0, [pc, #200]	@ (80089f8 <HAL_LPTIM_Init+0x258>)
 800892e:	f7fe f969 	bl	8006c04 <assert_failed>
    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	69db      	ldr	r3, [r3, #28]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d010      	beq.n	800895c <HAL_LPTIM_Init+0x1bc>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	69db      	ldr	r3, [r3, #28]
 800893e:	2b40      	cmp	r3, #64	@ 0x40
 8008940:	d00c      	beq.n	800895c <HAL_LPTIM_Init+0x1bc>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	69db      	ldr	r3, [r3, #28]
 8008946:	2b80      	cmp	r3, #128	@ 0x80
 8008948:	d008      	beq.n	800895c <HAL_LPTIM_Init+0x1bc>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	69db      	ldr	r3, [r3, #28]
 800894e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008950:	d004      	beq.n	800895c <HAL_LPTIM_Init+0x1bc>
 8008952:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8008956:	4828      	ldr	r0, [pc, #160]	@ (80089f8 <HAL_LPTIM_Init+0x258>)
 8008958:	f7fe f954 	bl	8006c04 <assert_failed>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6a1b      	ldr	r3, [r3, #32]
 8008960:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008964:	d008      	beq.n	8008978 <HAL_LPTIM_Init+0x1d8>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a1b      	ldr	r3, [r3, #32]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d004      	beq.n	8008978 <HAL_LPTIM_Init+0x1d8>
 800896e:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8008972:	4821      	ldr	r0, [pc, #132]	@ (80089f8 <HAL_LPTIM_Init+0x258>)
 8008974:	f7fe f946 	bl	8006c04 <assert_failed>
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800897c:	2b00      	cmp	r3, #0
 800897e:	d009      	beq.n	8008994 <HAL_LPTIM_Init+0x1f4>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008984:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008988:	d004      	beq.n	8008994 <HAL_LPTIM_Init+0x1f4>
 800898a:	f240 110d 	movw	r1, #269	@ 0x10d
 800898e:	481a      	ldr	r0, [pc, #104]	@ (80089f8 <HAL_LPTIM_Init+0x258>)
 8008990:	f7fe f938 	bl	8006c04 <assert_failed>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008998:	2b00      	cmp	r3, #0
 800899a:	d009      	beq.n	80089b0 <HAL_LPTIM_Init+0x210>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80089a4:	d004      	beq.n	80089b0 <HAL_LPTIM_Init+0x210>
 80089a6:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 80089aa:	4813      	ldr	r0, [pc, #76]	@ (80089f8 <HAL_LPTIM_Init+0x258>)
 80089ac:	f7fe f92a 	bl	8006c04 <assert_failed>
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d106      	bne.n	80089ca <HAL_LPTIM_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f7fd ff95 	bl	80068f4 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2202      	movs	r2, #2
 80089ce:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	2b01      	cmp	r3, #1
 80089e0:	d00c      	beq.n	80089fc <HAL_LPTIM_Init+0x25c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80089ea:	d10b      	bne.n	8008a04 <HAL_LPTIM_Init+0x264>
 80089ec:	e006      	b.n	80089fc <HAL_LPTIM_Init+0x25c>
 80089ee:	bf00      	nop
 80089f0:	40007c00 	.word	0x40007c00
 80089f4:	40009400 	.word	0x40009400
 80089f8:	080119b4 	.word	0x080119b4
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f023 031e 	bic.w	r3, r3, #30
 8008a02:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	695b      	ldr	r3, [r3, #20]
 8008a08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d005      	beq.n	8008a1c <HAL_LPTIM_Init+0x27c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8008a16:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008a1a:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008a1c:	68fa      	ldr	r2, [r7, #12]
 8008a1e:	4b61      	ldr	r3, [pc, #388]	@ (8008ba4 <HAL_LPTIM_Init+0x404>)
 8008a20:	4013      	ands	r3, r2
 8008a22:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008a2c:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8008a32:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8008a38:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8008a3e:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008a40:	68fa      	ldr	r2, [r7, #12]
 8008a42:	4313      	orrs	r3, r2
 8008a44:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d107      	bne.n	8008a5e <HAL_LPTIM_Init+0x2be>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8008a56:	4313      	orrs	r3, r2
 8008a58:	68fa      	ldr	r2, [r7, #12]
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d004      	beq.n	8008a70 <HAL_LPTIM_Init+0x2d0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008a6e:	d107      	bne.n	8008a80 <HAL_LPTIM_Init+0x2e0>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8008a78:	4313      	orrs	r3, r2
 8008a7a:	68fa      	ldr	r2, [r7, #12]
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	695b      	ldr	r3, [r3, #20]
 8008a84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d00a      	beq.n	8008aa2 <HAL_LPTIM_Init+0x302>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008a94:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8008a9a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008a9c:	68fa      	ldr	r2, [r7, #12]
 8008a9e:	4313      	orrs	r3, r2
 8008aa0:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	68fa      	ldr	r2, [r7, #12]
 8008aa8:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a3e      	ldr	r2, [pc, #248]	@ (8008ba8 <HAL_LPTIM_Init+0x408>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d141      	bne.n	8008b38 <HAL_LPTIM_Init+0x398>
  {
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a3b      	ldr	r2, [pc, #236]	@ (8008ba8 <HAL_LPTIM_Init+0x408>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d107      	bne.n	8008ace <HAL_LPTIM_Init+0x32e>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d01d      	beq.n	8008b02 <HAL_LPTIM_Init+0x362>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d019      	beq.n	8008b02 <HAL_LPTIM_Init+0x362>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a36      	ldr	r2, [pc, #216]	@ (8008bac <HAL_LPTIM_Init+0x40c>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d10f      	bne.n	8008af8 <HAL_LPTIM_Init+0x358>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d010      	beq.n	8008b02 <HAL_LPTIM_Init+0x362>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ae4:	2b01      	cmp	r3, #1
 8008ae6:	d00c      	beq.n	8008b02 <HAL_LPTIM_Init+0x362>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aec:	2b02      	cmp	r3, #2
 8008aee:	d008      	beq.n	8008b02 <HAL_LPTIM_Init+0x362>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008af4:	2b03      	cmp	r3, #3
 8008af6:	d004      	beq.n	8008b02 <HAL_LPTIM_Init+0x362>
 8008af8:	f240 117f 	movw	r1, #383	@ 0x17f
 8008afc:	482c      	ldr	r0, [pc, #176]	@ (8008bb0 <HAL_LPTIM_Init+0x410>)
 8008afe:	f7fe f881 	bl	8006c04 <assert_failed>
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4a28      	ldr	r2, [pc, #160]	@ (8008ba8 <HAL_LPTIM_Init+0x408>)
 8008b08:	4293      	cmp	r3, r2
 8008b0a:	d107      	bne.n	8008b1c <HAL_LPTIM_Init+0x37c>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d008      	beq.n	8008b26 <HAL_LPTIM_Init+0x386>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	d004      	beq.n	8008b26 <HAL_LPTIM_Init+0x386>
 8008b1c:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8008b20:	4823      	ldr	r0, [pc, #140]	@ (8008bb0 <HAL_LPTIM_Init+0x410>)
 8008b22:	f7fe f86f 	bl	8006c04 <assert_failed>

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	430a      	orrs	r2, r1
 8008b34:	621a      	str	r2, [r3, #32]
 8008b36:	e02b      	b.n	8008b90 <HAL_LPTIM_Init+0x3f0>
  }
  else
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a1a      	ldr	r2, [pc, #104]	@ (8008ba8 <HAL_LPTIM_Init+0x408>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d107      	bne.n	8008b52 <HAL_LPTIM_Init+0x3b2>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d01d      	beq.n	8008b86 <HAL_LPTIM_Init+0x3e6>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d019      	beq.n	8008b86 <HAL_LPTIM_Init+0x3e6>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4a15      	ldr	r2, [pc, #84]	@ (8008bac <HAL_LPTIM_Init+0x40c>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d10f      	bne.n	8008b7c <HAL_LPTIM_Init+0x3dc>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d010      	beq.n	8008b86 <HAL_LPTIM_Init+0x3e6>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d00c      	beq.n	8008b86 <HAL_LPTIM_Init+0x3e6>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b70:	2b02      	cmp	r3, #2
 8008b72:	d008      	beq.n	8008b86 <HAL_LPTIM_Init+0x3e6>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b78:	2b03      	cmp	r3, #3
 8008b7a:	d004      	beq.n	8008b86 <HAL_LPTIM_Init+0x3e6>
 8008b7c:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 8008b80:	480b      	ldr	r0, [pc, #44]	@ (8008bb0 <HAL_LPTIM_Init+0x410>)
 8008b82:	f7fe f83f 	bl	8006c04 <assert_failed>

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	687a      	ldr	r2, [r7, #4]
 8008b8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008b8e:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2201      	movs	r2, #1
 8008b94:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8008b98:	2300      	movs	r3, #0
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3710      	adds	r7, #16
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
 8008ba2:	bf00      	nop
 8008ba4:	ff19f1fe 	.word	0xff19f1fe
 8008ba8:	40007c00 	.word	0x40007c00
 8008bac:	40009400 	.word	0x40009400
 8008bb0:	080119b4 	.word	0x080119b4

08008bb4 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
  uint32_t          tmpcfgr;

  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a3f      	ldr	r2, [pc, #252]	@ (8008cc0 <HAL_LPTIM_Encoder_Start+0x10c>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d004      	beq.n	8008bd2 <HAL_LPTIM_Encoder_Start+0x1e>
 8008bc8:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 8008bcc:	483d      	ldr	r0, [pc, #244]	@ (8008cc4 <HAL_LPTIM_Encoder_Start+0x110>)
 8008bce:	f7fe f819 	bl	8006c04 <assert_failed>
  assert_param(IS_LPTIM_PERIOD(Period));
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d003      	beq.n	8008be0 <HAL_LPTIM_Encoder_Start+0x2c>
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bde:	d304      	bcc.n	8008bea <HAL_LPTIM_Encoder_Start+0x36>
 8008be0:	f240 41cb 	movw	r1, #1227	@ 0x4cb
 8008be4:	4837      	ldr	r0, [pc, #220]	@ (8008cc4 <HAL_LPTIM_Encoder_Start+0x110>)
 8008be6:	f7fe f80d 	bl	8006c04 <assert_failed>
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d004      	beq.n	8008bfc <HAL_LPTIM_Encoder_Start+0x48>
 8008bf2:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 8008bf6:	4833      	ldr	r0, [pc, #204]	@ (8008cc4 <HAL_LPTIM_Encoder_Start+0x110>)
 8008bf8:	f7fe f804 	bl	8006c04 <assert_failed>
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d004      	beq.n	8008c0e <HAL_LPTIM_Encoder_Start+0x5a>
 8008c04:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 8008c08:	482e      	ldr	r0, [pc, #184]	@ (8008cc4 <HAL_LPTIM_Encoder_Start+0x110>)
 8008c0a:	f7fd fffb 	bl	8006c04 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	68db      	ldr	r3, [r3, #12]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d00c      	beq.n	8008c30 <HAL_LPTIM_Encoder_Start+0x7c>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	2b02      	cmp	r3, #2
 8008c1c:	d008      	beq.n	8008c30 <HAL_LPTIM_Encoder_Start+0x7c>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	68db      	ldr	r3, [r3, #12]
 8008c22:	2b04      	cmp	r3, #4
 8008c24:	d004      	beq.n	8008c30 <HAL_LPTIM_Encoder_Start+0x7c>
 8008c26:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 8008c2a:	4826      	ldr	r0, [pc, #152]	@ (8008cc4 <HAL_LPTIM_Encoder_Start+0x110>)
 8008c2c:	f7fd ffea 	bl	8006c04 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2202      	movs	r2, #2
 8008c34:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	68db      	ldr	r3, [r3, #12]
 8008c3e:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f023 0306 	bic.w	r3, r3, #6
 8008c46:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	68db      	ldr	r3, [r3, #12]
 8008c4c:	68fa      	ldr	r2, [r7, #12]
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68fa      	ldr	r2, [r7, #12]
 8008c58:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	68da      	ldr	r2, [r3, #12]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8008c68:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	691a      	ldr	r2, [r3, #16]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f042 0201 	orr.w	r2, r2, #1
 8008c78:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	2210      	movs	r2, #16
 8008c80:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	683a      	ldr	r2, [r7, #0]
 8008c88:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8008c8a:	2110      	movs	r1, #16
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 f93d 	bl	8008f0c <LPTIM_WaitForFlag>
 8008c92:	4603      	mov	r3, r0
 8008c94:	2b03      	cmp	r3, #3
 8008c96:	d101      	bne.n	8008c9c <HAL_LPTIM_Encoder_Start+0xe8>
  {
    return HAL_TIMEOUT;
 8008c98:	2303      	movs	r3, #3
 8008c9a:	e00c      	b.n	8008cb6 <HAL_LPTIM_Encoder_Start+0x102>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	691a      	ldr	r2, [r3, #16]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f042 0204 	orr.w	r2, r2, #4
 8008caa:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2201      	movs	r2, #1
 8008cb0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8008cb4:	2300      	movs	r3, #0
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3710      	adds	r7, #16
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
 8008cbe:	bf00      	nop
 8008cc0:	40007c00 	.word	0x40007c00
 8008cc4:	080119b4 	.word	0x080119b4

08008cc8 <HAL_LPTIM_Encoder_Stop>:
  * @brief  Stop the Encoder interface.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b082      	sub	sp, #8
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4a13      	ldr	r2, [pc, #76]	@ (8008d24 <HAL_LPTIM_Encoder_Stop+0x5c>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d004      	beq.n	8008ce4 <HAL_LPTIM_Encoder_Stop+0x1c>
 8008cda:	f240 5103 	movw	r1, #1283	@ 0x503
 8008cde:	4812      	ldr	r0, [pc, #72]	@ (8008d28 <HAL_LPTIM_Encoder_Stop+0x60>)
 8008ce0:	f7fd ff90 	bl	8006c04 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2202      	movs	r2, #2
 8008ce8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 f93d 	bl	8008f6c <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 f8fb 	bl	8008eee <HAL_LPTIM_GetState>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	2b03      	cmp	r3, #3
 8008cfc:	d101      	bne.n	8008d02 <HAL_LPTIM_Encoder_Stop+0x3a>
  {
    return HAL_TIMEOUT;
 8008cfe:	2303      	movs	r3, #3
 8008d00:	e00c      	b.n	8008d1c <HAL_LPTIM_Encoder_Stop+0x54>
  }

  /* Reset ENC bit to disable the encoder interface */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68da      	ldr	r2, [r3, #12]
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008d10:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2201      	movs	r2, #1
 8008d16:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8008d1a:	2300      	movs	r3, #0
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3708      	adds	r7, #8
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}
 8008d24:	40007c00 	.word	0x40007c00
 8008d28:	080119b4 	.word	0x080119b4

08008d2c <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b082      	sub	sp, #8
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f003 0301 	and.w	r3, r3, #1
 8008d3e:	2b01      	cmp	r3, #1
 8008d40:	d10d      	bne.n	8008d5e <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	689b      	ldr	r3, [r3, #8]
 8008d48:	f003 0301 	and.w	r3, r3, #1
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	d106      	bne.n	8008d5e <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2201      	movs	r2, #1
 8008d56:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f000 f882 	bl	8008e62 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f003 0302 	and.w	r3, r3, #2
 8008d68:	2b02      	cmp	r3, #2
 8008d6a:	d10d      	bne.n	8008d88 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	f003 0302 	and.w	r3, r3, #2
 8008d76:	2b02      	cmp	r3, #2
 8008d78:	d106      	bne.n	8008d88 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	2202      	movs	r2, #2
 8008d80:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f000 f877 	bl	8008e76 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f003 0304 	and.w	r3, r3, #4
 8008d92:	2b04      	cmp	r3, #4
 8008d94:	d10d      	bne.n	8008db2 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	f003 0304 	and.w	r3, r3, #4
 8008da0:	2b04      	cmp	r3, #4
 8008da2:	d106      	bne.n	8008db2 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	2204      	movs	r2, #4
 8008daa:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 f86c 	bl	8008e8a <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f003 0308 	and.w	r3, r3, #8
 8008dbc:	2b08      	cmp	r3, #8
 8008dbe:	d10d      	bne.n	8008ddc <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	f003 0308 	and.w	r3, r3, #8
 8008dca:	2b08      	cmp	r3, #8
 8008dcc:	d106      	bne.n	8008ddc <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2208      	movs	r2, #8
 8008dd4:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 f861 	bl	8008e9e <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f003 0310 	and.w	r3, r3, #16
 8008de6:	2b10      	cmp	r3, #16
 8008de8:	d10d      	bne.n	8008e06 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	689b      	ldr	r3, [r3, #8]
 8008df0:	f003 0310 	and.w	r3, r3, #16
 8008df4:	2b10      	cmp	r3, #16
 8008df6:	d106      	bne.n	8008e06 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2210      	movs	r2, #16
 8008dfe:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f000 f856 	bl	8008eb2 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f003 0320 	and.w	r3, r3, #32
 8008e10:	2b20      	cmp	r3, #32
 8008e12:	d10d      	bne.n	8008e30 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	689b      	ldr	r3, [r3, #8]
 8008e1a:	f003 0320 	and.w	r3, r3, #32
 8008e1e:	2b20      	cmp	r3, #32
 8008e20:	d106      	bne.n	8008e30 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	2220      	movs	r2, #32
 8008e28:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 f84b 	bl	8008ec6 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e3a:	2b40      	cmp	r3, #64	@ 0x40
 8008e3c:	d10d      	bne.n	8008e5a <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e48:	2b40      	cmp	r3, #64	@ 0x40
 8008e4a:	d106      	bne.n	8008e5a <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2240      	movs	r2, #64	@ 0x40
 8008e52:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f000 f840 	bl	8008eda <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8008e5a:	bf00      	nop
 8008e5c:	3708      	adds	r7, #8
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}

08008e62 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008e62:	b480      	push	{r7}
 8008e64:	b083      	sub	sp, #12
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8008e6a:	bf00      	nop
 8008e6c:	370c      	adds	r7, #12
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e74:	4770      	bx	lr

08008e76 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008e76:	b480      	push	{r7}
 8008e78:	b083      	sub	sp, #12
 8008e7a:	af00      	add	r7, sp, #0
 8008e7c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8008e7e:	bf00      	nop
 8008e80:	370c      	adds	r7, #12
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr

08008e8a <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008e8a:	b480      	push	{r7}
 8008e8c:	b083      	sub	sp, #12
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8008e92:	bf00      	nop
 8008e94:	370c      	adds	r7, #12
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr

08008e9e <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008e9e:	b480      	push	{r7}
 8008ea0:	b083      	sub	sp, #12
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8008ea6:	bf00      	nop
 8008ea8:	370c      	adds	r7, #12
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb0:	4770      	bx	lr

08008eb2 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008eb2:	b480      	push	{r7}
 8008eb4:	b083      	sub	sp, #12
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8008eba:	bf00      	nop
 8008ebc:	370c      	adds	r7, #12
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr

08008ec6 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008ec6:	b480      	push	{r7}
 8008ec8:	b083      	sub	sp, #12
 8008eca:	af00      	add	r7, sp, #0
 8008ecc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8008ece:	bf00      	nop
 8008ed0:	370c      	adds	r7, #12
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr

08008eda <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008eda:	b480      	push	{r7}
 8008edc:	b083      	sub	sp, #12
 8008ede:	af00      	add	r7, sp, #0
 8008ee0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8008ee2:	bf00      	nop
 8008ee4:	370c      	adds	r7, #12
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr

08008eee <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8008eee:	b480      	push	{r7}
 8008ef0:	b083      	sub	sp, #12
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8008efc:	b2db      	uxtb	r3, r3
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	370c      	adds	r7, #12
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr
	...

08008f0c <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b085      	sub	sp, #20
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8008f16:	2300      	movs	r3, #0
 8008f18:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8008f1a:	4b12      	ldr	r3, [pc, #72]	@ (8008f64 <LPTIM_WaitForFlag+0x58>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	4a12      	ldr	r2, [pc, #72]	@ (8008f68 <LPTIM_WaitForFlag+0x5c>)
 8008f20:	fba2 2303 	umull	r2, r3, r2, r3
 8008f24:	0b9b      	lsrs	r3, r3, #14
 8008f26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008f2a:	fb02 f303 	mul.w	r3, r2, r3
 8008f2e:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	3b01      	subs	r3, #1
 8008f34:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d101      	bne.n	8008f40 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8008f3c:	2303      	movs	r3, #3
 8008f3e:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	681a      	ldr	r2, [r3, #0]
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	4013      	ands	r3, r2
 8008f4a:	683a      	ldr	r2, [r7, #0]
 8008f4c:	429a      	cmp	r2, r3
 8008f4e:	d002      	beq.n	8008f56 <LPTIM_WaitForFlag+0x4a>
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d1ec      	bne.n	8008f30 <LPTIM_WaitForFlag+0x24>

  return result;
 8008f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3714      	adds	r7, #20
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr
 8008f64:	20000024 	.word	0x20000024
 8008f68:	d1b71759 	.word	0xd1b71759

08008f6c <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b08c      	sub	sp, #48	@ 0x30
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8008f74:	2300      	movs	r3, #0
 8008f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f78:	f3ef 8310 	mrs	r3, PRIMASK
 8008f7c:	60fb      	str	r3, [r7, #12]
  return(result);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8008f80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f82:	2301      	movs	r3, #1
 8008f84:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	f383 8810 	msr	PRIMASK, r3
}
 8008f8c:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a73      	ldr	r2, [pc, #460]	@ (8009160 <LPTIM_Disable+0x1f4>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d003      	beq.n	8008fa0 <LPTIM_Disable+0x34>
 8008f98:	4a72      	ldr	r2, [pc, #456]	@ (8009164 <LPTIM_Disable+0x1f8>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d007      	beq.n	8008fae <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8008f9e:	e00d      	b.n	8008fbc <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008fa0:	4b71      	ldr	r3, [pc, #452]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8008fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fa6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8008faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8008fac:	e006      	b.n	8008fbc <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008fae:	4b6e      	ldr	r3, [pc, #440]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8008fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fb4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8008fba:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	68db      	ldr	r3, [r3, #12]
 8008fca:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	695b      	ldr	r3, [r3, #20]
 8008fd2:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	699b      	ldr	r3, [r3, #24]
 8008fda:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	6a1b      	ldr	r3, [r3, #32]
 8008fe2:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	4a5d      	ldr	r2, [pc, #372]	@ (8009160 <LPTIM_Disable+0x1f4>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d003      	beq.n	8008ff6 <LPTIM_Disable+0x8a>
 8008fee:	4a5d      	ldr	r2, [pc, #372]	@ (8009164 <LPTIM_Disable+0x1f8>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d00d      	beq.n	8009010 <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8008ff4:	e019      	b.n	800902a <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8008ff6:	4b5c      	ldr	r3, [pc, #368]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8008ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ffa:	4a5b      	ldr	r2, [pc, #364]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8008ffc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009000:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8009002:	4b59      	ldr	r3, [pc, #356]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8009004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009006:	4a58      	ldr	r2, [pc, #352]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8009008:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800900c:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 800900e:	e00c      	b.n	800902a <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8009010:	4b55      	ldr	r3, [pc, #340]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8009012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009014:	4a54      	ldr	r2, [pc, #336]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8009016:	f043 0320 	orr.w	r3, r3, #32
 800901a:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 800901c:	4b52      	ldr	r3, [pc, #328]	@ (8009168 <LPTIM_Disable+0x1fc>)
 800901e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009020:	4a51      	ldr	r2, [pc, #324]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8009022:	f023 0320 	bic.w	r3, r3, #32
 8009026:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 8009028:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 800902a:	69fb      	ldr	r3, [r7, #28]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d102      	bne.n	8009036 <LPTIM_Disable+0xca>
 8009030:	69bb      	ldr	r3, [r7, #24]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d075      	beq.n	8009122 <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a49      	ldr	r2, [pc, #292]	@ (8009160 <LPTIM_Disable+0x1f4>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d003      	beq.n	8009048 <LPTIM_Disable+0xdc>
 8009040:	4a48      	ldr	r2, [pc, #288]	@ (8009164 <LPTIM_Disable+0x1f8>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d009      	beq.n	800905a <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8009046:	e011      	b.n	800906c <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8009048:	4b47      	ldr	r3, [pc, #284]	@ (8009168 <LPTIM_Disable+0x1fc>)
 800904a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800904e:	4a46      	ldr	r2, [pc, #280]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8009050:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8009054:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8009058:	e008      	b.n	800906c <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 800905a:	4b43      	ldr	r3, [pc, #268]	@ (8009168 <LPTIM_Disable+0x1fc>)
 800905c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009060:	4a41      	ldr	r2, [pc, #260]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8009062:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009066:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 800906a:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 800906c:	69fb      	ldr	r3, [r7, #28]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d01a      	beq.n	80090a8 <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	691a      	ldr	r2, [r3, #16]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f042 0201 	orr.w	r2, r2, #1
 8009080:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	69fa      	ldr	r2, [r7, #28]
 8009088:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 800908a:	2108      	movs	r1, #8
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f7ff ff3d 	bl	8008f0c <LPTIM_WaitForFlag>
 8009092:	4603      	mov	r3, r0
 8009094:	2b03      	cmp	r3, #3
 8009096:	d103      	bne.n	80090a0 <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2203      	movs	r2, #3
 800909c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	2208      	movs	r2, #8
 80090a6:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80090a8:	69bb      	ldr	r3, [r7, #24]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d01a      	beq.n	80090e4 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	691a      	ldr	r2, [r3, #16]
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f042 0201 	orr.w	r2, r2, #1
 80090bc:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	69ba      	ldr	r2, [r7, #24]
 80090c4:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80090c6:	2110      	movs	r1, #16
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f7ff ff1f 	bl	8008f0c <LPTIM_WaitForFlag>
 80090ce:	4603      	mov	r3, r0
 80090d0:	2b03      	cmp	r3, #3
 80090d2:	d103      	bne.n	80090dc <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2203      	movs	r2, #3
 80090d8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	2210      	movs	r2, #16
 80090e2:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4a1d      	ldr	r2, [pc, #116]	@ (8009160 <LPTIM_Disable+0x1f4>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d003      	beq.n	80090f6 <LPTIM_Disable+0x18a>
 80090ee:	4a1d      	ldr	r2, [pc, #116]	@ (8009164 <LPTIM_Disable+0x1f8>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d00b      	beq.n	800910c <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 80090f4:	e015      	b.n	8009122 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 80090f6:	4b1c      	ldr	r3, [pc, #112]	@ (8009168 <LPTIM_Disable+0x1fc>)
 80090f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009100:	4919      	ldr	r1, [pc, #100]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8009102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009104:	4313      	orrs	r3, r2
 8009106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 800910a:	e00a      	b.n	8009122 <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 800910c:	4b16      	ldr	r3, [pc, #88]	@ (8009168 <LPTIM_Disable+0x1fc>)
 800910e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009112:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009116:	4914      	ldr	r1, [pc, #80]	@ (8009168 <LPTIM_Disable+0x1fc>)
 8009118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800911a:	4313      	orrs	r3, r2
 800911c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8009120:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	691a      	ldr	r2, [r3, #16]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f022 0201 	bic.w	r2, r2, #1
 8009130:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009138:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	6a3a      	ldr	r2, [r7, #32]
 8009140:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	697a      	ldr	r2, [r7, #20]
 8009148:	621a      	str	r2, [r3, #32]
 800914a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800914c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	f383 8810 	msr	PRIMASK, r3
}
 8009154:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8009156:	bf00      	nop
 8009158:	3730      	adds	r7, #48	@ 0x30
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
 800915e:	bf00      	nop
 8009160:	40007c00 	.word	0x40007c00
 8009164:	40009400 	.word	0x40009400
 8009168:	40021000 	.word	0x40021000

0800916c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800916c:	b480      	push	{r7}
 800916e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8009170:	4b04      	ldr	r3, [pc, #16]	@ (8009184 <HAL_PWREx_GetVoltageRange+0x18>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8009178:	4618      	mov	r0, r3
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr
 8009182:	bf00      	nop
 8009184:	40007000 	.word	0x40007000

08009188 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b084      	sub	sp, #16
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009196:	d007      	beq.n	80091a8 <HAL_PWREx_ControlVoltageScaling+0x20>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800919e:	d003      	beq.n	80091a8 <HAL_PWREx_ControlVoltageScaling+0x20>
 80091a0:	21a7      	movs	r1, #167	@ 0xa7
 80091a2:	4826      	ldr	r0, [pc, #152]	@ (800923c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 80091a4:	f7fd fd2e 	bl	8006c04 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091ae:	d130      	bne.n	8009212 <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80091b0:	4b23      	ldr	r3, [pc, #140]	@ (8009240 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80091b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091bc:	d038      	beq.n	8009230 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80091be:	4b20      	ldr	r3, [pc, #128]	@ (8009240 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80091c6:	4a1e      	ldr	r2, [pc, #120]	@ (8009240 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80091c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80091cc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80091ce:	4b1d      	ldr	r3, [pc, #116]	@ (8009244 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	2232      	movs	r2, #50	@ 0x32
 80091d4:	fb02 f303 	mul.w	r3, r2, r3
 80091d8:	4a1b      	ldr	r2, [pc, #108]	@ (8009248 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 80091da:	fba2 2303 	umull	r2, r3, r2, r3
 80091de:	0c9b      	lsrs	r3, r3, #18
 80091e0:	3301      	adds	r3, #1
 80091e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80091e4:	e002      	b.n	80091ec <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	3b01      	subs	r3, #1
 80091ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80091ec:	4b14      	ldr	r3, [pc, #80]	@ (8009240 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80091ee:	695b      	ldr	r3, [r3, #20]
 80091f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091f8:	d102      	bne.n	8009200 <HAL_PWREx_ControlVoltageScaling+0x78>
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d1f2      	bne.n	80091e6 <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009200:	4b0f      	ldr	r3, [pc, #60]	@ (8009240 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009202:	695b      	ldr	r3, [r3, #20]
 8009204:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009208:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800920c:	d110      	bne.n	8009230 <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 800920e:	2303      	movs	r3, #3
 8009210:	e00f      	b.n	8009232 <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009212:	4b0b      	ldr	r3, [pc, #44]	@ (8009240 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800921a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800921e:	d007      	beq.n	8009230 <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009220:	4b07      	ldr	r3, [pc, #28]	@ (8009240 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009228:	4a05      	ldr	r2, [pc, #20]	@ (8009240 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800922a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800922e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009230:	2300      	movs	r3, #0
}
 8009232:	4618      	mov	r0, r3
 8009234:	3710      	adds	r7, #16
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	080119f0 	.word	0x080119f0
 8009240:	40007000 	.word	0x40007000
 8009244:	20000024 	.word	0x20000024
 8009248:	431bde83 	.word	0x431bde83

0800924c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b088      	sub	sp, #32
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d102      	bne.n	8009260 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800925a:	2301      	movs	r3, #1
 800925c:	f000 bcef 	b.w	8009c3e <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d008      	beq.n	800927a <HAL_RCC_OscConfig+0x2e>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2b1f      	cmp	r3, #31
 800926e:	d904      	bls.n	800927a <HAL_RCC_OscConfig+0x2e>
 8009270:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8009274:	489a      	ldr	r0, [pc, #616]	@ (80094e0 <HAL_RCC_OscConfig+0x294>)
 8009276:	f7fd fcc5 	bl	8006c04 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800927a:	4b9a      	ldr	r3, [pc, #616]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 800927c:	689b      	ldr	r3, [r3, #8]
 800927e:	f003 030c 	and.w	r3, r3, #12
 8009282:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009284:	4b97      	ldr	r3, [pc, #604]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 8009286:	68db      	ldr	r3, [r3, #12]
 8009288:	f003 0303 	and.w	r3, r3, #3
 800928c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f003 0310 	and.w	r3, r3, #16
 8009296:	2b00      	cmp	r3, #0
 8009298:	f000 813d 	beq.w	8009516 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	699b      	ldr	r3, [r3, #24]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d008      	beq.n	80092b6 <HAL_RCC_OscConfig+0x6a>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	699b      	ldr	r3, [r3, #24]
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d004      	beq.n	80092b6 <HAL_RCC_OscConfig+0x6a>
 80092ac:	f240 11ab 	movw	r1, #427	@ 0x1ab
 80092b0:	488b      	ldr	r0, [pc, #556]	@ (80094e0 <HAL_RCC_OscConfig+0x294>)
 80092b2:	f7fd fca7 	bl	8006c04 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	69db      	ldr	r3, [r3, #28]
 80092ba:	2bff      	cmp	r3, #255	@ 0xff
 80092bc:	d904      	bls.n	80092c8 <HAL_RCC_OscConfig+0x7c>
 80092be:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 80092c2:	4887      	ldr	r0, [pc, #540]	@ (80094e0 <HAL_RCC_OscConfig+0x294>)
 80092c4:	f7fd fc9e 	bl	8006c04 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6a1b      	ldr	r3, [r3, #32]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d030      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6a1b      	ldr	r3, [r3, #32]
 80092d4:	2b10      	cmp	r3, #16
 80092d6:	d02c      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6a1b      	ldr	r3, [r3, #32]
 80092dc:	2b20      	cmp	r3, #32
 80092de:	d028      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6a1b      	ldr	r3, [r3, #32]
 80092e4:	2b30      	cmp	r3, #48	@ 0x30
 80092e6:	d024      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6a1b      	ldr	r3, [r3, #32]
 80092ec:	2b40      	cmp	r3, #64	@ 0x40
 80092ee:	d020      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6a1b      	ldr	r3, [r3, #32]
 80092f4:	2b50      	cmp	r3, #80	@ 0x50
 80092f6:	d01c      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a1b      	ldr	r3, [r3, #32]
 80092fc:	2b60      	cmp	r3, #96	@ 0x60
 80092fe:	d018      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6a1b      	ldr	r3, [r3, #32]
 8009304:	2b70      	cmp	r3, #112	@ 0x70
 8009306:	d014      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6a1b      	ldr	r3, [r3, #32]
 800930c:	2b80      	cmp	r3, #128	@ 0x80
 800930e:	d010      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6a1b      	ldr	r3, [r3, #32]
 8009314:	2b90      	cmp	r3, #144	@ 0x90
 8009316:	d00c      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6a1b      	ldr	r3, [r3, #32]
 800931c:	2ba0      	cmp	r3, #160	@ 0xa0
 800931e:	d008      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	6a1b      	ldr	r3, [r3, #32]
 8009324:	2bb0      	cmp	r3, #176	@ 0xb0
 8009326:	d004      	beq.n	8009332 <HAL_RCC_OscConfig+0xe6>
 8009328:	f240 11ad 	movw	r1, #429	@ 0x1ad
 800932c:	486c      	ldr	r0, [pc, #432]	@ (80094e0 <HAL_RCC_OscConfig+0x294>)
 800932e:	f7fd fc69 	bl	8006c04 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009332:	69bb      	ldr	r3, [r7, #24]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d007      	beq.n	8009348 <HAL_RCC_OscConfig+0xfc>
 8009338:	69bb      	ldr	r3, [r7, #24]
 800933a:	2b0c      	cmp	r3, #12
 800933c:	f040 808e 	bne.w	800945c <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	2b01      	cmp	r3, #1
 8009344:	f040 808a 	bne.w	800945c <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009348:	4b66      	ldr	r3, [pc, #408]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f003 0302 	and.w	r3, r3, #2
 8009350:	2b00      	cmp	r3, #0
 8009352:	d006      	beq.n	8009362 <HAL_RCC_OscConfig+0x116>
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	699b      	ldr	r3, [r3, #24]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d102      	bne.n	8009362 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	f000 bc6e 	b.w	8009c3e <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6a1a      	ldr	r2, [r3, #32]
 8009366:	4b5f      	ldr	r3, [pc, #380]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f003 0308 	and.w	r3, r3, #8
 800936e:	2b00      	cmp	r3, #0
 8009370:	d004      	beq.n	800937c <HAL_RCC_OscConfig+0x130>
 8009372:	4b5c      	ldr	r3, [pc, #368]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800937a:	e005      	b.n	8009388 <HAL_RCC_OscConfig+0x13c>
 800937c:	4b59      	ldr	r3, [pc, #356]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 800937e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009382:	091b      	lsrs	r3, r3, #4
 8009384:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009388:	4293      	cmp	r3, r2
 800938a:	d224      	bcs.n	80093d6 <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6a1b      	ldr	r3, [r3, #32]
 8009390:	4618      	mov	r0, r3
 8009392:	f000 fec1 	bl	800a118 <RCC_SetFlashLatencyFromMSIRange>
 8009396:	4603      	mov	r3, r0
 8009398:	2b00      	cmp	r3, #0
 800939a:	d002      	beq.n	80093a2 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 800939c:	2301      	movs	r3, #1
 800939e:	f000 bc4e 	b.w	8009c3e <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80093a2:	4b50      	ldr	r3, [pc, #320]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4a4f      	ldr	r2, [pc, #316]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80093a8:	f043 0308 	orr.w	r3, r3, #8
 80093ac:	6013      	str	r3, [r2, #0]
 80093ae:	4b4d      	ldr	r3, [pc, #308]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6a1b      	ldr	r3, [r3, #32]
 80093ba:	494a      	ldr	r1, [pc, #296]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80093bc:	4313      	orrs	r3, r2
 80093be:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80093c0:	4b48      	ldr	r3, [pc, #288]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	69db      	ldr	r3, [r3, #28]
 80093cc:	021b      	lsls	r3, r3, #8
 80093ce:	4945      	ldr	r1, [pc, #276]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80093d0:	4313      	orrs	r3, r2
 80093d2:	604b      	str	r3, [r1, #4]
 80093d4:	e026      	b.n	8009424 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80093d6:	4b43      	ldr	r3, [pc, #268]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a42      	ldr	r2, [pc, #264]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80093dc:	f043 0308 	orr.w	r3, r3, #8
 80093e0:	6013      	str	r3, [r2, #0]
 80093e2:	4b40      	ldr	r3, [pc, #256]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6a1b      	ldr	r3, [r3, #32]
 80093ee:	493d      	ldr	r1, [pc, #244]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80093f0:	4313      	orrs	r3, r2
 80093f2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80093f4:	4b3b      	ldr	r3, [pc, #236]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	69db      	ldr	r3, [r3, #28]
 8009400:	021b      	lsls	r3, r3, #8
 8009402:	4938      	ldr	r1, [pc, #224]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 8009404:	4313      	orrs	r3, r2
 8009406:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009408:	69bb      	ldr	r3, [r7, #24]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d10a      	bne.n	8009424 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6a1b      	ldr	r3, [r3, #32]
 8009412:	4618      	mov	r0, r3
 8009414:	f000 fe80 	bl	800a118 <RCC_SetFlashLatencyFromMSIRange>
 8009418:	4603      	mov	r3, r0
 800941a:	2b00      	cmp	r3, #0
 800941c:	d002      	beq.n	8009424 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 800941e:	2301      	movs	r3, #1
 8009420:	f000 bc0d 	b.w	8009c3e <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009424:	f000 fdb4 	bl	8009f90 <HAL_RCC_GetSysClockFreq>
 8009428:	4602      	mov	r2, r0
 800942a:	4b2e      	ldr	r3, [pc, #184]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 800942c:	689b      	ldr	r3, [r3, #8]
 800942e:	091b      	lsrs	r3, r3, #4
 8009430:	f003 030f 	and.w	r3, r3, #15
 8009434:	492c      	ldr	r1, [pc, #176]	@ (80094e8 <HAL_RCC_OscConfig+0x29c>)
 8009436:	5ccb      	ldrb	r3, [r1, r3]
 8009438:	f003 031f 	and.w	r3, r3, #31
 800943c:	fa22 f303 	lsr.w	r3, r2, r3
 8009440:	4a2a      	ldr	r2, [pc, #168]	@ (80094ec <HAL_RCC_OscConfig+0x2a0>)
 8009442:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009444:	4b2a      	ldr	r3, [pc, #168]	@ (80094f0 <HAL_RCC_OscConfig+0x2a4>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4618      	mov	r0, r3
 800944a:	f7fe f9b5 	bl	80077b8 <HAL_InitTick>
 800944e:	4603      	mov	r3, r0
 8009450:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8009452:	7bfb      	ldrb	r3, [r7, #15]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d05d      	beq.n	8009514 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8009458:	7bfb      	ldrb	r3, [r7, #15]
 800945a:	e3f0      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	699b      	ldr	r3, [r3, #24]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d032      	beq.n	80094ca <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009464:	4b1f      	ldr	r3, [pc, #124]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a1e      	ldr	r2, [pc, #120]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 800946a:	f043 0301 	orr.w	r3, r3, #1
 800946e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009470:	f7fe f9f2 	bl	8007858 <HAL_GetTick>
 8009474:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009476:	e008      	b.n	800948a <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009478:	f7fe f9ee 	bl	8007858 <HAL_GetTick>
 800947c:	4602      	mov	r2, r0
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	1ad3      	subs	r3, r2, r3
 8009482:	2b02      	cmp	r3, #2
 8009484:	d901      	bls.n	800948a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009486:	2303      	movs	r3, #3
 8009488:	e3d9      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800948a:	4b16      	ldr	r3, [pc, #88]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f003 0302 	and.w	r3, r3, #2
 8009492:	2b00      	cmp	r3, #0
 8009494:	d0f0      	beq.n	8009478 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009496:	4b13      	ldr	r3, [pc, #76]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a12      	ldr	r2, [pc, #72]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 800949c:	f043 0308 	orr.w	r3, r3, #8
 80094a0:	6013      	str	r3, [r2, #0]
 80094a2:	4b10      	ldr	r3, [pc, #64]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6a1b      	ldr	r3, [r3, #32]
 80094ae:	490d      	ldr	r1, [pc, #52]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80094b0:	4313      	orrs	r3, r2
 80094b2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80094b4:	4b0b      	ldr	r3, [pc, #44]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80094b6:	685b      	ldr	r3, [r3, #4]
 80094b8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	69db      	ldr	r3, [r3, #28]
 80094c0:	021b      	lsls	r3, r3, #8
 80094c2:	4908      	ldr	r1, [pc, #32]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80094c4:	4313      	orrs	r3, r2
 80094c6:	604b      	str	r3, [r1, #4]
 80094c8:	e025      	b.n	8009516 <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80094ca:	4b06      	ldr	r3, [pc, #24]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	4a05      	ldr	r2, [pc, #20]	@ (80094e4 <HAL_RCC_OscConfig+0x298>)
 80094d0:	f023 0301 	bic.w	r3, r3, #1
 80094d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80094d6:	f7fe f9bf 	bl	8007858 <HAL_GetTick>
 80094da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80094dc:	e013      	b.n	8009506 <HAL_RCC_OscConfig+0x2ba>
 80094de:	bf00      	nop
 80094e0:	08011a2c 	.word	0x08011a2c
 80094e4:	40021000 	.word	0x40021000
 80094e8:	08011c08 	.word	0x08011c08
 80094ec:	20000024 	.word	0x20000024
 80094f0:	20000028 	.word	0x20000028
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80094f4:	f7fe f9b0 	bl	8007858 <HAL_GetTick>
 80094f8:	4602      	mov	r2, r0
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	1ad3      	subs	r3, r2, r3
 80094fe:	2b02      	cmp	r3, #2
 8009500:	d901      	bls.n	8009506 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009502:	2303      	movs	r3, #3
 8009504:	e39b      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009506:	4b97      	ldr	r3, [pc, #604]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f003 0302 	and.w	r3, r3, #2
 800950e:	2b00      	cmp	r3, #0
 8009510:	d1f0      	bne.n	80094f4 <HAL_RCC_OscConfig+0x2a8>
 8009512:	e000      	b.n	8009516 <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009514:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f003 0301 	and.w	r3, r3, #1
 800951e:	2b00      	cmp	r3, #0
 8009520:	d07e      	beq.n	8009620 <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	685b      	ldr	r3, [r3, #4]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d00e      	beq.n	8009548 <HAL_RCC_OscConfig+0x2fc>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009532:	d009      	beq.n	8009548 <HAL_RCC_OscConfig+0x2fc>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800953c:	d004      	beq.n	8009548 <HAL_RCC_OscConfig+0x2fc>
 800953e:	f240 2119 	movw	r1, #537	@ 0x219
 8009542:	4889      	ldr	r0, [pc, #548]	@ (8009768 <HAL_RCC_OscConfig+0x51c>)
 8009544:	f7fd fb5e 	bl	8006c04 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009548:	69bb      	ldr	r3, [r7, #24]
 800954a:	2b08      	cmp	r3, #8
 800954c:	d005      	beq.n	800955a <HAL_RCC_OscConfig+0x30e>
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	2b0c      	cmp	r3, #12
 8009552:	d10e      	bne.n	8009572 <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	2b03      	cmp	r3, #3
 8009558:	d10b      	bne.n	8009572 <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800955a:	4b82      	ldr	r3, [pc, #520]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009562:	2b00      	cmp	r3, #0
 8009564:	d05b      	beq.n	800961e <HAL_RCC_OscConfig+0x3d2>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d157      	bne.n	800961e <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 800956e:	2301      	movs	r3, #1
 8009570:	e365      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800957a:	d106      	bne.n	800958a <HAL_RCC_OscConfig+0x33e>
 800957c:	4b79      	ldr	r3, [pc, #484]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a78      	ldr	r2, [pc, #480]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 8009582:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009586:	6013      	str	r3, [r2, #0]
 8009588:	e01d      	b.n	80095c6 <HAL_RCC_OscConfig+0x37a>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009592:	d10c      	bne.n	80095ae <HAL_RCC_OscConfig+0x362>
 8009594:	4b73      	ldr	r3, [pc, #460]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a72      	ldr	r2, [pc, #456]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 800959a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800959e:	6013      	str	r3, [r2, #0]
 80095a0:	4b70      	ldr	r3, [pc, #448]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4a6f      	ldr	r2, [pc, #444]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80095a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80095aa:	6013      	str	r3, [r2, #0]
 80095ac:	e00b      	b.n	80095c6 <HAL_RCC_OscConfig+0x37a>
 80095ae:	4b6d      	ldr	r3, [pc, #436]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a6c      	ldr	r2, [pc, #432]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80095b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095b8:	6013      	str	r3, [r2, #0]
 80095ba:	4b6a      	ldr	r3, [pc, #424]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	4a69      	ldr	r2, [pc, #420]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80095c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80095c4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	685b      	ldr	r3, [r3, #4]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d013      	beq.n	80095f6 <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095ce:	f7fe f943 	bl	8007858 <HAL_GetTick>
 80095d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80095d4:	e008      	b.n	80095e8 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80095d6:	f7fe f93f 	bl	8007858 <HAL_GetTick>
 80095da:	4602      	mov	r2, r0
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	1ad3      	subs	r3, r2, r3
 80095e0:	2b64      	cmp	r3, #100	@ 0x64
 80095e2:	d901      	bls.n	80095e8 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80095e4:	2303      	movs	r3, #3
 80095e6:	e32a      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80095e8:	4b5e      	ldr	r3, [pc, #376]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d0f0      	beq.n	80095d6 <HAL_RCC_OscConfig+0x38a>
 80095f4:	e014      	b.n	8009620 <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095f6:	f7fe f92f 	bl	8007858 <HAL_GetTick>
 80095fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80095fc:	e008      	b.n	8009610 <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80095fe:	f7fe f92b 	bl	8007858 <HAL_GetTick>
 8009602:	4602      	mov	r2, r0
 8009604:	693b      	ldr	r3, [r7, #16]
 8009606:	1ad3      	subs	r3, r2, r3
 8009608:	2b64      	cmp	r3, #100	@ 0x64
 800960a:	d901      	bls.n	8009610 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800960c:	2303      	movs	r3, #3
 800960e:	e316      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009610:	4b54      	ldr	r3, [pc, #336]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009618:	2b00      	cmp	r3, #0
 800961a:	d1f0      	bne.n	80095fe <HAL_RCC_OscConfig+0x3b2>
 800961c:	e000      	b.n	8009620 <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800961e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f003 0302 	and.w	r3, r3, #2
 8009628:	2b00      	cmp	r3, #0
 800962a:	d077      	beq.n	800971c <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	68db      	ldr	r3, [r3, #12]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d009      	beq.n	8009648 <HAL_RCC_OscConfig+0x3fc>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	68db      	ldr	r3, [r3, #12]
 8009638:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800963c:	d004      	beq.n	8009648 <HAL_RCC_OscConfig+0x3fc>
 800963e:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8009642:	4849      	ldr	r0, [pc, #292]	@ (8009768 <HAL_RCC_OscConfig+0x51c>)
 8009644:	f7fd fade 	bl	8006c04 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	691b      	ldr	r3, [r3, #16]
 800964c:	2b1f      	cmp	r3, #31
 800964e:	d904      	bls.n	800965a <HAL_RCC_OscConfig+0x40e>
 8009650:	f240 214d 	movw	r1, #589	@ 0x24d
 8009654:	4844      	ldr	r0, [pc, #272]	@ (8009768 <HAL_RCC_OscConfig+0x51c>)
 8009656:	f7fd fad5 	bl	8006c04 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	2b04      	cmp	r3, #4
 800965e:	d005      	beq.n	800966c <HAL_RCC_OscConfig+0x420>
 8009660:	69bb      	ldr	r3, [r7, #24]
 8009662:	2b0c      	cmp	r3, #12
 8009664:	d119      	bne.n	800969a <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	2b02      	cmp	r3, #2
 800966a:	d116      	bne.n	800969a <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800966c:	4b3d      	ldr	r3, [pc, #244]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009674:	2b00      	cmp	r3, #0
 8009676:	d005      	beq.n	8009684 <HAL_RCC_OscConfig+0x438>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	68db      	ldr	r3, [r3, #12]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d101      	bne.n	8009684 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8009680:	2301      	movs	r3, #1
 8009682:	e2dc      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009684:	4b37      	ldr	r3, [pc, #220]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 8009686:	685b      	ldr	r3, [r3, #4]
 8009688:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	691b      	ldr	r3, [r3, #16]
 8009690:	061b      	lsls	r3, r3, #24
 8009692:	4934      	ldr	r1, [pc, #208]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 8009694:	4313      	orrs	r3, r2
 8009696:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009698:	e040      	b.n	800971c <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	68db      	ldr	r3, [r3, #12]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d023      	beq.n	80096ea <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80096a2:	4b30      	ldr	r3, [pc, #192]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	4a2f      	ldr	r2, [pc, #188]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80096a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80096ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096ae:	f7fe f8d3 	bl	8007858 <HAL_GetTick>
 80096b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80096b4:	e008      	b.n	80096c8 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80096b6:	f7fe f8cf 	bl	8007858 <HAL_GetTick>
 80096ba:	4602      	mov	r2, r0
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	1ad3      	subs	r3, r2, r3
 80096c0:	2b02      	cmp	r3, #2
 80096c2:	d901      	bls.n	80096c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80096c4:	2303      	movs	r3, #3
 80096c6:	e2ba      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80096c8:	4b26      	ldr	r3, [pc, #152]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d0f0      	beq.n	80096b6 <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80096d4:	4b23      	ldr	r3, [pc, #140]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	691b      	ldr	r3, [r3, #16]
 80096e0:	061b      	lsls	r3, r3, #24
 80096e2:	4920      	ldr	r1, [pc, #128]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80096e4:	4313      	orrs	r3, r2
 80096e6:	604b      	str	r3, [r1, #4]
 80096e8:	e018      	b.n	800971c <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80096ea:	4b1e      	ldr	r3, [pc, #120]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a1d      	ldr	r2, [pc, #116]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 80096f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80096f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096f6:	f7fe f8af 	bl	8007858 <HAL_GetTick>
 80096fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80096fc:	e008      	b.n	8009710 <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80096fe:	f7fe f8ab 	bl	8007858 <HAL_GetTick>
 8009702:	4602      	mov	r2, r0
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	1ad3      	subs	r3, r2, r3
 8009708:	2b02      	cmp	r3, #2
 800970a:	d901      	bls.n	8009710 <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 800970c:	2303      	movs	r3, #3
 800970e:	e296      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009710:	4b14      	ldr	r3, [pc, #80]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009718:	2b00      	cmp	r3, #0
 800971a:	d1f0      	bne.n	80096fe <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f003 0308 	and.w	r3, r3, #8
 8009724:	2b00      	cmp	r3, #0
 8009726:	d04e      	beq.n	80097c6 <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	695b      	ldr	r3, [r3, #20]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d008      	beq.n	8009742 <HAL_RCC_OscConfig+0x4f6>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	695b      	ldr	r3, [r3, #20]
 8009734:	2b01      	cmp	r3, #1
 8009736:	d004      	beq.n	8009742 <HAL_RCC_OscConfig+0x4f6>
 8009738:	f240 218d 	movw	r1, #653	@ 0x28d
 800973c:	480a      	ldr	r0, [pc, #40]	@ (8009768 <HAL_RCC_OscConfig+0x51c>)
 800973e:	f7fd fa61 	bl	8006c04 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	695b      	ldr	r3, [r3, #20]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d021      	beq.n	800978e <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800974a:	4b06      	ldr	r3, [pc, #24]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 800974c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009750:	4a04      	ldr	r2, [pc, #16]	@ (8009764 <HAL_RCC_OscConfig+0x518>)
 8009752:	f043 0301 	orr.w	r3, r3, #1
 8009756:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800975a:	f7fe f87d 	bl	8007858 <HAL_GetTick>
 800975e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009760:	e00d      	b.n	800977e <HAL_RCC_OscConfig+0x532>
 8009762:	bf00      	nop
 8009764:	40021000 	.word	0x40021000
 8009768:	08011a2c 	.word	0x08011a2c
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800976c:	f7fe f874 	bl	8007858 <HAL_GetTick>
 8009770:	4602      	mov	r2, r0
 8009772:	693b      	ldr	r3, [r7, #16]
 8009774:	1ad3      	subs	r3, r2, r3
 8009776:	2b02      	cmp	r3, #2
 8009778:	d901      	bls.n	800977e <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800977a:	2303      	movs	r3, #3
 800977c:	e25f      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800977e:	4b66      	ldr	r3, [pc, #408]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 8009780:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009784:	f003 0302 	and.w	r3, r3, #2
 8009788:	2b00      	cmp	r3, #0
 800978a:	d0ef      	beq.n	800976c <HAL_RCC_OscConfig+0x520>
 800978c:	e01b      	b.n	80097c6 <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800978e:	4b62      	ldr	r3, [pc, #392]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 8009790:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009794:	4a60      	ldr	r2, [pc, #384]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 8009796:	f023 0301 	bic.w	r3, r3, #1
 800979a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800979e:	f7fe f85b 	bl	8007858 <HAL_GetTick>
 80097a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80097a4:	e008      	b.n	80097b8 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80097a6:	f7fe f857 	bl	8007858 <HAL_GetTick>
 80097aa:	4602      	mov	r2, r0
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	1ad3      	subs	r3, r2, r3
 80097b0:	2b02      	cmp	r3, #2
 80097b2:	d901      	bls.n	80097b8 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 80097b4:	2303      	movs	r3, #3
 80097b6:	e242      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80097b8:	4b57      	ldr	r3, [pc, #348]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 80097ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80097be:	f003 0302 	and.w	r3, r3, #2
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d1ef      	bne.n	80097a6 <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f003 0304 	and.w	r3, r3, #4
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	f000 80b8 	beq.w	8009944 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80097d4:	2300      	movs	r3, #0
 80097d6:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	689b      	ldr	r3, [r3, #8]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d00c      	beq.n	80097fa <HAL_RCC_OscConfig+0x5ae>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d008      	beq.n	80097fa <HAL_RCC_OscConfig+0x5ae>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	689b      	ldr	r3, [r3, #8]
 80097ec:	2b05      	cmp	r3, #5
 80097ee:	d004      	beq.n	80097fa <HAL_RCC_OscConfig+0x5ae>
 80097f0:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 80097f4:	4849      	ldr	r0, [pc, #292]	@ (800991c <HAL_RCC_OscConfig+0x6d0>)
 80097f6:	f7fd fa05 	bl	8006c04 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80097fa:	4b47      	ldr	r3, [pc, #284]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 80097fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009802:	2b00      	cmp	r3, #0
 8009804:	d10d      	bne.n	8009822 <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009806:	4b44      	ldr	r3, [pc, #272]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 8009808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800980a:	4a43      	ldr	r2, [pc, #268]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 800980c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009810:	6593      	str	r3, [r2, #88]	@ 0x58
 8009812:	4b41      	ldr	r3, [pc, #260]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 8009814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800981a:	60bb      	str	r3, [r7, #8]
 800981c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800981e:	2301      	movs	r3, #1
 8009820:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009822:	4b3f      	ldr	r3, [pc, #252]	@ (8009920 <HAL_RCC_OscConfig+0x6d4>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800982a:	2b00      	cmp	r3, #0
 800982c:	d118      	bne.n	8009860 <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800982e:	4b3c      	ldr	r3, [pc, #240]	@ (8009920 <HAL_RCC_OscConfig+0x6d4>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	4a3b      	ldr	r2, [pc, #236]	@ (8009920 <HAL_RCC_OscConfig+0x6d4>)
 8009834:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009838:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800983a:	f7fe f80d 	bl	8007858 <HAL_GetTick>
 800983e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009840:	e008      	b.n	8009854 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009842:	f7fe f809 	bl	8007858 <HAL_GetTick>
 8009846:	4602      	mov	r2, r0
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	1ad3      	subs	r3, r2, r3
 800984c:	2b02      	cmp	r3, #2
 800984e:	d901      	bls.n	8009854 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 8009850:	2303      	movs	r3, #3
 8009852:	e1f4      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009854:	4b32      	ldr	r3, [pc, #200]	@ (8009920 <HAL_RCC_OscConfig+0x6d4>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800985c:	2b00      	cmp	r3, #0
 800985e:	d0f0      	beq.n	8009842 <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	2b01      	cmp	r3, #1
 8009866:	d108      	bne.n	800987a <HAL_RCC_OscConfig+0x62e>
 8009868:	4b2b      	ldr	r3, [pc, #172]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 800986a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800986e:	4a2a      	ldr	r2, [pc, #168]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 8009870:	f043 0301 	orr.w	r3, r3, #1
 8009874:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009878:	e024      	b.n	80098c4 <HAL_RCC_OscConfig+0x678>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	689b      	ldr	r3, [r3, #8]
 800987e:	2b05      	cmp	r3, #5
 8009880:	d110      	bne.n	80098a4 <HAL_RCC_OscConfig+0x658>
 8009882:	4b25      	ldr	r3, [pc, #148]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 8009884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009888:	4a23      	ldr	r2, [pc, #140]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 800988a:	f043 0304 	orr.w	r3, r3, #4
 800988e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009892:	4b21      	ldr	r3, [pc, #132]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 8009894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009898:	4a1f      	ldr	r2, [pc, #124]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 800989a:	f043 0301 	orr.w	r3, r3, #1
 800989e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80098a2:	e00f      	b.n	80098c4 <HAL_RCC_OscConfig+0x678>
 80098a4:	4b1c      	ldr	r3, [pc, #112]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 80098a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098aa:	4a1b      	ldr	r2, [pc, #108]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 80098ac:	f023 0301 	bic.w	r3, r3, #1
 80098b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80098b4:	4b18      	ldr	r3, [pc, #96]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 80098b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098ba:	4a17      	ldr	r2, [pc, #92]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 80098bc:	f023 0304 	bic.w	r3, r3, #4
 80098c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d016      	beq.n	80098fa <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098cc:	f7fd ffc4 	bl	8007858 <HAL_GetTick>
 80098d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80098d2:	e00a      	b.n	80098ea <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098d4:	f7fd ffc0 	bl	8007858 <HAL_GetTick>
 80098d8:	4602      	mov	r2, r0
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	1ad3      	subs	r3, r2, r3
 80098de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d901      	bls.n	80098ea <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80098e6:	2303      	movs	r3, #3
 80098e8:	e1a9      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80098ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009918 <HAL_RCC_OscConfig+0x6cc>)
 80098ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098f0:	f003 0302 	and.w	r3, r3, #2
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d0ed      	beq.n	80098d4 <HAL_RCC_OscConfig+0x688>
 80098f8:	e01b      	b.n	8009932 <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098fa:	f7fd ffad 	bl	8007858 <HAL_GetTick>
 80098fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009900:	e010      	b.n	8009924 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009902:	f7fd ffa9 	bl	8007858 <HAL_GetTick>
 8009906:	4602      	mov	r2, r0
 8009908:	693b      	ldr	r3, [r7, #16]
 800990a:	1ad3      	subs	r3, r2, r3
 800990c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009910:	4293      	cmp	r3, r2
 8009912:	d907      	bls.n	8009924 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8009914:	2303      	movs	r3, #3
 8009916:	e192      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
 8009918:	40021000 	.word	0x40021000
 800991c:	08011a2c 	.word	0x08011a2c
 8009920:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009924:	4b98      	ldr	r3, [pc, #608]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800992a:	f003 0302 	and.w	r3, r3, #2
 800992e:	2b00      	cmp	r3, #0
 8009930:	d1e7      	bne.n	8009902 <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009932:	7ffb      	ldrb	r3, [r7, #31]
 8009934:	2b01      	cmp	r3, #1
 8009936:	d105      	bne.n	8009944 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009938:	4b93      	ldr	r3, [pc, #588]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 800993a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800993c:	4a92      	ldr	r2, [pc, #584]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 800993e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009942:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009948:	2b00      	cmp	r3, #0
 800994a:	d00c      	beq.n	8009966 <HAL_RCC_OscConfig+0x71a>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009950:	2b01      	cmp	r3, #1
 8009952:	d008      	beq.n	8009966 <HAL_RCC_OscConfig+0x71a>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009958:	2b02      	cmp	r3, #2
 800995a:	d004      	beq.n	8009966 <HAL_RCC_OscConfig+0x71a>
 800995c:	f240 316e 	movw	r1, #878	@ 0x36e
 8009960:	488a      	ldr	r0, [pc, #552]	@ (8009b8c <HAL_RCC_OscConfig+0x940>)
 8009962:	f7fd f94f 	bl	8006c04 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800996a:	2b00      	cmp	r3, #0
 800996c:	f000 8166 	beq.w	8009c3c <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009974:	2b02      	cmp	r3, #2
 8009976:	f040 813c 	bne.w	8009bf2 <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800997e:	2b00      	cmp	r3, #0
 8009980:	d010      	beq.n	80099a4 <HAL_RCC_OscConfig+0x758>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009986:	2b01      	cmp	r3, #1
 8009988:	d00c      	beq.n	80099a4 <HAL_RCC_OscConfig+0x758>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800998e:	2b02      	cmp	r3, #2
 8009990:	d008      	beq.n	80099a4 <HAL_RCC_OscConfig+0x758>
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009996:	2b03      	cmp	r3, #3
 8009998:	d004      	beq.n	80099a4 <HAL_RCC_OscConfig+0x758>
 800999a:	f240 3176 	movw	r1, #886	@ 0x376
 800999e:	487b      	ldr	r0, [pc, #492]	@ (8009b8c <HAL_RCC_OscConfig+0x940>)
 80099a0:	f7fd f930 	bl	8006c04 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d003      	beq.n	80099b4 <HAL_RCC_OscConfig+0x768>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099b0:	2b08      	cmp	r3, #8
 80099b2:	d904      	bls.n	80099be <HAL_RCC_OscConfig+0x772>
 80099b4:	f240 3177 	movw	r1, #887	@ 0x377
 80099b8:	4874      	ldr	r0, [pc, #464]	@ (8009b8c <HAL_RCC_OscConfig+0x940>)
 80099ba:	f7fd f923 	bl	8006c04 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099c2:	2b07      	cmp	r3, #7
 80099c4:	d903      	bls.n	80099ce <HAL_RCC_OscConfig+0x782>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099ca:	2b56      	cmp	r3, #86	@ 0x56
 80099cc:	d904      	bls.n	80099d8 <HAL_RCC_OscConfig+0x78c>
 80099ce:	f44f 715e 	mov.w	r1, #888	@ 0x378
 80099d2:	486e      	ldr	r0, [pc, #440]	@ (8009b8c <HAL_RCC_OscConfig+0x940>)
 80099d4:	f7fd f916 	bl	8006c04 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099dc:	2b07      	cmp	r3, #7
 80099de:	d008      	beq.n	80099f2 <HAL_RCC_OscConfig+0x7a6>
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099e4:	2b11      	cmp	r3, #17
 80099e6:	d004      	beq.n	80099f2 <HAL_RCC_OscConfig+0x7a6>
 80099e8:	f240 317a 	movw	r1, #890	@ 0x37a
 80099ec:	4867      	ldr	r0, [pc, #412]	@ (8009b8c <HAL_RCC_OscConfig+0x940>)
 80099ee:	f7fd f909 	bl	8006c04 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099f6:	2b02      	cmp	r3, #2
 80099f8:	d010      	beq.n	8009a1c <HAL_RCC_OscConfig+0x7d0>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099fe:	2b04      	cmp	r3, #4
 8009a00:	d00c      	beq.n	8009a1c <HAL_RCC_OscConfig+0x7d0>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a06:	2b06      	cmp	r3, #6
 8009a08:	d008      	beq.n	8009a1c <HAL_RCC_OscConfig+0x7d0>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a0e:	2b08      	cmp	r3, #8
 8009a10:	d004      	beq.n	8009a1c <HAL_RCC_OscConfig+0x7d0>
 8009a12:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 8009a16:	485d      	ldr	r0, [pc, #372]	@ (8009b8c <HAL_RCC_OscConfig+0x940>)
 8009a18:	f7fd f8f4 	bl	8006c04 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a20:	2b02      	cmp	r3, #2
 8009a22:	d010      	beq.n	8009a46 <HAL_RCC_OscConfig+0x7fa>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a28:	2b04      	cmp	r3, #4
 8009a2a:	d00c      	beq.n	8009a46 <HAL_RCC_OscConfig+0x7fa>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a30:	2b06      	cmp	r3, #6
 8009a32:	d008      	beq.n	8009a46 <HAL_RCC_OscConfig+0x7fa>
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a38:	2b08      	cmp	r3, #8
 8009a3a:	d004      	beq.n	8009a46 <HAL_RCC_OscConfig+0x7fa>
 8009a3c:	f240 317d 	movw	r1, #893	@ 0x37d
 8009a40:	4852      	ldr	r0, [pc, #328]	@ (8009b8c <HAL_RCC_OscConfig+0x940>)
 8009a42:	f7fd f8df 	bl	8006c04 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009a46:	4b50      	ldr	r3, [pc, #320]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009a48:	68db      	ldr	r3, [r3, #12]
 8009a4a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	f003 0203 	and.w	r2, r3, #3
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d130      	bne.n	8009abc <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a5a:	697b      	ldr	r3, [r7, #20]
 8009a5c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a64:	3b01      	subs	r3, #1
 8009a66:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a68:	429a      	cmp	r2, r3
 8009a6a:	d127      	bne.n	8009abc <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a76:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a78:	429a      	cmp	r2, r3
 8009a7a:	d11f      	bne.n	8009abc <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a82:	687a      	ldr	r2, [r7, #4]
 8009a84:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009a86:	2a07      	cmp	r2, #7
 8009a88:	bf14      	ite	ne
 8009a8a:	2201      	movne	r2, #1
 8009a8c:	2200      	moveq	r2, #0
 8009a8e:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d113      	bne.n	8009abc <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a9e:	085b      	lsrs	r3, r3, #1
 8009aa0:	3b01      	subs	r3, #1
 8009aa2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d109      	bne.n	8009abc <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ab2:	085b      	lsrs	r3, r3, #1
 8009ab4:	3b01      	subs	r3, #1
 8009ab6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	d074      	beq.n	8009ba6 <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009abc:	69bb      	ldr	r3, [r7, #24]
 8009abe:	2b0c      	cmp	r3, #12
 8009ac0:	d06f      	beq.n	8009ba2 <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009ac2:	4b31      	ldr	r3, [pc, #196]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d105      	bne.n	8009ada <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8009ace:	4b2e      	ldr	r3, [pc, #184]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d001      	beq.n	8009ade <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 8009ada:	2301      	movs	r3, #1
 8009adc:	e0af      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009ade:	4b2a      	ldr	r3, [pc, #168]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a29      	ldr	r2, [pc, #164]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009ae4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ae8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009aea:	f7fd feb5 	bl	8007858 <HAL_GetTick>
 8009aee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009af0:	e008      	b.n	8009b04 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009af2:	f7fd feb1 	bl	8007858 <HAL_GetTick>
 8009af6:	4602      	mov	r2, r0
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	1ad3      	subs	r3, r2, r3
 8009afc:	2b02      	cmp	r3, #2
 8009afe:	d901      	bls.n	8009b04 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 8009b00:	2303      	movs	r3, #3
 8009b02:	e09c      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009b04:	4b20      	ldr	r3, [pc, #128]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d1f0      	bne.n	8009af2 <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009b10:	4b1d      	ldr	r3, [pc, #116]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009b12:	68da      	ldr	r2, [r3, #12]
 8009b14:	4b1e      	ldr	r3, [pc, #120]	@ (8009b90 <HAL_RCC_OscConfig+0x944>)
 8009b16:	4013      	ands	r3, r2
 8009b18:	687a      	ldr	r2, [r7, #4]
 8009b1a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8009b1c:	687a      	ldr	r2, [r7, #4]
 8009b1e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009b20:	3a01      	subs	r2, #1
 8009b22:	0112      	lsls	r2, r2, #4
 8009b24:	4311      	orrs	r1, r2
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009b2a:	0212      	lsls	r2, r2, #8
 8009b2c:	4311      	orrs	r1, r2
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009b32:	0852      	lsrs	r2, r2, #1
 8009b34:	3a01      	subs	r2, #1
 8009b36:	0552      	lsls	r2, r2, #21
 8009b38:	4311      	orrs	r1, r2
 8009b3a:	687a      	ldr	r2, [r7, #4]
 8009b3c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8009b3e:	0852      	lsrs	r2, r2, #1
 8009b40:	3a01      	subs	r2, #1
 8009b42:	0652      	lsls	r2, r2, #25
 8009b44:	4311      	orrs	r1, r2
 8009b46:	687a      	ldr	r2, [r7, #4]
 8009b48:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009b4a:	0912      	lsrs	r2, r2, #4
 8009b4c:	0452      	lsls	r2, r2, #17
 8009b4e:	430a      	orrs	r2, r1
 8009b50:	490d      	ldr	r1, [pc, #52]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009b52:	4313      	orrs	r3, r2
 8009b54:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009b56:	4b0c      	ldr	r3, [pc, #48]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4a0b      	ldr	r2, [pc, #44]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009b5c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009b60:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009b62:	4b09      	ldr	r3, [pc, #36]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009b64:	68db      	ldr	r3, [r3, #12]
 8009b66:	4a08      	ldr	r2, [pc, #32]	@ (8009b88 <HAL_RCC_OscConfig+0x93c>)
 8009b68:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009b6c:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009b6e:	f7fd fe73 	bl	8007858 <HAL_GetTick>
 8009b72:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b74:	e00e      	b.n	8009b94 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b76:	f7fd fe6f 	bl	8007858 <HAL_GetTick>
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	1ad3      	subs	r3, r2, r3
 8009b80:	2b02      	cmp	r3, #2
 8009b82:	d907      	bls.n	8009b94 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 8009b84:	2303      	movs	r3, #3
 8009b86:	e05a      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
 8009b88:	40021000 	.word	0x40021000
 8009b8c:	08011a2c 	.word	0x08011a2c
 8009b90:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b94:	4b2c      	ldr	r3, [pc, #176]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d0ea      	beq.n	8009b76 <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009ba0:	e04c      	b.n	8009c3c <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	e04b      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009ba6:	4b28      	ldr	r3, [pc, #160]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d144      	bne.n	8009c3c <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009bb2:	4b25      	ldr	r3, [pc, #148]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	4a24      	ldr	r2, [pc, #144]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009bb8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009bbc:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009bbe:	4b22      	ldr	r3, [pc, #136]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009bc0:	68db      	ldr	r3, [r3, #12]
 8009bc2:	4a21      	ldr	r2, [pc, #132]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009bc4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009bc8:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009bca:	f7fd fe45 	bl	8007858 <HAL_GetTick>
 8009bce:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009bd0:	e008      	b.n	8009be4 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009bd2:	f7fd fe41 	bl	8007858 <HAL_GetTick>
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	1ad3      	subs	r3, r2, r3
 8009bdc:	2b02      	cmp	r3, #2
 8009bde:	d901      	bls.n	8009be4 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 8009be0:	2303      	movs	r3, #3
 8009be2:	e02c      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009be4:	4b18      	ldr	r3, [pc, #96]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d0f0      	beq.n	8009bd2 <HAL_RCC_OscConfig+0x986>
 8009bf0:	e024      	b.n	8009c3c <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009bf2:	69bb      	ldr	r3, [r7, #24]
 8009bf4:	2b0c      	cmp	r3, #12
 8009bf6:	d01f      	beq.n	8009c38 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009bf8:	4b13      	ldr	r3, [pc, #76]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	4a12      	ldr	r2, [pc, #72]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009bfe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009c02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c04:	f7fd fe28 	bl	8007858 <HAL_GetTick>
 8009c08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009c0a:	e008      	b.n	8009c1e <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009c0c:	f7fd fe24 	bl	8007858 <HAL_GetTick>
 8009c10:	4602      	mov	r2, r0
 8009c12:	693b      	ldr	r3, [r7, #16]
 8009c14:	1ad3      	subs	r3, r2, r3
 8009c16:	2b02      	cmp	r3, #2
 8009c18:	d901      	bls.n	8009c1e <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 8009c1a:	2303      	movs	r3, #3
 8009c1c:	e00f      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d1f0      	bne.n	8009c0c <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8009c2a:	4b07      	ldr	r3, [pc, #28]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009c2c:	68da      	ldr	r2, [r3, #12]
 8009c2e:	4906      	ldr	r1, [pc, #24]	@ (8009c48 <HAL_RCC_OscConfig+0x9fc>)
 8009c30:	4b06      	ldr	r3, [pc, #24]	@ (8009c4c <HAL_RCC_OscConfig+0xa00>)
 8009c32:	4013      	ands	r3, r2
 8009c34:	60cb      	str	r3, [r1, #12]
 8009c36:	e001      	b.n	8009c3c <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8009c38:	2301      	movs	r3, #1
 8009c3a:	e000      	b.n	8009c3e <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 8009c3c:	2300      	movs	r3, #0
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3720      	adds	r7, #32
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}
 8009c46:	bf00      	nop
 8009c48:	40021000 	.word	0x40021000
 8009c4c:	feeefffc 	.word	0xfeeefffc

08009c50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d101      	bne.n	8009c64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009c60:	2301      	movs	r3, #1
 8009c62:	e186      	b.n	8009f72 <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d003      	beq.n	8009c74 <HAL_RCC_ClockConfig+0x24>
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	2b0f      	cmp	r3, #15
 8009c72:	d904      	bls.n	8009c7e <HAL_RCC_ClockConfig+0x2e>
 8009c74:	f240 4159 	movw	r1, #1113	@ 0x459
 8009c78:	4882      	ldr	r0, [pc, #520]	@ (8009e84 <HAL_RCC_ClockConfig+0x234>)
 8009c7a:	f7fc ffc3 	bl	8006c04 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d010      	beq.n	8009ca6 <HAL_RCC_ClockConfig+0x56>
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	2b01      	cmp	r3, #1
 8009c88:	d00d      	beq.n	8009ca6 <HAL_RCC_ClockConfig+0x56>
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	2b02      	cmp	r3, #2
 8009c8e:	d00a      	beq.n	8009ca6 <HAL_RCC_ClockConfig+0x56>
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	2b03      	cmp	r3, #3
 8009c94:	d007      	beq.n	8009ca6 <HAL_RCC_ClockConfig+0x56>
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	2b04      	cmp	r3, #4
 8009c9a:	d004      	beq.n	8009ca6 <HAL_RCC_ClockConfig+0x56>
 8009c9c:	f240 415a 	movw	r1, #1114	@ 0x45a
 8009ca0:	4878      	ldr	r0, [pc, #480]	@ (8009e84 <HAL_RCC_ClockConfig+0x234>)
 8009ca2:	f7fc ffaf 	bl	8006c04 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009ca6:	4b78      	ldr	r3, [pc, #480]	@ (8009e88 <HAL_RCC_ClockConfig+0x238>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f003 0307 	and.w	r3, r3, #7
 8009cae:	683a      	ldr	r2, [r7, #0]
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	d910      	bls.n	8009cd6 <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009cb4:	4b74      	ldr	r3, [pc, #464]	@ (8009e88 <HAL_RCC_ClockConfig+0x238>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f023 0207 	bic.w	r2, r3, #7
 8009cbc:	4972      	ldr	r1, [pc, #456]	@ (8009e88 <HAL_RCC_ClockConfig+0x238>)
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	4313      	orrs	r3, r2
 8009cc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009cc4:	4b70      	ldr	r3, [pc, #448]	@ (8009e88 <HAL_RCC_ClockConfig+0x238>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f003 0307 	and.w	r3, r3, #7
 8009ccc:	683a      	ldr	r2, [r7, #0]
 8009cce:	429a      	cmp	r2, r3
 8009cd0:	d001      	beq.n	8009cd6 <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	e14d      	b.n	8009f72 <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f003 0302 	and.w	r3, r3, #2
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d039      	beq.n	8009d56 <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	689b      	ldr	r3, [r3, #8]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d024      	beq.n	8009d34 <HAL_RCC_ClockConfig+0xe4>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	689b      	ldr	r3, [r3, #8]
 8009cee:	2b80      	cmp	r3, #128	@ 0x80
 8009cf0:	d020      	beq.n	8009d34 <HAL_RCC_ClockConfig+0xe4>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	689b      	ldr	r3, [r3, #8]
 8009cf6:	2b90      	cmp	r3, #144	@ 0x90
 8009cf8:	d01c      	beq.n	8009d34 <HAL_RCC_ClockConfig+0xe4>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	689b      	ldr	r3, [r3, #8]
 8009cfe:	2ba0      	cmp	r3, #160	@ 0xa0
 8009d00:	d018      	beq.n	8009d34 <HAL_RCC_ClockConfig+0xe4>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	689b      	ldr	r3, [r3, #8]
 8009d06:	2bb0      	cmp	r3, #176	@ 0xb0
 8009d08:	d014      	beq.n	8009d34 <HAL_RCC_ClockConfig+0xe4>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	689b      	ldr	r3, [r3, #8]
 8009d0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009d10:	d010      	beq.n	8009d34 <HAL_RCC_ClockConfig+0xe4>
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	689b      	ldr	r3, [r3, #8]
 8009d16:	2bd0      	cmp	r3, #208	@ 0xd0
 8009d18:	d00c      	beq.n	8009d34 <HAL_RCC_ClockConfig+0xe4>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	689b      	ldr	r3, [r3, #8]
 8009d1e:	2be0      	cmp	r3, #224	@ 0xe0
 8009d20:	d008      	beq.n	8009d34 <HAL_RCC_ClockConfig+0xe4>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	689b      	ldr	r3, [r3, #8]
 8009d26:	2bf0      	cmp	r3, #240	@ 0xf0
 8009d28:	d004      	beq.n	8009d34 <HAL_RCC_ClockConfig+0xe4>
 8009d2a:	f240 4172 	movw	r1, #1138	@ 0x472
 8009d2e:	4855      	ldr	r0, [pc, #340]	@ (8009e84 <HAL_RCC_ClockConfig+0x234>)
 8009d30:	f7fc ff68 	bl	8006c04 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	689a      	ldr	r2, [r3, #8]
 8009d38:	4b54      	ldr	r3, [pc, #336]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009d3a:	689b      	ldr	r3, [r3, #8]
 8009d3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d908      	bls.n	8009d56 <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009d44:	4b51      	ldr	r3, [pc, #324]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009d46:	689b      	ldr	r3, [r3, #8]
 8009d48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	689b      	ldr	r3, [r3, #8]
 8009d50:	494e      	ldr	r1, [pc, #312]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009d52:	4313      	orrs	r3, r2
 8009d54:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f003 0301 	and.w	r3, r3, #1
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d061      	beq.n	8009e26 <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d010      	beq.n	8009d8c <HAL_RCC_ClockConfig+0x13c>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	685b      	ldr	r3, [r3, #4]
 8009d6e:	2b01      	cmp	r3, #1
 8009d70:	d00c      	beq.n	8009d8c <HAL_RCC_ClockConfig+0x13c>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	685b      	ldr	r3, [r3, #4]
 8009d76:	2b02      	cmp	r3, #2
 8009d78:	d008      	beq.n	8009d8c <HAL_RCC_ClockConfig+0x13c>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	685b      	ldr	r3, [r3, #4]
 8009d7e:	2b03      	cmp	r3, #3
 8009d80:	d004      	beq.n	8009d8c <HAL_RCC_ClockConfig+0x13c>
 8009d82:	f240 417d 	movw	r1, #1149	@ 0x47d
 8009d86:	483f      	ldr	r0, [pc, #252]	@ (8009e84 <HAL_RCC_ClockConfig+0x234>)
 8009d88:	f7fc ff3c 	bl	8006c04 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	685b      	ldr	r3, [r3, #4]
 8009d90:	2b03      	cmp	r3, #3
 8009d92:	d107      	bne.n	8009da4 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009d94:	4b3d      	ldr	r3, [pc, #244]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d121      	bne.n	8009de4 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 8009da0:	2301      	movs	r3, #1
 8009da2:	e0e6      	b.n	8009f72 <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	2b02      	cmp	r3, #2
 8009daa:	d107      	bne.n	8009dbc <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009dac:	4b37      	ldr	r3, [pc, #220]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d115      	bne.n	8009de4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8009db8:	2301      	movs	r3, #1
 8009dba:	e0da      	b.n	8009f72 <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	685b      	ldr	r3, [r3, #4]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d107      	bne.n	8009dd4 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009dc4:	4b31      	ldr	r3, [pc, #196]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f003 0302 	and.w	r3, r3, #2
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d109      	bne.n	8009de4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8009dd0:	2301      	movs	r3, #1
 8009dd2:	e0ce      	b.n	8009f72 <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009dd4:	4b2d      	ldr	r3, [pc, #180]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d101      	bne.n	8009de4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8009de0:	2301      	movs	r3, #1
 8009de2:	e0c6      	b.n	8009f72 <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009de4:	4b29      	ldr	r3, [pc, #164]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009de6:	689b      	ldr	r3, [r3, #8]
 8009de8:	f023 0203 	bic.w	r2, r3, #3
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	685b      	ldr	r3, [r3, #4]
 8009df0:	4926      	ldr	r1, [pc, #152]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009df2:	4313      	orrs	r3, r2
 8009df4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009df6:	f7fd fd2f 	bl	8007858 <HAL_GetTick>
 8009dfa:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009dfc:	e00a      	b.n	8009e14 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009dfe:	f7fd fd2b 	bl	8007858 <HAL_GetTick>
 8009e02:	4602      	mov	r2, r0
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	1ad3      	subs	r3, r2, r3
 8009e08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d901      	bls.n	8009e14 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 8009e10:	2303      	movs	r3, #3
 8009e12:	e0ae      	b.n	8009f72 <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e14:	4b1d      	ldr	r3, [pc, #116]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009e16:	689b      	ldr	r3, [r3, #8]
 8009e18:	f003 020c 	and.w	r2, r3, #12
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	685b      	ldr	r3, [r3, #4]
 8009e20:	009b      	lsls	r3, r3, #2
 8009e22:	429a      	cmp	r2, r3
 8009e24:	d1eb      	bne.n	8009dfe <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f003 0302 	and.w	r3, r3, #2
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d010      	beq.n	8009e54 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	689a      	ldr	r2, [r3, #8]
 8009e36:	4b15      	ldr	r3, [pc, #84]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009e38:	689b      	ldr	r3, [r3, #8]
 8009e3a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009e3e:	429a      	cmp	r2, r3
 8009e40:	d208      	bcs.n	8009e54 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009e42:	4b12      	ldr	r3, [pc, #72]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009e44:	689b      	ldr	r3, [r3, #8]
 8009e46:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	689b      	ldr	r3, [r3, #8]
 8009e4e:	490f      	ldr	r1, [pc, #60]	@ (8009e8c <HAL_RCC_ClockConfig+0x23c>)
 8009e50:	4313      	orrs	r3, r2
 8009e52:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009e54:	4b0c      	ldr	r3, [pc, #48]	@ (8009e88 <HAL_RCC_ClockConfig+0x238>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f003 0307 	and.w	r3, r3, #7
 8009e5c:	683a      	ldr	r2, [r7, #0]
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	d216      	bcs.n	8009e90 <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e62:	4b09      	ldr	r3, [pc, #36]	@ (8009e88 <HAL_RCC_ClockConfig+0x238>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f023 0207 	bic.w	r2, r3, #7
 8009e6a:	4907      	ldr	r1, [pc, #28]	@ (8009e88 <HAL_RCC_ClockConfig+0x238>)
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e72:	4b05      	ldr	r3, [pc, #20]	@ (8009e88 <HAL_RCC_ClockConfig+0x238>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f003 0307 	and.w	r3, r3, #7
 8009e7a:	683a      	ldr	r2, [r7, #0]
 8009e7c:	429a      	cmp	r2, r3
 8009e7e:	d007      	beq.n	8009e90 <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 8009e80:	2301      	movs	r3, #1
 8009e82:	e076      	b.n	8009f72 <HAL_RCC_ClockConfig+0x322>
 8009e84:	08011a2c 	.word	0x08011a2c
 8009e88:	40022000 	.word	0x40022000
 8009e8c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f003 0304 	and.w	r3, r3, #4
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d025      	beq.n	8009ee8 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	68db      	ldr	r3, [r3, #12]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d018      	beq.n	8009ed6 <HAL_RCC_ClockConfig+0x286>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	68db      	ldr	r3, [r3, #12]
 8009ea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009eac:	d013      	beq.n	8009ed6 <HAL_RCC_ClockConfig+0x286>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	68db      	ldr	r3, [r3, #12]
 8009eb2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009eb6:	d00e      	beq.n	8009ed6 <HAL_RCC_ClockConfig+0x286>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	68db      	ldr	r3, [r3, #12]
 8009ebc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009ec0:	d009      	beq.n	8009ed6 <HAL_RCC_ClockConfig+0x286>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	68db      	ldr	r3, [r3, #12]
 8009ec6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009eca:	d004      	beq.n	8009ed6 <HAL_RCC_ClockConfig+0x286>
 8009ecc:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 8009ed0:	482a      	ldr	r0, [pc, #168]	@ (8009f7c <HAL_RCC_ClockConfig+0x32c>)
 8009ed2:	f7fc fe97 	bl	8006c04 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009ed6:	4b2a      	ldr	r3, [pc, #168]	@ (8009f80 <HAL_RCC_ClockConfig+0x330>)
 8009ed8:	689b      	ldr	r3, [r3, #8]
 8009eda:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	68db      	ldr	r3, [r3, #12]
 8009ee2:	4927      	ldr	r1, [pc, #156]	@ (8009f80 <HAL_RCC_ClockConfig+0x330>)
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f003 0308 	and.w	r3, r3, #8
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d026      	beq.n	8009f42 <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	691b      	ldr	r3, [r3, #16]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d018      	beq.n	8009f2e <HAL_RCC_ClockConfig+0x2de>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	691b      	ldr	r3, [r3, #16]
 8009f00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f04:	d013      	beq.n	8009f2e <HAL_RCC_ClockConfig+0x2de>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009f0e:	d00e      	beq.n	8009f2e <HAL_RCC_ClockConfig+0x2de>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	691b      	ldr	r3, [r3, #16]
 8009f14:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009f18:	d009      	beq.n	8009f2e <HAL_RCC_ClockConfig+0x2de>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	691b      	ldr	r3, [r3, #16]
 8009f1e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009f22:	d004      	beq.n	8009f2e <HAL_RCC_ClockConfig+0x2de>
 8009f24:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 8009f28:	4814      	ldr	r0, [pc, #80]	@ (8009f7c <HAL_RCC_ClockConfig+0x32c>)
 8009f2a:	f7fc fe6b 	bl	8006c04 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009f2e:	4b14      	ldr	r3, [pc, #80]	@ (8009f80 <HAL_RCC_ClockConfig+0x330>)
 8009f30:	689b      	ldr	r3, [r3, #8]
 8009f32:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	691b      	ldr	r3, [r3, #16]
 8009f3a:	00db      	lsls	r3, r3, #3
 8009f3c:	4910      	ldr	r1, [pc, #64]	@ (8009f80 <HAL_RCC_ClockConfig+0x330>)
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009f42:	f000 f825 	bl	8009f90 <HAL_RCC_GetSysClockFreq>
 8009f46:	4602      	mov	r2, r0
 8009f48:	4b0d      	ldr	r3, [pc, #52]	@ (8009f80 <HAL_RCC_ClockConfig+0x330>)
 8009f4a:	689b      	ldr	r3, [r3, #8]
 8009f4c:	091b      	lsrs	r3, r3, #4
 8009f4e:	f003 030f 	and.w	r3, r3, #15
 8009f52:	490c      	ldr	r1, [pc, #48]	@ (8009f84 <HAL_RCC_ClockConfig+0x334>)
 8009f54:	5ccb      	ldrb	r3, [r1, r3]
 8009f56:	f003 031f 	and.w	r3, r3, #31
 8009f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8009f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8009f88 <HAL_RCC_ClockConfig+0x338>)
 8009f60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009f62:	4b0a      	ldr	r3, [pc, #40]	@ (8009f8c <HAL_RCC_ClockConfig+0x33c>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7fd fc26 	bl	80077b8 <HAL_InitTick>
 8009f6c:	4603      	mov	r3, r0
 8009f6e:	72fb      	strb	r3, [r7, #11]

  return status;
 8009f70:	7afb      	ldrb	r3, [r7, #11]
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3710      	adds	r7, #16
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}
 8009f7a:	bf00      	nop
 8009f7c:	08011a2c 	.word	0x08011a2c
 8009f80:	40021000 	.word	0x40021000
 8009f84:	08011c08 	.word	0x08011c08
 8009f88:	20000024 	.word	0x20000024
 8009f8c:	20000028 	.word	0x20000028

08009f90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f90:	b480      	push	{r7}
 8009f92:	b089      	sub	sp, #36	@ 0x24
 8009f94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8009f96:	2300      	movs	r3, #0
 8009f98:	61fb      	str	r3, [r7, #28]
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009f9e:	4b3e      	ldr	r3, [pc, #248]	@ (800a098 <HAL_RCC_GetSysClockFreq+0x108>)
 8009fa0:	689b      	ldr	r3, [r3, #8]
 8009fa2:	f003 030c 	and.w	r3, r3, #12
 8009fa6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009fa8:	4b3b      	ldr	r3, [pc, #236]	@ (800a098 <HAL_RCC_GetSysClockFreq+0x108>)
 8009faa:	68db      	ldr	r3, [r3, #12]
 8009fac:	f003 0303 	and.w	r3, r3, #3
 8009fb0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d005      	beq.n	8009fc4 <HAL_RCC_GetSysClockFreq+0x34>
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	2b0c      	cmp	r3, #12
 8009fbc:	d121      	bne.n	800a002 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	d11e      	bne.n	800a002 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009fc4:	4b34      	ldr	r3, [pc, #208]	@ (800a098 <HAL_RCC_GetSysClockFreq+0x108>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f003 0308 	and.w	r3, r3, #8
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d107      	bne.n	8009fe0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009fd0:	4b31      	ldr	r3, [pc, #196]	@ (800a098 <HAL_RCC_GetSysClockFreq+0x108>)
 8009fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009fd6:	0a1b      	lsrs	r3, r3, #8
 8009fd8:	f003 030f 	and.w	r3, r3, #15
 8009fdc:	61fb      	str	r3, [r7, #28]
 8009fde:	e005      	b.n	8009fec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009fe0:	4b2d      	ldr	r3, [pc, #180]	@ (800a098 <HAL_RCC_GetSysClockFreq+0x108>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	091b      	lsrs	r3, r3, #4
 8009fe6:	f003 030f 	and.w	r3, r3, #15
 8009fea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009fec:	4a2b      	ldr	r2, [pc, #172]	@ (800a09c <HAL_RCC_GetSysClockFreq+0x10c>)
 8009fee:	69fb      	ldr	r3, [r7, #28]
 8009ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ff4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d10d      	bne.n	800a018 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009ffc:	69fb      	ldr	r3, [r7, #28]
 8009ffe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a000:	e00a      	b.n	800a018 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a002:	693b      	ldr	r3, [r7, #16]
 800a004:	2b04      	cmp	r3, #4
 800a006:	d102      	bne.n	800a00e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a008:	4b25      	ldr	r3, [pc, #148]	@ (800a0a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a00a:	61bb      	str	r3, [r7, #24]
 800a00c:	e004      	b.n	800a018 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	2b08      	cmp	r3, #8
 800a012:	d101      	bne.n	800a018 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a014:	4b23      	ldr	r3, [pc, #140]	@ (800a0a4 <HAL_RCC_GetSysClockFreq+0x114>)
 800a016:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	2b0c      	cmp	r3, #12
 800a01c:	d134      	bne.n	800a088 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a01e:	4b1e      	ldr	r3, [pc, #120]	@ (800a098 <HAL_RCC_GetSysClockFreq+0x108>)
 800a020:	68db      	ldr	r3, [r3, #12]
 800a022:	f003 0303 	and.w	r3, r3, #3
 800a026:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	2b02      	cmp	r3, #2
 800a02c:	d003      	beq.n	800a036 <HAL_RCC_GetSysClockFreq+0xa6>
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	2b03      	cmp	r3, #3
 800a032:	d003      	beq.n	800a03c <HAL_RCC_GetSysClockFreq+0xac>
 800a034:	e005      	b.n	800a042 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a036:	4b1a      	ldr	r3, [pc, #104]	@ (800a0a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a038:	617b      	str	r3, [r7, #20]
      break;
 800a03a:	e005      	b.n	800a048 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a03c:	4b19      	ldr	r3, [pc, #100]	@ (800a0a4 <HAL_RCC_GetSysClockFreq+0x114>)
 800a03e:	617b      	str	r3, [r7, #20]
      break;
 800a040:	e002      	b.n	800a048 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a042:	69fb      	ldr	r3, [r7, #28]
 800a044:	617b      	str	r3, [r7, #20]
      break;
 800a046:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a048:	4b13      	ldr	r3, [pc, #76]	@ (800a098 <HAL_RCC_GetSysClockFreq+0x108>)
 800a04a:	68db      	ldr	r3, [r3, #12]
 800a04c:	091b      	lsrs	r3, r3, #4
 800a04e:	f003 0307 	and.w	r3, r3, #7
 800a052:	3301      	adds	r3, #1
 800a054:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a056:	4b10      	ldr	r3, [pc, #64]	@ (800a098 <HAL_RCC_GetSysClockFreq+0x108>)
 800a058:	68db      	ldr	r3, [r3, #12]
 800a05a:	0a1b      	lsrs	r3, r3, #8
 800a05c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a060:	697a      	ldr	r2, [r7, #20]
 800a062:	fb03 f202 	mul.w	r2, r3, r2
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	fbb2 f3f3 	udiv	r3, r2, r3
 800a06c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a06e:	4b0a      	ldr	r3, [pc, #40]	@ (800a098 <HAL_RCC_GetSysClockFreq+0x108>)
 800a070:	68db      	ldr	r3, [r3, #12]
 800a072:	0e5b      	lsrs	r3, r3, #25
 800a074:	f003 0303 	and.w	r3, r3, #3
 800a078:	3301      	adds	r3, #1
 800a07a:	005b      	lsls	r3, r3, #1
 800a07c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a07e:	697a      	ldr	r2, [r7, #20]
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	fbb2 f3f3 	udiv	r3, r2, r3
 800a086:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a088:	69bb      	ldr	r3, [r7, #24]
}
 800a08a:	4618      	mov	r0, r3
 800a08c:	3724      	adds	r7, #36	@ 0x24
 800a08e:	46bd      	mov	sp, r7
 800a090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a094:	4770      	bx	lr
 800a096:	bf00      	nop
 800a098:	40021000 	.word	0x40021000
 800a09c:	08011c20 	.word	0x08011c20
 800a0a0:	00f42400 	.word	0x00f42400
 800a0a4:	007a1200 	.word	0x007a1200

0800a0a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a0ac:	4b03      	ldr	r3, [pc, #12]	@ (800a0bc <HAL_RCC_GetHCLKFreq+0x14>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b8:	4770      	bx	lr
 800a0ba:	bf00      	nop
 800a0bc:	20000024 	.word	0x20000024

0800a0c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a0c4:	f7ff fff0 	bl	800a0a8 <HAL_RCC_GetHCLKFreq>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	4b06      	ldr	r3, [pc, #24]	@ (800a0e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	0a1b      	lsrs	r3, r3, #8
 800a0d0:	f003 0307 	and.w	r3, r3, #7
 800a0d4:	4904      	ldr	r1, [pc, #16]	@ (800a0e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a0d6:	5ccb      	ldrb	r3, [r1, r3]
 800a0d8:	f003 031f 	and.w	r3, r3, #31
 800a0dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	bd80      	pop	{r7, pc}
 800a0e4:	40021000 	.word	0x40021000
 800a0e8:	08011c18 	.word	0x08011c18

0800a0ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a0f0:	f7ff ffda 	bl	800a0a8 <HAL_RCC_GetHCLKFreq>
 800a0f4:	4602      	mov	r2, r0
 800a0f6:	4b06      	ldr	r3, [pc, #24]	@ (800a110 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	0adb      	lsrs	r3, r3, #11
 800a0fc:	f003 0307 	and.w	r3, r3, #7
 800a100:	4904      	ldr	r1, [pc, #16]	@ (800a114 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a102:	5ccb      	ldrb	r3, [r1, r3]
 800a104:	f003 031f 	and.w	r3, r3, #31
 800a108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	bd80      	pop	{r7, pc}
 800a110:	40021000 	.word	0x40021000
 800a114:	08011c18 	.word	0x08011c18

0800a118 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b086      	sub	sp, #24
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a120:	2300      	movs	r3, #0
 800a122:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a124:	4b2a      	ldr	r3, [pc, #168]	@ (800a1d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a128:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d003      	beq.n	800a138 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a130:	f7ff f81c 	bl	800916c <HAL_PWREx_GetVoltageRange>
 800a134:	6178      	str	r0, [r7, #20]
 800a136:	e014      	b.n	800a162 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a138:	4b25      	ldr	r3, [pc, #148]	@ (800a1d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a13a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a13c:	4a24      	ldr	r2, [pc, #144]	@ (800a1d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a13e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a142:	6593      	str	r3, [r2, #88]	@ 0x58
 800a144:	4b22      	ldr	r3, [pc, #136]	@ (800a1d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a148:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a14c:	60fb      	str	r3, [r7, #12]
 800a14e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a150:	f7ff f80c 	bl	800916c <HAL_PWREx_GetVoltageRange>
 800a154:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a156:	4b1e      	ldr	r3, [pc, #120]	@ (800a1d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a15a:	4a1d      	ldr	r2, [pc, #116]	@ (800a1d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a15c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a160:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a168:	d10b      	bne.n	800a182 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2b80      	cmp	r3, #128	@ 0x80
 800a16e:	d919      	bls.n	800a1a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2ba0      	cmp	r3, #160	@ 0xa0
 800a174:	d902      	bls.n	800a17c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a176:	2302      	movs	r3, #2
 800a178:	613b      	str	r3, [r7, #16]
 800a17a:	e013      	b.n	800a1a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a17c:	2301      	movs	r3, #1
 800a17e:	613b      	str	r3, [r7, #16]
 800a180:	e010      	b.n	800a1a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2b80      	cmp	r3, #128	@ 0x80
 800a186:	d902      	bls.n	800a18e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800a188:	2303      	movs	r3, #3
 800a18a:	613b      	str	r3, [r7, #16]
 800a18c:	e00a      	b.n	800a1a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2b80      	cmp	r3, #128	@ 0x80
 800a192:	d102      	bne.n	800a19a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a194:	2302      	movs	r3, #2
 800a196:	613b      	str	r3, [r7, #16]
 800a198:	e004      	b.n	800a1a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2b70      	cmp	r3, #112	@ 0x70
 800a19e:	d101      	bne.n	800a1a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a1a4:	4b0b      	ldr	r3, [pc, #44]	@ (800a1d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f023 0207 	bic.w	r2, r3, #7
 800a1ac:	4909      	ldr	r1, [pc, #36]	@ (800a1d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a1ae:	693b      	ldr	r3, [r7, #16]
 800a1b0:	4313      	orrs	r3, r2
 800a1b2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a1b4:	4b07      	ldr	r3, [pc, #28]	@ (800a1d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f003 0307 	and.w	r3, r3, #7
 800a1bc:	693a      	ldr	r2, [r7, #16]
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d001      	beq.n	800a1c6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	e000      	b.n	800a1c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800a1c6:	2300      	movs	r3, #0
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3718      	adds	r7, #24
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}
 800a1d0:	40021000 	.word	0x40021000
 800a1d4:	40022000 	.word	0x40022000

0800a1d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b086      	sub	sp, #24
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d004      	beq.n	800a1fe <HAL_RCCEx_PeriphCLKConfig+0x26>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1fc:	d303      	bcc.n	800a206 <HAL_RCCEx_PeriphCLKConfig+0x2e>
 800a1fe:	21c9      	movs	r1, #201	@ 0xc9
 800a200:	4889      	ldr	r0, [pc, #548]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a202:	f7fc fcff 	bl	8006c04 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d058      	beq.n	800a2c4 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a216:	2b00      	cmp	r3, #0
 800a218:	d012      	beq.n	800a240 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a21e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a222:	d00d      	beq.n	800a240 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a228:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a22c:	d008      	beq.n	800a240 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a232:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a236:	d003      	beq.n	800a240 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800a238:	21d1      	movs	r1, #209	@ 0xd1
 800a23a:	487b      	ldr	r0, [pc, #492]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a23c:	f7fc fce2 	bl	8006c04 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a244:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a248:	d02a      	beq.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 800a24a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800a24e:	d824      	bhi.n	800a29a <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800a250:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a254:	d008      	beq.n	800a268 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a256:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a25a:	d81e      	bhi.n	800a29a <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d00a      	beq.n	800a276 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800a260:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a264:	d010      	beq.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 800a266:	e018      	b.n	800a29a <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a268:	4b70      	ldr	r3, [pc, #448]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a26a:	68db      	ldr	r3, [r3, #12]
 800a26c:	4a6f      	ldr	r2, [pc, #444]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a26e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a272:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a274:	e015      	b.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	3304      	adds	r3, #4
 800a27a:	2100      	movs	r1, #0
 800a27c:	4618      	mov	r0, r3
 800a27e:	f000 fc69 	bl	800ab54 <RCCEx_PLLSAI1_Config>
 800a282:	4603      	mov	r3, r0
 800a284:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a286:	e00c      	b.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	3320      	adds	r3, #32
 800a28c:	2100      	movs	r1, #0
 800a28e:	4618      	mov	r0, r3
 800a290:	f000 fde0 	bl	800ae54 <RCCEx_PLLSAI2_Config>
 800a294:	4603      	mov	r3, r0
 800a296:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a298:	e003      	b.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a29a:	2301      	movs	r3, #1
 800a29c:	74fb      	strb	r3, [r7, #19]
      break;
 800a29e:	e000      	b.n	800a2a2 <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 800a2a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a2a2:	7cfb      	ldrb	r3, [r7, #19]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d10b      	bne.n	800a2c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a2a8:	4b60      	ldr	r3, [pc, #384]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a2aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a2b6:	495d      	ldr	r1, [pc, #372]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a2b8:	4313      	orrs	r3, r2
 800a2ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800a2be:	e001      	b.n	800a2c4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2c0:	7cfb      	ldrb	r3, [r7, #19]
 800a2c2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d059      	beq.n	800a384 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d013      	beq.n	800a300 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a2dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a2e0:	d00e      	beq.n	800a300 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a2e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a2ea:	d009      	beq.n	800a300 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a2f0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a2f4:	d004      	beq.n	800a300 <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a2f6:	f240 110f 	movw	r1, #271	@ 0x10f
 800a2fa:	484b      	ldr	r0, [pc, #300]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a2fc:	f7fc fc82 	bl	8006c04 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a304:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a308:	d02a      	beq.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x188>
 800a30a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a30e:	d824      	bhi.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x182>
 800a310:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a314:	d008      	beq.n	800a328 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800a316:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a31a:	d81e      	bhi.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x182>
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d00a      	beq.n	800a336 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800a320:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a324:	d010      	beq.n	800a348 <HAL_RCCEx_PeriphCLKConfig+0x170>
 800a326:	e018      	b.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a328:	4b40      	ldr	r3, [pc, #256]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a32a:	68db      	ldr	r3, [r3, #12]
 800a32c:	4a3f      	ldr	r2, [pc, #252]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a32e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a332:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a334:	e015      	b.n	800a362 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	3304      	adds	r3, #4
 800a33a:	2100      	movs	r1, #0
 800a33c:	4618      	mov	r0, r3
 800a33e:	f000 fc09 	bl	800ab54 <RCCEx_PLLSAI1_Config>
 800a342:	4603      	mov	r3, r0
 800a344:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a346:	e00c      	b.n	800a362 <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	3320      	adds	r3, #32
 800a34c:	2100      	movs	r1, #0
 800a34e:	4618      	mov	r0, r3
 800a350:	f000 fd80 	bl	800ae54 <RCCEx_PLLSAI2_Config>
 800a354:	4603      	mov	r3, r0
 800a356:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a358:	e003      	b.n	800a362 <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	74fb      	strb	r3, [r7, #19]
      break;
 800a35e:	e000      	b.n	800a362 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 800a360:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a362:	7cfb      	ldrb	r3, [r7, #19]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d10b      	bne.n	800a380 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a368:	4b30      	ldr	r3, [pc, #192]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a36a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a36e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a376:	492d      	ldr	r1, [pc, #180]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a378:	4313      	orrs	r3, r2
 800a37a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800a37e:	e001      	b.n	800a384 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a380:	7cfb      	ldrb	r3, [r7, #19]
 800a382:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	f000 80c2 	beq.w	800a516 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a392:	2300      	movs	r3, #0
 800a394:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d016      	beq.n	800a3ce <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a3a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3aa:	d010      	beq.n	800a3ce <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a3b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3b6:	d00a      	beq.n	800a3ce <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a3be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a3c2:	d004      	beq.n	800a3ce <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a3c4:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 800a3c8:	4817      	ldr	r0, [pc, #92]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a3ca:	f7fc fc1b 	bl	8006c04 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a3ce:	4b17      	ldr	r3, [pc, #92]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a3d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d101      	bne.n	800a3de <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a3da:	2301      	movs	r3, #1
 800a3dc:	e000      	b.n	800a3e0 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800a3de:	2300      	movs	r3, #0
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d00d      	beq.n	800a400 <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a3e4:	4b11      	ldr	r3, [pc, #68]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a3e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3e8:	4a10      	ldr	r2, [pc, #64]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a3ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a3ee:	6593      	str	r3, [r2, #88]	@ 0x58
 800a3f0:	4b0e      	ldr	r3, [pc, #56]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a3f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a3f8:	60bb      	str	r3, [r7, #8]
 800a3fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a400:	4b0b      	ldr	r3, [pc, #44]	@ (800a430 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	4a0a      	ldr	r2, [pc, #40]	@ (800a430 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a406:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a40a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a40c:	f7fd fa24 	bl	8007858 <HAL_GetTick>
 800a410:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a412:	e00f      	b.n	800a434 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a414:	f7fd fa20 	bl	8007858 <HAL_GetTick>
 800a418:	4602      	mov	r2, r0
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	1ad3      	subs	r3, r2, r3
 800a41e:	2b02      	cmp	r3, #2
 800a420:	d908      	bls.n	800a434 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 800a422:	2303      	movs	r3, #3
 800a424:	74fb      	strb	r3, [r7, #19]
        break;
 800a426:	e00b      	b.n	800a440 <HAL_RCCEx_PeriphCLKConfig+0x268>
 800a428:	08011a64 	.word	0x08011a64
 800a42c:	40021000 	.word	0x40021000
 800a430:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a434:	4b30      	ldr	r3, [pc, #192]	@ (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d0e9      	beq.n	800a414 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 800a440:	7cfb      	ldrb	r3, [r7, #19]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d15c      	bne.n	800a500 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a446:	4b2d      	ldr	r3, [pc, #180]	@ (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a44c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a450:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a452:	697b      	ldr	r3, [r7, #20]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d01f      	beq.n	800a498 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a45e:	697a      	ldr	r2, [r7, #20]
 800a460:	429a      	cmp	r2, r3
 800a462:	d019      	beq.n	800a498 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a464:	4b25      	ldr	r3, [pc, #148]	@ (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a46a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a46e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a470:	4b22      	ldr	r3, [pc, #136]	@ (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a476:	4a21      	ldr	r2, [pc, #132]	@ (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a478:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a47c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a480:	4b1e      	ldr	r3, [pc, #120]	@ (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a486:	4a1d      	ldr	r2, [pc, #116]	@ (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a488:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a48c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a490:	4a1a      	ldr	r2, [pc, #104]	@ (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a498:	697b      	ldr	r3, [r7, #20]
 800a49a:	f003 0301 	and.w	r3, r3, #1
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d016      	beq.n	800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4a2:	f7fd f9d9 	bl	8007858 <HAL_GetTick>
 800a4a6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a4a8:	e00b      	b.n	800a4c2 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a4aa:	f7fd f9d5 	bl	8007858 <HAL_GetTick>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	1ad3      	subs	r3, r2, r3
 800a4b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d902      	bls.n	800a4c2 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 800a4bc:	2303      	movs	r3, #3
 800a4be:	74fb      	strb	r3, [r7, #19]
            break;
 800a4c0:	e006      	b.n	800a4d0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a4c2:	4b0e      	ldr	r3, [pc, #56]	@ (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a4c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4c8:	f003 0302 	and.w	r3, r3, #2
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d0ec      	beq.n	800a4aa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 800a4d0:	7cfb      	ldrb	r3, [r7, #19]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d10c      	bne.n	800a4f0 <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a4d6:	4b09      	ldr	r3, [pc, #36]	@ (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a4d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a4dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4e6:	4905      	ldr	r1, [pc, #20]	@ (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a4e8:	4313      	orrs	r3, r2
 800a4ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a4ee:	e009      	b.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a4f0:	7cfb      	ldrb	r3, [r7, #19]
 800a4f2:	74bb      	strb	r3, [r7, #18]
 800a4f4:	e006      	b.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 800a4f6:	bf00      	nop
 800a4f8:	40007000 	.word	0x40007000
 800a4fc:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a500:	7cfb      	ldrb	r3, [r7, #19]
 800a502:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a504:	7c7b      	ldrb	r3, [r7, #17]
 800a506:	2b01      	cmp	r3, #1
 800a508:	d105      	bne.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a50a:	4b8d      	ldr	r3, [pc, #564]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a50c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a50e:	4a8c      	ldr	r2, [pc, #560]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a510:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a514:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f003 0301 	and.w	r3, r3, #1
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d01f      	beq.n	800a562 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a526:	2b00      	cmp	r3, #0
 800a528:	d010      	beq.n	800a54c <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a52e:	2b01      	cmp	r3, #1
 800a530:	d00c      	beq.n	800a54c <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a536:	2b03      	cmp	r3, #3
 800a538:	d008      	beq.n	800a54c <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a53e:	2b02      	cmp	r3, #2
 800a540:	d004      	beq.n	800a54c <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a542:	f240 1199 	movw	r1, #409	@ 0x199
 800a546:	487f      	ldr	r0, [pc, #508]	@ (800a744 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a548:	f7fc fb5c 	bl	8006c04 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a54c:	4b7c      	ldr	r3, [pc, #496]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a54e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a552:	f023 0203 	bic.w	r2, r3, #3
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a55a:	4979      	ldr	r1, [pc, #484]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a55c:	4313      	orrs	r3, r2
 800a55e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f003 0302 	and.w	r3, r3, #2
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d01f      	beq.n	800a5ae <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a572:	2b00      	cmp	r3, #0
 800a574:	d010      	beq.n	800a598 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a57a:	2b04      	cmp	r3, #4
 800a57c:	d00c      	beq.n	800a598 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a582:	2b0c      	cmp	r3, #12
 800a584:	d008      	beq.n	800a598 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a58a:	2b08      	cmp	r3, #8
 800a58c:	d004      	beq.n	800a598 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a58e:	f240 11a3 	movw	r1, #419	@ 0x1a3
 800a592:	486c      	ldr	r0, [pc, #432]	@ (800a744 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a594:	f7fc fb36 	bl	8006c04 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a598:	4b69      	ldr	r3, [pc, #420]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a59a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a59e:	f023 020c 	bic.w	r2, r3, #12
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5a6:	4966      	ldr	r1, [pc, #408]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a5a8:	4313      	orrs	r3, r2
 800a5aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f003 0304 	and.w	r3, r3, #4
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d01f      	beq.n	800a5fa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d010      	beq.n	800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5c6:	2b10      	cmp	r3, #16
 800a5c8:	d00c      	beq.n	800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5ce:	2b30      	cmp	r3, #48	@ 0x30
 800a5d0:	d008      	beq.n	800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5d6:	2b20      	cmp	r3, #32
 800a5d8:	d004      	beq.n	800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a5da:	f240 11af 	movw	r1, #431	@ 0x1af
 800a5de:	4859      	ldr	r0, [pc, #356]	@ (800a744 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a5e0:	f7fc fb10 	bl	8006c04 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a5e4:	4b56      	ldr	r3, [pc, #344]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a5e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5ea:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5f2:	4953      	ldr	r1, [pc, #332]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a5f4:	4313      	orrs	r3, r2
 800a5f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	f003 0308 	and.w	r3, r3, #8
 800a602:	2b00      	cmp	r3, #0
 800a604:	d01f      	beq.n	800a646 <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d010      	beq.n	800a630 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a612:	2b40      	cmp	r3, #64	@ 0x40
 800a614:	d00c      	beq.n	800a630 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a61a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a61c:	d008      	beq.n	800a630 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a622:	2b80      	cmp	r3, #128	@ 0x80
 800a624:	d004      	beq.n	800a630 <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a626:	f240 11bd 	movw	r1, #445	@ 0x1bd
 800a62a:	4846      	ldr	r0, [pc, #280]	@ (800a744 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a62c:	f7fc faea 	bl	8006c04 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a630:	4b43      	ldr	r3, [pc, #268]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a636:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a63e:	4940      	ldr	r1, [pc, #256]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a640:	4313      	orrs	r3, r2
 800a642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f003 0310 	and.w	r3, r3, #16
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d022      	beq.n	800a698 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a656:	2b00      	cmp	r3, #0
 800a658:	d013      	beq.n	800a682 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a65e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a662:	d00e      	beq.n	800a682 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a668:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a66c:	d009      	beq.n	800a682 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a672:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a676:	d004      	beq.n	800a682 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a678:	f240 11cb 	movw	r1, #459	@ 0x1cb
 800a67c:	4831      	ldr	r0, [pc, #196]	@ (800a744 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a67e:	f7fc fac1 	bl	8006c04 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a682:	4b2f      	ldr	r3, [pc, #188]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a688:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a690:	492b      	ldr	r1, [pc, #172]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a692:	4313      	orrs	r3, r2
 800a694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f003 0320 	and.w	r3, r3, #32
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d022      	beq.n	800a6ea <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d013      	beq.n	800a6d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a6b4:	d00e      	beq.n	800a6d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a6be:	d009      	beq.n	800a6d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6c8:	d004      	beq.n	800a6d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a6ca:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800a6ce:	481d      	ldr	r0, [pc, #116]	@ (800a744 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a6d0:	f7fc fa98 	bl	8006c04 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a6d4:	4b1a      	ldr	r3, [pc, #104]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a6d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6e2:	4917      	ldr	r1, [pc, #92]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d028      	beq.n	800a748 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d013      	beq.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a702:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a706:	d00e      	beq.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a70c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a710:	d009      	beq.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a716:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a71a:	d004      	beq.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a71c:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800a720:	4808      	ldr	r0, [pc, #32]	@ (800a744 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a722:	f7fc fa6f 	bl	8006c04 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a726:	4b06      	ldr	r3, [pc, #24]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a72c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a734:	4902      	ldr	r1, [pc, #8]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a736:	4313      	orrs	r3, r2
 800a738:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800a73c:	e004      	b.n	800a748 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800a73e:	bf00      	nop
 800a740:	40021000 	.word	0x40021000
 800a744:	08011a64 	.word	0x08011a64
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a750:	2b00      	cmp	r3, #0
 800a752:	d022      	beq.n	800a79a <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d013      	beq.n	800a784 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a760:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a764:	d00e      	beq.n	800a784 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a76a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a76e:	d009      	beq.n	800a784 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a774:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a778:	d004      	beq.n	800a784 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a77a:	f240 11e7 	movw	r1, #487	@ 0x1e7
 800a77e:	489e      	ldr	r0, [pc, #632]	@ (800a9f8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a780:	f7fc fa40 	bl	8006c04 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a784:	4b9d      	ldr	r3, [pc, #628]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a78a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a792:	499a      	ldr	r1, [pc, #616]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a794:	4313      	orrs	r3, r2
 800a796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d01d      	beq.n	800a7e2 <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d00e      	beq.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a7b6:	d009      	beq.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a7c0:	d004      	beq.n	800a7cc <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800a7c2:	f240 11ef 	movw	r1, #495	@ 0x1ef
 800a7c6:	488c      	ldr	r0, [pc, #560]	@ (800a9f8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a7c8:	f7fc fa1c 	bl	8006c04 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a7cc:	4b8b      	ldr	r3, [pc, #556]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a7ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7d2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7da:	4988      	ldr	r1, [pc, #544]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a7dc:	4313      	orrs	r3, r2
 800a7de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d01d      	beq.n	800a82a <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d00e      	beq.n	800a814 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a7fe:	d009      	beq.n	800a814 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a804:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a808:	d004      	beq.n	800a814 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800a80a:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800a80e:	487a      	ldr	r0, [pc, #488]	@ (800a9f8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a810:	f7fc f9f8 	bl	8006c04 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a814:	4b79      	ldr	r3, [pc, #484]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a81a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a822:	4976      	ldr	r1, [pc, #472]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a824:	4313      	orrs	r3, r2
 800a826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a832:	2b00      	cmp	r3, #0
 800a834:	d01d      	beq.n	800a872 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d00e      	beq.n	800a85c <HAL_RCCEx_PeriphCLKConfig+0x684>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a842:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a846:	d009      	beq.n	800a85c <HAL_RCCEx_PeriphCLKConfig+0x684>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a84c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a850:	d004      	beq.n	800a85c <HAL_RCCEx_PeriphCLKConfig+0x684>
 800a852:	f240 2107 	movw	r1, #519	@ 0x207
 800a856:	4868      	ldr	r0, [pc, #416]	@ (800a9f8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a858:	f7fc f9d4 	bl	8006c04 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a85c:	4b67      	ldr	r3, [pc, #412]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a85e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a862:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a86a:	4964      	ldr	r1, [pc, #400]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a86c:	4313      	orrs	r3, r2
 800a86e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d040      	beq.n	800a900 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a882:	2b00      	cmp	r3, #0
 800a884:	d013      	beq.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a88a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a88e:	d00e      	beq.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a894:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a898:	d009      	beq.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a89e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a8a2:	d004      	beq.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a8a4:	f44f 7108 	mov.w	r1, #544	@ 0x220
 800a8a8:	4853      	ldr	r0, [pc, #332]	@ (800a9f8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a8aa:	f7fc f9ab 	bl	8006c04 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a8ae:	4b53      	ldr	r3, [pc, #332]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a8b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8b4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a8bc:	494f      	ldr	r1, [pc, #316]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a8be:	4313      	orrs	r3, r2
 800a8c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a8c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a8cc:	d106      	bne.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a8ce:	4b4b      	ldr	r3, [pc, #300]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a8d0:	68db      	ldr	r3, [r3, #12]
 800a8d2:	4a4a      	ldr	r2, [pc, #296]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a8d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a8d8:	60d3      	str	r3, [r2, #12]
 800a8da:	e011      	b.n	800a900 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a8e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a8e4:	d10c      	bne.n	800a900 <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	3304      	adds	r3, #4
 800a8ea:	2101      	movs	r1, #1
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	f000 f931 	bl	800ab54 <RCCEx_PLLSAI1_Config>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a8f6:	7cfb      	ldrb	r3, [r7, #19]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d001      	beq.n	800a900 <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 800a8fc:	7cfb      	ldrb	r3, [r7, #19]
 800a8fe:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d040      	beq.n	800a98e <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a910:	2b00      	cmp	r3, #0
 800a912:	d013      	beq.n	800a93c <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a918:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a91c:	d00e      	beq.n	800a93c <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a922:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a926:	d009      	beq.n	800a93c <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a92c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a930:	d004      	beq.n	800a93c <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a932:	f240 2141 	movw	r1, #577	@ 0x241
 800a936:	4830      	ldr	r0, [pc, #192]	@ (800a9f8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a938:	f7fc f964 	bl	8006c04 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a93c:	4b2f      	ldr	r3, [pc, #188]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a93e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a942:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a94a:	492c      	ldr	r1, [pc, #176]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a94c:	4313      	orrs	r3, r2
 800a94e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a956:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a95a:	d106      	bne.n	800a96a <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a95c:	4b27      	ldr	r3, [pc, #156]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a95e:	68db      	ldr	r3, [r3, #12]
 800a960:	4a26      	ldr	r2, [pc, #152]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a962:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a966:	60d3      	str	r3, [r2, #12]
 800a968:	e011      	b.n	800a98e <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a96e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a972:	d10c      	bne.n	800a98e <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	3304      	adds	r3, #4
 800a978:	2101      	movs	r1, #1
 800a97a:	4618      	mov	r0, r3
 800a97c:	f000 f8ea 	bl	800ab54 <RCCEx_PLLSAI1_Config>
 800a980:	4603      	mov	r3, r0
 800a982:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a984:	7cfb      	ldrb	r3, [r7, #19]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d001      	beq.n	800a98e <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 800a98a:	7cfb      	ldrb	r3, [r7, #19]
 800a98c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a996:	2b00      	cmp	r3, #0
 800a998:	d044      	beq.n	800aa24 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d013      	beq.n	800a9ca <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a9aa:	d00e      	beq.n	800a9ca <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a9b4:	d009      	beq.n	800a9ca <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9ba:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a9be:	d004      	beq.n	800a9ca <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a9c0:	f240 2166 	movw	r1, #614	@ 0x266
 800a9c4:	480c      	ldr	r0, [pc, #48]	@ (800a9f8 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a9c6:	f7fc f91d 	bl	8006c04 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a9ca:	4b0c      	ldr	r3, [pc, #48]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a9cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9d8:	4908      	ldr	r1, [pc, #32]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a9e8:	d10a      	bne.n	800aa00 <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a9ea:	4b04      	ldr	r3, [pc, #16]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a9ec:	68db      	ldr	r3, [r3, #12]
 800a9ee:	4a03      	ldr	r2, [pc, #12]	@ (800a9fc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a9f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a9f4:	60d3      	str	r3, [r2, #12]
 800a9f6:	e015      	b.n	800aa24 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800a9f8:	08011a64 	.word	0x08011a64
 800a9fc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aa08:	d10c      	bne.n	800aa24 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	3304      	adds	r3, #4
 800aa0e:	2101      	movs	r1, #1
 800aa10:	4618      	mov	r0, r3
 800aa12:	f000 f89f 	bl	800ab54 <RCCEx_PLLSAI1_Config>
 800aa16:	4603      	mov	r3, r0
 800aa18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800aa1a:	7cfb      	ldrb	r3, [r7, #19]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d001      	beq.n	800aa24 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 800aa20:	7cfb      	ldrb	r3, [r7, #19]
 800aa22:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d047      	beq.n	800aac0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d013      	beq.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aa3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa40:	d00e      	beq.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aa46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa4a:	d009      	beq.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aa50:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800aa54:	d004      	beq.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x888>
 800aa56:	f240 2186 	movw	r1, #646	@ 0x286
 800aa5a:	483c      	ldr	r0, [pc, #240]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800aa5c:	f7fc f8d2 	bl	8006c04 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800aa60:	4b3b      	ldr	r3, [pc, #236]	@ (800ab50 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800aa62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa66:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aa6e:	4938      	ldr	r1, [pc, #224]	@ (800ab50 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800aa70:	4313      	orrs	r3, r2
 800aa72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aa7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa7e:	d10d      	bne.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	3304      	adds	r3, #4
 800aa84:	2102      	movs	r1, #2
 800aa86:	4618      	mov	r0, r3
 800aa88:	f000 f864 	bl	800ab54 <RCCEx_PLLSAI1_Config>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800aa90:	7cfb      	ldrb	r3, [r7, #19]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d014      	beq.n	800aac0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800aa96:	7cfb      	ldrb	r3, [r7, #19]
 800aa98:	74bb      	strb	r3, [r7, #18]
 800aa9a:	e011      	b.n	800aac0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aaa0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aaa4:	d10c      	bne.n	800aac0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	3320      	adds	r3, #32
 800aaaa:	2102      	movs	r1, #2
 800aaac:	4618      	mov	r0, r3
 800aaae:	f000 f9d1 	bl	800ae54 <RCCEx_PLLSAI2_Config>
 800aab2:	4603      	mov	r3, r0
 800aab4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800aab6:	7cfb      	ldrb	r3, [r7, #19]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d001      	beq.n	800aac0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800aabc:	7cfb      	ldrb	r3, [r7, #19]
 800aabe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d018      	beq.n	800aafe <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d009      	beq.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aad8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aadc:	d004      	beq.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800aade:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800aae2:	481a      	ldr	r0, [pc, #104]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800aae4:	f7fc f88e 	bl	8006c04 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800aae8:	4b19      	ldr	r3, [pc, #100]	@ (800ab50 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800aaea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaee:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aaf6:	4916      	ldr	r1, [pc, #88]	@ (800ab50 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d01b      	beq.n	800ab42 <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d00a      	beq.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x952>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab1e:	d004      	beq.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x952>
 800ab20:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800ab24:	4809      	ldr	r0, [pc, #36]	@ (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800ab26:	f7fc f86d 	bl	8006c04 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ab2a:	4b09      	ldr	r3, [pc, #36]	@ (800ab50 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800ab2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab30:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab3a:	4905      	ldr	r1, [pc, #20]	@ (800ab50 <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800ab3c:	4313      	orrs	r3, r2
 800ab3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800ab42:	7cbb      	ldrb	r3, [r7, #18]
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3718      	adds	r7, #24
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}
 800ab4c:	08011a64 	.word	0x08011a64
 800ab50:	40021000 	.word	0x40021000

0800ab54 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
 800ab5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d010      	beq.n	800ab8c <RCCEx_PLLSAI1_Config+0x38>
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	2b01      	cmp	r3, #1
 800ab70:	d00c      	beq.n	800ab8c <RCCEx_PLLSAI1_Config+0x38>
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	2b02      	cmp	r3, #2
 800ab78:	d008      	beq.n	800ab8c <RCCEx_PLLSAI1_Config+0x38>
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	2b03      	cmp	r3, #3
 800ab80:	d004      	beq.n	800ab8c <RCCEx_PLLSAI1_Config+0x38>
 800ab82:	f640 3162 	movw	r1, #2914	@ 0xb62
 800ab86:	4887      	ldr	r0, [pc, #540]	@ (800ada4 <RCCEx_PLLSAI1_Config+0x250>)
 800ab88:	f7fc f83c 	bl	8006c04 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	685b      	ldr	r3, [r3, #4]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d003      	beq.n	800ab9c <RCCEx_PLLSAI1_Config+0x48>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	685b      	ldr	r3, [r3, #4]
 800ab98:	2b08      	cmp	r3, #8
 800ab9a:	d904      	bls.n	800aba6 <RCCEx_PLLSAI1_Config+0x52>
 800ab9c:	f640 3163 	movw	r1, #2915	@ 0xb63
 800aba0:	4880      	ldr	r0, [pc, #512]	@ (800ada4 <RCCEx_PLLSAI1_Config+0x250>)
 800aba2:	f7fc f82f 	bl	8006c04 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	689b      	ldr	r3, [r3, #8]
 800abaa:	2b07      	cmp	r3, #7
 800abac:	d903      	bls.n	800abb6 <RCCEx_PLLSAI1_Config+0x62>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	689b      	ldr	r3, [r3, #8]
 800abb2:	2b56      	cmp	r3, #86	@ 0x56
 800abb4:	d904      	bls.n	800abc0 <RCCEx_PLLSAI1_Config+0x6c>
 800abb6:	f640 3164 	movw	r1, #2916	@ 0xb64
 800abba:	487a      	ldr	r0, [pc, #488]	@ (800ada4 <RCCEx_PLLSAI1_Config+0x250>)
 800abbc:	f7fc f822 	bl	8006c04 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	699b      	ldr	r3, [r3, #24]
 800abc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d10b      	bne.n	800abe4 <RCCEx_PLLSAI1_Config+0x90>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	699b      	ldr	r3, [r3, #24]
 800abd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d105      	bne.n	800abe4 <RCCEx_PLLSAI1_Config+0x90>
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	699b      	ldr	r3, [r3, #24]
 800abdc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d007      	beq.n	800abf4 <RCCEx_PLLSAI1_Config+0xa0>
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	699b      	ldr	r3, [r3, #24]
 800abe8:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 800abec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d004      	beq.n	800abfe <RCCEx_PLLSAI1_Config+0xaa>
 800abf4:	f640 3165 	movw	r1, #2917	@ 0xb65
 800abf8:	486a      	ldr	r0, [pc, #424]	@ (800ada4 <RCCEx_PLLSAI1_Config+0x250>)
 800abfa:	f7fc f803 	bl	8006c04 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800abfe:	4b6a      	ldr	r3, [pc, #424]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800ac00:	68db      	ldr	r3, [r3, #12]
 800ac02:	f003 0303 	and.w	r3, r3, #3
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d018      	beq.n	800ac3c <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800ac0a:	4b67      	ldr	r3, [pc, #412]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800ac0c:	68db      	ldr	r3, [r3, #12]
 800ac0e:	f003 0203 	and.w	r2, r3, #3
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	429a      	cmp	r2, r3
 800ac18:	d10d      	bne.n	800ac36 <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
       ||
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d009      	beq.n	800ac36 <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800ac22:	4b61      	ldr	r3, [pc, #388]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800ac24:	68db      	ldr	r3, [r3, #12]
 800ac26:	091b      	lsrs	r3, r3, #4
 800ac28:	f003 0307 	and.w	r3, r3, #7
 800ac2c:	1c5a      	adds	r2, r3, #1
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	685b      	ldr	r3, [r3, #4]
       ||
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d047      	beq.n	800acc6 <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 800ac36:	2301      	movs	r3, #1
 800ac38:	73fb      	strb	r3, [r7, #15]
 800ac3a:	e044      	b.n	800acc6 <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	2b03      	cmp	r3, #3
 800ac42:	d018      	beq.n	800ac76 <RCCEx_PLLSAI1_Config+0x122>
 800ac44:	2b03      	cmp	r3, #3
 800ac46:	d825      	bhi.n	800ac94 <RCCEx_PLLSAI1_Config+0x140>
 800ac48:	2b01      	cmp	r3, #1
 800ac4a:	d002      	beq.n	800ac52 <RCCEx_PLLSAI1_Config+0xfe>
 800ac4c:	2b02      	cmp	r3, #2
 800ac4e:	d009      	beq.n	800ac64 <RCCEx_PLLSAI1_Config+0x110>
 800ac50:	e020      	b.n	800ac94 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800ac52:	4b55      	ldr	r3, [pc, #340]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f003 0302 	and.w	r3, r3, #2
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d11d      	bne.n	800ac9a <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ac62:	e01a      	b.n	800ac9a <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800ac64:	4b50      	ldr	r3, [pc, #320]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d116      	bne.n	800ac9e <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 800ac70:	2301      	movs	r3, #1
 800ac72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ac74:	e013      	b.n	800ac9e <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ac76:	4b4c      	ldr	r3, [pc, #304]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d10f      	bne.n	800aca2 <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800ac82:	4b49      	ldr	r3, [pc, #292]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d109      	bne.n	800aca2 <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 800ac8e:	2301      	movs	r3, #1
 800ac90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ac92:	e006      	b.n	800aca2 <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 800ac94:	2301      	movs	r3, #1
 800ac96:	73fb      	strb	r3, [r7, #15]
      break;
 800ac98:	e004      	b.n	800aca4 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800ac9a:	bf00      	nop
 800ac9c:	e002      	b.n	800aca4 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800ac9e:	bf00      	nop
 800aca0:	e000      	b.n	800aca4 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800aca2:	bf00      	nop
    }

    if(status == HAL_OK)
 800aca4:	7bfb      	ldrb	r3, [r7, #15]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d10d      	bne.n	800acc6 <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800acaa:	4b3f      	ldr	r3, [pc, #252]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800acac:	68db      	ldr	r3, [r3, #12]
 800acae:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6819      	ldr	r1, [r3, #0]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	3b01      	subs	r3, #1
 800acbc:	011b      	lsls	r3, r3, #4
 800acbe:	430b      	orrs	r3, r1
 800acc0:	4939      	ldr	r1, [pc, #228]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800acc2:	4313      	orrs	r3, r2
 800acc4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800acc6:	7bfb      	ldrb	r3, [r7, #15]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	f040 80ba 	bne.w	800ae42 <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800acce:	4b36      	ldr	r3, [pc, #216]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	4a35      	ldr	r2, [pc, #212]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800acd4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800acd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800acda:	f7fc fdbd 	bl	8007858 <HAL_GetTick>
 800acde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800ace0:	e009      	b.n	800acf6 <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ace2:	f7fc fdb9 	bl	8007858 <HAL_GetTick>
 800ace6:	4602      	mov	r2, r0
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	1ad3      	subs	r3, r2, r3
 800acec:	2b02      	cmp	r3, #2
 800acee:	d902      	bls.n	800acf6 <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 800acf0:	2303      	movs	r3, #3
 800acf2:	73fb      	strb	r3, [r7, #15]
        break;
 800acf4:	e005      	b.n	800ad02 <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800acf6:	4b2c      	ldr	r3, [pc, #176]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d1ef      	bne.n	800ace2 <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 800ad02:	7bfb      	ldrb	r3, [r7, #15]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	f040 809c 	bne.w	800ae42 <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d11e      	bne.n	800ad4e <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	68db      	ldr	r3, [r3, #12]
 800ad14:	2b07      	cmp	r3, #7
 800ad16:	d008      	beq.n	800ad2a <RCCEx_PLLSAI1_Config+0x1d6>
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	68db      	ldr	r3, [r3, #12]
 800ad1c:	2b11      	cmp	r3, #17
 800ad1e:	d004      	beq.n	800ad2a <RCCEx_PLLSAI1_Config+0x1d6>
 800ad20:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800ad24:	481f      	ldr	r0, [pc, #124]	@ (800ada4 <RCCEx_PLLSAI1_Config+0x250>)
 800ad26:	f7fb ff6d 	bl	8006c04 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ad2a:	4b1f      	ldr	r3, [pc, #124]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800ad2c:	691b      	ldr	r3, [r3, #16]
 800ad2e:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800ad32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad36:	687a      	ldr	r2, [r7, #4]
 800ad38:	6892      	ldr	r2, [r2, #8]
 800ad3a:	0211      	lsls	r1, r2, #8
 800ad3c:	687a      	ldr	r2, [r7, #4]
 800ad3e:	68d2      	ldr	r2, [r2, #12]
 800ad40:	0912      	lsrs	r2, r2, #4
 800ad42:	0452      	lsls	r2, r2, #17
 800ad44:	430a      	orrs	r2, r1
 800ad46:	4918      	ldr	r1, [pc, #96]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800ad48:	4313      	orrs	r3, r2
 800ad4a:	610b      	str	r3, [r1, #16]
 800ad4c:	e055      	b.n	800adfa <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	2b01      	cmp	r3, #1
 800ad52:	d12b      	bne.n	800adac <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	691b      	ldr	r3, [r3, #16]
 800ad58:	2b02      	cmp	r3, #2
 800ad5a:	d010      	beq.n	800ad7e <RCCEx_PLLSAI1_Config+0x22a>
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	691b      	ldr	r3, [r3, #16]
 800ad60:	2b04      	cmp	r3, #4
 800ad62:	d00c      	beq.n	800ad7e <RCCEx_PLLSAI1_Config+0x22a>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	691b      	ldr	r3, [r3, #16]
 800ad68:	2b06      	cmp	r3, #6
 800ad6a:	d008      	beq.n	800ad7e <RCCEx_PLLSAI1_Config+0x22a>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	691b      	ldr	r3, [r3, #16]
 800ad70:	2b08      	cmp	r3, #8
 800ad72:	d004      	beq.n	800ad7e <RCCEx_PLLSAI1_Config+0x22a>
 800ad74:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 800ad78:	480a      	ldr	r0, [pc, #40]	@ (800ada4 <RCCEx_PLLSAI1_Config+0x250>)
 800ad7a:	f7fb ff43 	bl	8006c04 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ad7e:	4b0a      	ldr	r3, [pc, #40]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800ad80:	691b      	ldr	r3, [r3, #16]
 800ad82:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800ad86:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800ad8a:	687a      	ldr	r2, [r7, #4]
 800ad8c:	6892      	ldr	r2, [r2, #8]
 800ad8e:	0211      	lsls	r1, r2, #8
 800ad90:	687a      	ldr	r2, [r7, #4]
 800ad92:	6912      	ldr	r2, [r2, #16]
 800ad94:	0852      	lsrs	r2, r2, #1
 800ad96:	3a01      	subs	r2, #1
 800ad98:	0552      	lsls	r2, r2, #21
 800ad9a:	430a      	orrs	r2, r1
 800ad9c:	4902      	ldr	r1, [pc, #8]	@ (800ada8 <RCCEx_PLLSAI1_Config+0x254>)
 800ad9e:	4313      	orrs	r3, r2
 800ada0:	610b      	str	r3, [r1, #16]
 800ada2:	e02a      	b.n	800adfa <RCCEx_PLLSAI1_Config+0x2a6>
 800ada4:	08011a64 	.word	0x08011a64
 800ada8:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	695b      	ldr	r3, [r3, #20]
 800adb0:	2b02      	cmp	r3, #2
 800adb2:	d010      	beq.n	800add6 <RCCEx_PLLSAI1_Config+0x282>
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	695b      	ldr	r3, [r3, #20]
 800adb8:	2b04      	cmp	r3, #4
 800adba:	d00c      	beq.n	800add6 <RCCEx_PLLSAI1_Config+0x282>
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	695b      	ldr	r3, [r3, #20]
 800adc0:	2b06      	cmp	r3, #6
 800adc2:	d008      	beq.n	800add6 <RCCEx_PLLSAI1_Config+0x282>
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	695b      	ldr	r3, [r3, #20]
 800adc8:	2b08      	cmp	r3, #8
 800adca:	d004      	beq.n	800add6 <RCCEx_PLLSAI1_Config+0x282>
 800adcc:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800add0:	481e      	ldr	r0, [pc, #120]	@ (800ae4c <RCCEx_PLLSAI1_Config+0x2f8>)
 800add2:	f7fb ff17 	bl	8006c04 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800add6:	4b1e      	ldr	r3, [pc, #120]	@ (800ae50 <RCCEx_PLLSAI1_Config+0x2fc>)
 800add8:	691b      	ldr	r3, [r3, #16]
 800adda:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800adde:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800ade2:	687a      	ldr	r2, [r7, #4]
 800ade4:	6892      	ldr	r2, [r2, #8]
 800ade6:	0211      	lsls	r1, r2, #8
 800ade8:	687a      	ldr	r2, [r7, #4]
 800adea:	6952      	ldr	r2, [r2, #20]
 800adec:	0852      	lsrs	r2, r2, #1
 800adee:	3a01      	subs	r2, #1
 800adf0:	0652      	lsls	r2, r2, #25
 800adf2:	430a      	orrs	r2, r1
 800adf4:	4916      	ldr	r1, [pc, #88]	@ (800ae50 <RCCEx_PLLSAI1_Config+0x2fc>)
 800adf6:	4313      	orrs	r3, r2
 800adf8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800adfa:	4b15      	ldr	r3, [pc, #84]	@ (800ae50 <RCCEx_PLLSAI1_Config+0x2fc>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	4a14      	ldr	r2, [pc, #80]	@ (800ae50 <RCCEx_PLLSAI1_Config+0x2fc>)
 800ae00:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ae04:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae06:	f7fc fd27 	bl	8007858 <HAL_GetTick>
 800ae0a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ae0c:	e009      	b.n	800ae22 <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ae0e:	f7fc fd23 	bl	8007858 <HAL_GetTick>
 800ae12:	4602      	mov	r2, r0
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	1ad3      	subs	r3, r2, r3
 800ae18:	2b02      	cmp	r3, #2
 800ae1a:	d902      	bls.n	800ae22 <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 800ae1c:	2303      	movs	r3, #3
 800ae1e:	73fb      	strb	r3, [r7, #15]
          break;
 800ae20:	e005      	b.n	800ae2e <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ae22:	4b0b      	ldr	r3, [pc, #44]	@ (800ae50 <RCCEx_PLLSAI1_Config+0x2fc>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d0ef      	beq.n	800ae0e <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 800ae2e:	7bfb      	ldrb	r3, [r7, #15]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d106      	bne.n	800ae42 <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800ae34:	4b06      	ldr	r3, [pc, #24]	@ (800ae50 <RCCEx_PLLSAI1_Config+0x2fc>)
 800ae36:	691a      	ldr	r2, [r3, #16]
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	699b      	ldr	r3, [r3, #24]
 800ae3c:	4904      	ldr	r1, [pc, #16]	@ (800ae50 <RCCEx_PLLSAI1_Config+0x2fc>)
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800ae42:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	3710      	adds	r7, #16
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}
 800ae4c:	08011a64 	.word	0x08011a64
 800ae50:	40021000 	.word	0x40021000

0800ae54 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b084      	sub	sp, #16
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
 800ae5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d010      	beq.n	800ae8c <RCCEx_PLLSAI2_Config+0x38>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d00c      	beq.n	800ae8c <RCCEx_PLLSAI2_Config+0x38>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	2b02      	cmp	r3, #2
 800ae78:	d008      	beq.n	800ae8c <RCCEx_PLLSAI2_Config+0x38>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	2b03      	cmp	r3, #3
 800ae80:	d004      	beq.n	800ae8c <RCCEx_PLLSAI2_Config+0x38>
 800ae82:	f640 412f 	movw	r1, #3119	@ 0xc2f
 800ae86:	4896      	ldr	r0, [pc, #600]	@ (800b0e0 <RCCEx_PLLSAI2_Config+0x28c>)
 800ae88:	f7fb febc 	bl	8006c04 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d003      	beq.n	800ae9c <RCCEx_PLLSAI2_Config+0x48>
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	685b      	ldr	r3, [r3, #4]
 800ae98:	2b08      	cmp	r3, #8
 800ae9a:	d904      	bls.n	800aea6 <RCCEx_PLLSAI2_Config+0x52>
 800ae9c:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 800aea0:	488f      	ldr	r0, [pc, #572]	@ (800b0e0 <RCCEx_PLLSAI2_Config+0x28c>)
 800aea2:	f7fb feaf 	bl	8006c04 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	689b      	ldr	r3, [r3, #8]
 800aeaa:	2b07      	cmp	r3, #7
 800aeac:	d903      	bls.n	800aeb6 <RCCEx_PLLSAI2_Config+0x62>
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	689b      	ldr	r3, [r3, #8]
 800aeb2:	2b56      	cmp	r3, #86	@ 0x56
 800aeb4:	d904      	bls.n	800aec0 <RCCEx_PLLSAI2_Config+0x6c>
 800aeb6:	f640 4131 	movw	r1, #3121	@ 0xc31
 800aeba:	4889      	ldr	r0, [pc, #548]	@ (800b0e0 <RCCEx_PLLSAI2_Config+0x28c>)
 800aebc:	f7fb fea2 	bl	8006c04 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	695b      	ldr	r3, [r3, #20]
 800aec4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d105      	bne.n	800aed8 <RCCEx_PLLSAI2_Config+0x84>
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	695b      	ldr	r3, [r3, #20]
 800aed0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d007      	beq.n	800aee8 <RCCEx_PLLSAI2_Config+0x94>
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	695b      	ldr	r3, [r3, #20]
 800aedc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aee0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d004      	beq.n	800aef2 <RCCEx_PLLSAI2_Config+0x9e>
 800aee8:	f640 4132 	movw	r1, #3122	@ 0xc32
 800aeec:	487c      	ldr	r0, [pc, #496]	@ (800b0e0 <RCCEx_PLLSAI2_Config+0x28c>)
 800aeee:	f7fb fe89 	bl	8006c04 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800aef2:	4b7c      	ldr	r3, [pc, #496]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800aef4:	68db      	ldr	r3, [r3, #12]
 800aef6:	f003 0303 	and.w	r3, r3, #3
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d018      	beq.n	800af30 <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800aefe:	4b79      	ldr	r3, [pc, #484]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800af00:	68db      	ldr	r3, [r3, #12]
 800af02:	f003 0203 	and.w	r2, r3, #3
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	429a      	cmp	r2, r3
 800af0c:	d10d      	bne.n	800af2a <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
       ||
 800af12:	2b00      	cmp	r3, #0
 800af14:	d009      	beq.n	800af2a <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800af16:	4b73      	ldr	r3, [pc, #460]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800af18:	68db      	ldr	r3, [r3, #12]
 800af1a:	091b      	lsrs	r3, r3, #4
 800af1c:	f003 0307 	and.w	r3, r3, #7
 800af20:	1c5a      	adds	r2, r3, #1
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	685b      	ldr	r3, [r3, #4]
       ||
 800af26:	429a      	cmp	r2, r3
 800af28:	d047      	beq.n	800afba <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 800af2a:	2301      	movs	r3, #1
 800af2c:	73fb      	strb	r3, [r7, #15]
 800af2e:	e044      	b.n	800afba <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	2b03      	cmp	r3, #3
 800af36:	d018      	beq.n	800af6a <RCCEx_PLLSAI2_Config+0x116>
 800af38:	2b03      	cmp	r3, #3
 800af3a:	d825      	bhi.n	800af88 <RCCEx_PLLSAI2_Config+0x134>
 800af3c:	2b01      	cmp	r3, #1
 800af3e:	d002      	beq.n	800af46 <RCCEx_PLLSAI2_Config+0xf2>
 800af40:	2b02      	cmp	r3, #2
 800af42:	d009      	beq.n	800af58 <RCCEx_PLLSAI2_Config+0x104>
 800af44:	e020      	b.n	800af88 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800af46:	4b67      	ldr	r3, [pc, #412]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	f003 0302 	and.w	r3, r3, #2
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d11d      	bne.n	800af8e <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 800af52:	2301      	movs	r3, #1
 800af54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800af56:	e01a      	b.n	800af8e <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800af58:	4b62      	ldr	r3, [pc, #392]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af60:	2b00      	cmp	r3, #0
 800af62:	d116      	bne.n	800af92 <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 800af64:	2301      	movs	r3, #1
 800af66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800af68:	e013      	b.n	800af92 <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800af6a:	4b5e      	ldr	r3, [pc, #376]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af72:	2b00      	cmp	r3, #0
 800af74:	d10f      	bne.n	800af96 <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800af76:	4b5b      	ldr	r3, [pc, #364]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d109      	bne.n	800af96 <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 800af82:	2301      	movs	r3, #1
 800af84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800af86:	e006      	b.n	800af96 <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 800af88:	2301      	movs	r3, #1
 800af8a:	73fb      	strb	r3, [r7, #15]
      break;
 800af8c:	e004      	b.n	800af98 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800af8e:	bf00      	nop
 800af90:	e002      	b.n	800af98 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800af92:	bf00      	nop
 800af94:	e000      	b.n	800af98 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800af96:	bf00      	nop
    }

    if(status == HAL_OK)
 800af98:	7bfb      	ldrb	r3, [r7, #15]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d10d      	bne.n	800afba <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800af9e:	4b51      	ldr	r3, [pc, #324]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6819      	ldr	r1, [r3, #0]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	685b      	ldr	r3, [r3, #4]
 800afae:	3b01      	subs	r3, #1
 800afb0:	011b      	lsls	r3, r3, #4
 800afb2:	430b      	orrs	r3, r1
 800afb4:	494b      	ldr	r1, [pc, #300]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800afb6:	4313      	orrs	r3, r2
 800afb8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800afba:	7bfb      	ldrb	r3, [r7, #15]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	f040 808a 	bne.w	800b0d6 <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800afc2:	4b48      	ldr	r3, [pc, #288]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	4a47      	ldr	r2, [pc, #284]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800afc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800afcc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800afce:	f7fc fc43 	bl	8007858 <HAL_GetTick>
 800afd2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800afd4:	e009      	b.n	800afea <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800afd6:	f7fc fc3f 	bl	8007858 <HAL_GetTick>
 800afda:	4602      	mov	r2, r0
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	1ad3      	subs	r3, r2, r3
 800afe0:	2b02      	cmp	r3, #2
 800afe2:	d902      	bls.n	800afea <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 800afe4:	2303      	movs	r3, #3
 800afe6:	73fb      	strb	r3, [r7, #15]
        break;
 800afe8:	e005      	b.n	800aff6 <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800afea:	4b3e      	ldr	r3, [pc, #248]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d1ef      	bne.n	800afd6 <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 800aff6:	7bfb      	ldrb	r3, [r7, #15]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d16c      	bne.n	800b0d6 <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d11e      	bne.n	800b040 <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	68db      	ldr	r3, [r3, #12]
 800b006:	2b07      	cmp	r3, #7
 800b008:	d008      	beq.n	800b01c <RCCEx_PLLSAI2_Config+0x1c8>
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	68db      	ldr	r3, [r3, #12]
 800b00e:	2b11      	cmp	r3, #17
 800b010:	d004      	beq.n	800b01c <RCCEx_PLLSAI2_Config+0x1c8>
 800b012:	f640 4185 	movw	r1, #3205	@ 0xc85
 800b016:	4832      	ldr	r0, [pc, #200]	@ (800b0e0 <RCCEx_PLLSAI2_Config+0x28c>)
 800b018:	f7fb fdf4 	bl	8006c04 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b01c:	4b31      	ldr	r3, [pc, #196]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800b01e:	695b      	ldr	r3, [r3, #20]
 800b020:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800b024:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b028:	687a      	ldr	r2, [r7, #4]
 800b02a:	6892      	ldr	r2, [r2, #8]
 800b02c:	0211      	lsls	r1, r2, #8
 800b02e:	687a      	ldr	r2, [r7, #4]
 800b030:	68d2      	ldr	r2, [r2, #12]
 800b032:	0912      	lsrs	r2, r2, #4
 800b034:	0452      	lsls	r2, r2, #17
 800b036:	430a      	orrs	r2, r1
 800b038:	492a      	ldr	r1, [pc, #168]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800b03a:	4313      	orrs	r3, r2
 800b03c:	614b      	str	r3, [r1, #20]
 800b03e:	e026      	b.n	800b08e <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	691b      	ldr	r3, [r3, #16]
 800b044:	2b02      	cmp	r3, #2
 800b046:	d010      	beq.n	800b06a <RCCEx_PLLSAI2_Config+0x216>
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	691b      	ldr	r3, [r3, #16]
 800b04c:	2b04      	cmp	r3, #4
 800b04e:	d00c      	beq.n	800b06a <RCCEx_PLLSAI2_Config+0x216>
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	691b      	ldr	r3, [r3, #16]
 800b054:	2b06      	cmp	r3, #6
 800b056:	d008      	beq.n	800b06a <RCCEx_PLLSAI2_Config+0x216>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	691b      	ldr	r3, [r3, #16]
 800b05c:	2b08      	cmp	r3, #8
 800b05e:	d004      	beq.n	800b06a <RCCEx_PLLSAI2_Config+0x216>
 800b060:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 800b064:	481e      	ldr	r0, [pc, #120]	@ (800b0e0 <RCCEx_PLLSAI2_Config+0x28c>)
 800b066:	f7fb fdcd 	bl	8006c04 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b06a:	4b1e      	ldr	r3, [pc, #120]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800b06c:	695b      	ldr	r3, [r3, #20]
 800b06e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800b072:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800b076:	687a      	ldr	r2, [r7, #4]
 800b078:	6892      	ldr	r2, [r2, #8]
 800b07a:	0211      	lsls	r1, r2, #8
 800b07c:	687a      	ldr	r2, [r7, #4]
 800b07e:	6912      	ldr	r2, [r2, #16]
 800b080:	0852      	lsrs	r2, r2, #1
 800b082:	3a01      	subs	r2, #1
 800b084:	0652      	lsls	r2, r2, #25
 800b086:	430a      	orrs	r2, r1
 800b088:	4916      	ldr	r1, [pc, #88]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800b08a:	4313      	orrs	r3, r2
 800b08c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b08e:	4b15      	ldr	r3, [pc, #84]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	4a14      	ldr	r2, [pc, #80]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800b094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b098:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b09a:	f7fc fbdd 	bl	8007858 <HAL_GetTick>
 800b09e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b0a0:	e009      	b.n	800b0b6 <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b0a2:	f7fc fbd9 	bl	8007858 <HAL_GetTick>
 800b0a6:	4602      	mov	r2, r0
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	1ad3      	subs	r3, r2, r3
 800b0ac:	2b02      	cmp	r3, #2
 800b0ae:	d902      	bls.n	800b0b6 <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 800b0b0:	2303      	movs	r3, #3
 800b0b2:	73fb      	strb	r3, [r7, #15]
          break;
 800b0b4:	e005      	b.n	800b0c2 <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b0b6:	4b0b      	ldr	r3, [pc, #44]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d0ef      	beq.n	800b0a2 <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 800b0c2:	7bfb      	ldrb	r3, [r7, #15]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d106      	bne.n	800b0d6 <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b0c8:	4b06      	ldr	r3, [pc, #24]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800b0ca:	695a      	ldr	r2, [r3, #20]
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	695b      	ldr	r3, [r3, #20]
 800b0d0:	4904      	ldr	r1, [pc, #16]	@ (800b0e4 <RCCEx_PLLSAI2_Config+0x290>)
 800b0d2:	4313      	orrs	r3, r2
 800b0d4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b0d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0d8:	4618      	mov	r0, r3
 800b0da:	3710      	adds	r7, #16
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bd80      	pop	{r7, pc}
 800b0e0:	08011a64 	.word	0x08011a64
 800b0e4:	40021000 	.word	0x40021000

0800b0e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b084      	sub	sp, #16
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d101      	bne.n	800b0fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	e1dd      	b.n	800b4b6 <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	4a7b      	ldr	r2, [pc, #492]	@ (800b2ec <HAL_SPI_Init+0x204>)
 800b100:	4293      	cmp	r3, r2
 800b102:	d00e      	beq.n	800b122 <HAL_SPI_Init+0x3a>
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	4a79      	ldr	r2, [pc, #484]	@ (800b2f0 <HAL_SPI_Init+0x208>)
 800b10a:	4293      	cmp	r3, r2
 800b10c:	d009      	beq.n	800b122 <HAL_SPI_Init+0x3a>
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	4a78      	ldr	r2, [pc, #480]	@ (800b2f4 <HAL_SPI_Init+0x20c>)
 800b114:	4293      	cmp	r3, r2
 800b116:	d004      	beq.n	800b122 <HAL_SPI_Init+0x3a>
 800b118:	f240 1147 	movw	r1, #327	@ 0x147
 800b11c:	4876      	ldr	r0, [pc, #472]	@ (800b2f8 <HAL_SPI_Init+0x210>)
 800b11e:	f7fb fd71 	bl	8006c04 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	685b      	ldr	r3, [r3, #4]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d009      	beq.n	800b13e <HAL_SPI_Init+0x56>
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	685b      	ldr	r3, [r3, #4]
 800b12e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b132:	d004      	beq.n	800b13e <HAL_SPI_Init+0x56>
 800b134:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800b138:	486f      	ldr	r0, [pc, #444]	@ (800b2f8 <HAL_SPI_Init+0x210>)
 800b13a:	f7fb fd63 	bl	8006c04 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	689b      	ldr	r3, [r3, #8]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d00e      	beq.n	800b164 <HAL_SPI_Init+0x7c>
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	689b      	ldr	r3, [r3, #8]
 800b14a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b14e:	d009      	beq.n	800b164 <HAL_SPI_Init+0x7c>
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	689b      	ldr	r3, [r3, #8]
 800b154:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b158:	d004      	beq.n	800b164 <HAL_SPI_Init+0x7c>
 800b15a:	f240 1149 	movw	r1, #329	@ 0x149
 800b15e:	4866      	ldr	r0, [pc, #408]	@ (800b2f8 <HAL_SPI_Init+0x210>)
 800b160:	f7fb fd50 	bl	8006c04 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	68db      	ldr	r3, [r3, #12]
 800b168:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b16c:	d040      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	68db      	ldr	r3, [r3, #12]
 800b172:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800b176:	d03b      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	68db      	ldr	r3, [r3, #12]
 800b17c:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800b180:	d036      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	68db      	ldr	r3, [r3, #12]
 800b186:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b18a:	d031      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	68db      	ldr	r3, [r3, #12]
 800b190:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800b194:	d02c      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	68db      	ldr	r3, [r3, #12]
 800b19a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800b19e:	d027      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	68db      	ldr	r3, [r3, #12]
 800b1a4:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800b1a8:	d022      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	68db      	ldr	r3, [r3, #12]
 800b1ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b1b2:	d01d      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	68db      	ldr	r3, [r3, #12]
 800b1b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b1bc:	d018      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	68db      	ldr	r3, [r3, #12]
 800b1c2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b1c6:	d013      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	68db      	ldr	r3, [r3, #12]
 800b1cc:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800b1d0:	d00e      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	68db      	ldr	r3, [r3, #12]
 800b1d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b1da:	d009      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	68db      	ldr	r3, [r3, #12]
 800b1e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b1e4:	d004      	beq.n	800b1f0 <HAL_SPI_Init+0x108>
 800b1e6:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800b1ea:	4843      	ldr	r0, [pc, #268]	@ (800b2f8 <HAL_SPI_Init+0x210>)
 800b1ec:	f7fb fd0a 	bl	8006c04 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	699b      	ldr	r3, [r3, #24]
 800b1f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1f8:	d00d      	beq.n	800b216 <HAL_SPI_Init+0x12e>
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	699b      	ldr	r3, [r3, #24]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d009      	beq.n	800b216 <HAL_SPI_Init+0x12e>
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	699b      	ldr	r3, [r3, #24]
 800b206:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b20a:	d004      	beq.n	800b216 <HAL_SPI_Init+0x12e>
 800b20c:	f240 114b 	movw	r1, #331	@ 0x14b
 800b210:	4839      	ldr	r0, [pc, #228]	@ (800b2f8 <HAL_SPI_Init+0x210>)
 800b212:	f7fb fcf7 	bl	8006c04 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b21a:	2b08      	cmp	r3, #8
 800b21c:	d008      	beq.n	800b230 <HAL_SPI_Init+0x148>
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b222:	2b00      	cmp	r3, #0
 800b224:	d004      	beq.n	800b230 <HAL_SPI_Init+0x148>
 800b226:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800b22a:	4833      	ldr	r0, [pc, #204]	@ (800b2f8 <HAL_SPI_Init+0x210>)
 800b22c:	f7fb fcea 	bl	8006c04 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	69db      	ldr	r3, [r3, #28]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d020      	beq.n	800b27a <HAL_SPI_Init+0x192>
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	69db      	ldr	r3, [r3, #28]
 800b23c:	2b08      	cmp	r3, #8
 800b23e:	d01c      	beq.n	800b27a <HAL_SPI_Init+0x192>
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	69db      	ldr	r3, [r3, #28]
 800b244:	2b10      	cmp	r3, #16
 800b246:	d018      	beq.n	800b27a <HAL_SPI_Init+0x192>
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	69db      	ldr	r3, [r3, #28]
 800b24c:	2b18      	cmp	r3, #24
 800b24e:	d014      	beq.n	800b27a <HAL_SPI_Init+0x192>
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	69db      	ldr	r3, [r3, #28]
 800b254:	2b20      	cmp	r3, #32
 800b256:	d010      	beq.n	800b27a <HAL_SPI_Init+0x192>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	69db      	ldr	r3, [r3, #28]
 800b25c:	2b28      	cmp	r3, #40	@ 0x28
 800b25e:	d00c      	beq.n	800b27a <HAL_SPI_Init+0x192>
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	69db      	ldr	r3, [r3, #28]
 800b264:	2b30      	cmp	r3, #48	@ 0x30
 800b266:	d008      	beq.n	800b27a <HAL_SPI_Init+0x192>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	69db      	ldr	r3, [r3, #28]
 800b26c:	2b38      	cmp	r3, #56	@ 0x38
 800b26e:	d004      	beq.n	800b27a <HAL_SPI_Init+0x192>
 800b270:	f240 114d 	movw	r1, #333	@ 0x14d
 800b274:	4820      	ldr	r0, [pc, #128]	@ (800b2f8 <HAL_SPI_Init+0x210>)
 800b276:	f7fb fcc5 	bl	8006c04 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6a1b      	ldr	r3, [r3, #32]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d008      	beq.n	800b294 <HAL_SPI_Init+0x1ac>
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6a1b      	ldr	r3, [r3, #32]
 800b286:	2b80      	cmp	r3, #128	@ 0x80
 800b288:	d004      	beq.n	800b294 <HAL_SPI_Init+0x1ac>
 800b28a:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800b28e:	481a      	ldr	r0, [pc, #104]	@ (800b2f8 <HAL_SPI_Init+0x210>)
 800b290:	f7fb fcb8 	bl	8006c04 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d008      	beq.n	800b2ae <HAL_SPI_Init+0x1c6>
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2a0:	2b10      	cmp	r3, #16
 800b2a2:	d004      	beq.n	800b2ae <HAL_SPI_Init+0x1c6>
 800b2a4:	f240 114f 	movw	r1, #335	@ 0x14f
 800b2a8:	4813      	ldr	r0, [pc, #76]	@ (800b2f8 <HAL_SPI_Init+0x210>)
 800b2aa:	f7fb fcab 	bl	8006c04 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d151      	bne.n	800b35a <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	691b      	ldr	r3, [r3, #16]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d008      	beq.n	800b2d0 <HAL_SPI_Init+0x1e8>
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	691b      	ldr	r3, [r3, #16]
 800b2c2:	2b02      	cmp	r3, #2
 800b2c4:	d004      	beq.n	800b2d0 <HAL_SPI_Init+0x1e8>
 800b2c6:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800b2ca:	480b      	ldr	r0, [pc, #44]	@ (800b2f8 <HAL_SPI_Init+0x210>)
 800b2cc:	f7fb fc9a 	bl	8006c04 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	695b      	ldr	r3, [r3, #20]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d011      	beq.n	800b2fc <HAL_SPI_Init+0x214>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	695b      	ldr	r3, [r3, #20]
 800b2dc:	2b01      	cmp	r3, #1
 800b2de:	d00d      	beq.n	800b2fc <HAL_SPI_Init+0x214>
 800b2e0:	f240 1153 	movw	r1, #339	@ 0x153
 800b2e4:	4804      	ldr	r0, [pc, #16]	@ (800b2f8 <HAL_SPI_Init+0x210>)
 800b2e6:	f7fb fc8d 	bl	8006c04 <assert_failed>
 800b2ea:	e007      	b.n	800b2fc <HAL_SPI_Init+0x214>
 800b2ec:	40013000 	.word	0x40013000
 800b2f0:	40003800 	.word	0x40003800
 800b2f4:	40003c00 	.word	0x40003c00
 800b2f8:	08011aa0 	.word	0x08011aa0

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	685b      	ldr	r3, [r3, #4]
 800b300:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b304:	d125      	bne.n	800b352 <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	69db      	ldr	r3, [r3, #28]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d050      	beq.n	800b3b0 <HAL_SPI_Init+0x2c8>
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	69db      	ldr	r3, [r3, #28]
 800b312:	2b08      	cmp	r3, #8
 800b314:	d04c      	beq.n	800b3b0 <HAL_SPI_Init+0x2c8>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	69db      	ldr	r3, [r3, #28]
 800b31a:	2b10      	cmp	r3, #16
 800b31c:	d048      	beq.n	800b3b0 <HAL_SPI_Init+0x2c8>
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	69db      	ldr	r3, [r3, #28]
 800b322:	2b18      	cmp	r3, #24
 800b324:	d044      	beq.n	800b3b0 <HAL_SPI_Init+0x2c8>
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	69db      	ldr	r3, [r3, #28]
 800b32a:	2b20      	cmp	r3, #32
 800b32c:	d040      	beq.n	800b3b0 <HAL_SPI_Init+0x2c8>
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	69db      	ldr	r3, [r3, #28]
 800b332:	2b28      	cmp	r3, #40	@ 0x28
 800b334:	d03c      	beq.n	800b3b0 <HAL_SPI_Init+0x2c8>
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	69db      	ldr	r3, [r3, #28]
 800b33a:	2b30      	cmp	r3, #48	@ 0x30
 800b33c:	d038      	beq.n	800b3b0 <HAL_SPI_Init+0x2c8>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	69db      	ldr	r3, [r3, #28]
 800b342:	2b38      	cmp	r3, #56	@ 0x38
 800b344:	d034      	beq.n	800b3b0 <HAL_SPI_Init+0x2c8>
 800b346:	f240 1157 	movw	r1, #343	@ 0x157
 800b34a:	485d      	ldr	r0, [pc, #372]	@ (800b4c0 <HAL_SPI_Init+0x3d8>)
 800b34c:	f7fb fc5a 	bl	8006c04 <assert_failed>
 800b350:	e02e      	b.n	800b3b0 <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2200      	movs	r2, #0
 800b356:	61da      	str	r2, [r3, #28]
 800b358:	e02a      	b.n	800b3b0 <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	69db      	ldr	r3, [r3, #28]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d020      	beq.n	800b3a4 <HAL_SPI_Init+0x2bc>
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	69db      	ldr	r3, [r3, #28]
 800b366:	2b08      	cmp	r3, #8
 800b368:	d01c      	beq.n	800b3a4 <HAL_SPI_Init+0x2bc>
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	69db      	ldr	r3, [r3, #28]
 800b36e:	2b10      	cmp	r3, #16
 800b370:	d018      	beq.n	800b3a4 <HAL_SPI_Init+0x2bc>
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	69db      	ldr	r3, [r3, #28]
 800b376:	2b18      	cmp	r3, #24
 800b378:	d014      	beq.n	800b3a4 <HAL_SPI_Init+0x2bc>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	69db      	ldr	r3, [r3, #28]
 800b37e:	2b20      	cmp	r3, #32
 800b380:	d010      	beq.n	800b3a4 <HAL_SPI_Init+0x2bc>
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	69db      	ldr	r3, [r3, #28]
 800b386:	2b28      	cmp	r3, #40	@ 0x28
 800b388:	d00c      	beq.n	800b3a4 <HAL_SPI_Init+0x2bc>
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	69db      	ldr	r3, [r3, #28]
 800b38e:	2b30      	cmp	r3, #48	@ 0x30
 800b390:	d008      	beq.n	800b3a4 <HAL_SPI_Init+0x2bc>
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	69db      	ldr	r3, [r3, #28]
 800b396:	2b38      	cmp	r3, #56	@ 0x38
 800b398:	d004      	beq.n	800b3a4 <HAL_SPI_Init+0x2bc>
 800b39a:	f240 1161 	movw	r1, #353	@ 0x161
 800b39e:	4848      	ldr	r0, [pc, #288]	@ (800b4c0 <HAL_SPI_Init+0x3d8>)
 800b3a0:	f7fb fc30 	bl	8006c04 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b3bc:	b2db      	uxtb	r3, r3
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d106      	bne.n	800b3d0 <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f7fb fc5e 	bl	8006c8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2202      	movs	r2, #2
 800b3d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	681a      	ldr	r2, [r3, #0]
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b3e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	68db      	ldr	r3, [r3, #12]
 800b3ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b3f0:	d902      	bls.n	800b3f8 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	60fb      	str	r3, [r7, #12]
 800b3f6:	e002      	b.n	800b3fe <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b3f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b3fc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	68db      	ldr	r3, [r3, #12]
 800b402:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b406:	d007      	beq.n	800b418 <HAL_SPI_Init+0x330>
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b410:	d002      	beq.n	800b418 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2200      	movs	r2, #0
 800b416:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	685b      	ldr	r3, [r3, #4]
 800b41c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	689b      	ldr	r3, [r3, #8]
 800b424:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b428:	431a      	orrs	r2, r3
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	691b      	ldr	r3, [r3, #16]
 800b42e:	f003 0302 	and.w	r3, r3, #2
 800b432:	431a      	orrs	r2, r3
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	695b      	ldr	r3, [r3, #20]
 800b438:	f003 0301 	and.w	r3, r3, #1
 800b43c:	431a      	orrs	r2, r3
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	699b      	ldr	r3, [r3, #24]
 800b442:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b446:	431a      	orrs	r2, r3
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	69db      	ldr	r3, [r3, #28]
 800b44c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b450:	431a      	orrs	r2, r3
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6a1b      	ldr	r3, [r3, #32]
 800b456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b45a:	ea42 0103 	orr.w	r1, r2, r3
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b462:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	430a      	orrs	r2, r1
 800b46c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	699b      	ldr	r3, [r3, #24]
 800b472:	0c1b      	lsrs	r3, r3, #16
 800b474:	f003 0204 	and.w	r2, r3, #4
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b47c:	f003 0310 	and.w	r3, r3, #16
 800b480:	431a      	orrs	r2, r3
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b486:	f003 0308 	and.w	r3, r3, #8
 800b48a:	431a      	orrs	r2, r3
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	68db      	ldr	r3, [r3, #12]
 800b490:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b494:	ea42 0103 	orr.w	r1, r2, r3
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	430a      	orrs	r2, r1
 800b4a4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	2201      	movs	r2, #1
 800b4b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b4b4:	2300      	movs	r3, #0
}
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	3710      	adds	r7, #16
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}
 800b4be:	bf00      	nop
 800b4c0:	08011aa0 	.word	0x08011aa0

0800b4c4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b086      	sub	sp, #24
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	60f8      	str	r0, [r7, #12]
 800b4cc:	60b9      	str	r1, [r7, #8]
 800b4ce:	607a      	str	r2, [r7, #4]
 800b4d0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d104      	bne.n	800b4e4 <HAL_SPI_TransmitReceive_DMA+0x20>
 800b4da:	f640 0172 	movw	r1, #2162	@ 0x872
 800b4de:	487f      	ldr	r0, [pc, #508]	@ (800b6dc <HAL_SPI_TransmitReceive_DMA+0x218>)
 800b4e0:	f7fb fb90 	bl	8006c04 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d104      	bne.n	800b4f6 <HAL_SPI_TransmitReceive_DMA+0x32>
 800b4ec:	f640 0173 	movw	r1, #2163	@ 0x873
 800b4f0:	487a      	ldr	r0, [pc, #488]	@ (800b6dc <HAL_SPI_TransmitReceive_DMA+0x218>)
 800b4f2:	f7fb fb87 	bl	8006c04 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	689b      	ldr	r3, [r3, #8]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d004      	beq.n	800b508 <HAL_SPI_TransmitReceive_DMA+0x44>
 800b4fe:	f640 0176 	movw	r1, #2166	@ 0x876
 800b502:	4876      	ldr	r0, [pc, #472]	@ (800b6dc <HAL_SPI_TransmitReceive_DMA+0x218>)
 800b504:	f7fb fb7e 	bl	8006c04 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b50e:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800b516:	7dfb      	ldrb	r3, [r7, #23]
 800b518:	2b01      	cmp	r3, #1
 800b51a:	d00c      	beq.n	800b536 <HAL_SPI_TransmitReceive_DMA+0x72>
 800b51c:	693b      	ldr	r3, [r7, #16]
 800b51e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b522:	d106      	bne.n	800b532 <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	689b      	ldr	r3, [r3, #8]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d102      	bne.n	800b532 <HAL_SPI_TransmitReceive_DMA+0x6e>
 800b52c:	7dfb      	ldrb	r3, [r7, #23]
 800b52e:	2b04      	cmp	r3, #4
 800b530:	d001      	beq.n	800b536 <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b532:	2302      	movs	r3, #2
 800b534:	e15f      	b.n	800b7f6 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b536:	68bb      	ldr	r3, [r7, #8]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d005      	beq.n	800b548 <HAL_SPI_TransmitReceive_DMA+0x84>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d002      	beq.n	800b548 <HAL_SPI_TransmitReceive_DMA+0x84>
 800b542:	887b      	ldrh	r3, [r7, #2]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d101      	bne.n	800b54c <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 800b548:	2301      	movs	r3, #1
 800b54a:	e154      	b.n	800b7f6 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b552:	2b01      	cmp	r3, #1
 800b554:	d101      	bne.n	800b55a <HAL_SPI_TransmitReceive_DMA+0x96>
 800b556:	2302      	movs	r3, #2
 800b558:	e14d      	b.n	800b7f6 <HAL_SPI_TransmitReceive_DMA+0x332>
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	2201      	movs	r2, #1
 800b55e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b568:	b2db      	uxtb	r3, r3
 800b56a:	2b04      	cmp	r3, #4
 800b56c:	d003      	beq.n	800b576 <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	2205      	movs	r2, #5
 800b572:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2200      	movs	r2, #0
 800b57a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	68ba      	ldr	r2, [r7, #8]
 800b580:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	887a      	ldrh	r2, [r7, #2]
 800b586:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	887a      	ldrh	r2, [r7, #2]
 800b58c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	687a      	ldr	r2, [r7, #4]
 800b592:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	887a      	ldrh	r2, [r7, #2]
 800b598:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	887a      	ldrh	r2, [r7, #2]
 800b5a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	685a      	ldr	r2, [r3, #4]
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800b5be:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	68db      	ldr	r3, [r3, #12]
 800b5c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b5c8:	d908      	bls.n	800b5dc <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	685a      	ldr	r2, [r3, #4]
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b5d8:	605a      	str	r2, [r3, #4]
 800b5da:	e06f      	b.n	800b6bc <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	685a      	ldr	r2, [r3, #4]
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b5ea:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5f0:	699b      	ldr	r3, [r3, #24]
 800b5f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b5f6:	d126      	bne.n	800b646 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800b5fc:	f003 0301 	and.w	r3, r3, #1
 800b600:	2b00      	cmp	r3, #0
 800b602:	d10f      	bne.n	800b624 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	685a      	ldr	r2, [r3, #4]
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b612:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b618:	b29b      	uxth	r3, r3
 800b61a:	085b      	lsrs	r3, r3, #1
 800b61c:	b29a      	uxth	r2, r3
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b622:	e010      	b.n	800b646 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	685a      	ldr	r2, [r3, #4]
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b632:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b638:	b29b      	uxth	r3, r3
 800b63a:	085b      	lsrs	r3, r3, #1
 800b63c:	b29b      	uxth	r3, r3
 800b63e:	3301      	adds	r3, #1
 800b640:	b29a      	uxth	r2, r3
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b64a:	699b      	ldr	r3, [r3, #24]
 800b64c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b650:	d134      	bne.n	800b6bc <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	685a      	ldr	r2, [r3, #4]
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b660:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b668:	b29b      	uxth	r3, r3
 800b66a:	f003 0301 	and.w	r3, r3, #1
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d111      	bne.n	800b696 <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	685a      	ldr	r2, [r3, #4]
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b680:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b688:	b29b      	uxth	r3, r3
 800b68a:	085b      	lsrs	r3, r3, #1
 800b68c:	b29a      	uxth	r2, r3
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800b694:	e012      	b.n	800b6bc <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	685a      	ldr	r2, [r3, #4]
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b6a4:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b6ac:	b29b      	uxth	r3, r3
 800b6ae:	085b      	lsrs	r3, r3, #1
 800b6b0:	b29b      	uxth	r3, r3
 800b6b2:	3301      	adds	r3, #1
 800b6b4:	b29a      	uxth	r2, r3
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b6c2:	b2db      	uxtb	r3, r3
 800b6c4:	2b04      	cmp	r3, #4
 800b6c6:	d10f      	bne.n	800b6e8 <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6cc:	4a04      	ldr	r2, [pc, #16]	@ (800b6e0 <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800b6ce:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6d4:	4a03      	ldr	r2, [pc, #12]	@ (800b6e4 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800b6d6:	62da      	str	r2, [r3, #44]	@ 0x2c
 800b6d8:	e00e      	b.n	800b6f8 <HAL_SPI_TransmitReceive_DMA+0x234>
 800b6da:	bf00      	nop
 800b6dc:	08011aa0 	.word	0x08011aa0
 800b6e0:	0800bb9d 	.word	0x0800bb9d
 800b6e4:	0800ba65 	.word	0x0800ba65
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6ec:	4a44      	ldr	r2, [pc, #272]	@ (800b800 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 800b6ee:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6f4:	4a43      	ldr	r2, [pc, #268]	@ (800b804 <HAL_SPI_TransmitReceive_DMA+0x340>)
 800b6f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6fc:	4a42      	ldr	r2, [pc, #264]	@ (800b808 <HAL_SPI_TransmitReceive_DMA+0x344>)
 800b6fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b704:	2200      	movs	r2, #0
 800b706:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	330c      	adds	r3, #12
 800b712:	4619      	mov	r1, r3
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b718:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b720:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800b722:	f7fc fb9d 	bl	8007e60 <HAL_DMA_Start_IT>
 800b726:	4603      	mov	r3, r0
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d00b      	beq.n	800b744 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b730:	f043 0210 	orr.w	r2, r3, #16
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	2200      	movs	r2, #0
 800b73c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b740:	2301      	movs	r3, #1
 800b742:	e058      	b.n	800b7f6 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	685a      	ldr	r2, [r3, #4]
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f042 0201 	orr.w	r2, r2, #1
 800b752:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b758:	2200      	movs	r2, #0
 800b75a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b760:	2200      	movs	r2, #0
 800b762:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b768:	2200      	movs	r2, #0
 800b76a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b770:	2200      	movs	r2, #0
 800b772:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b77c:	4619      	mov	r1, r3
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	330c      	adds	r3, #12
 800b784:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b78a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b78c:	f7fc fb68 	bl	8007e60 <HAL_DMA_Start_IT>
 800b790:	4603      	mov	r3, r0
 800b792:	2b00      	cmp	r3, #0
 800b794:	d00b      	beq.n	800b7ae <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b79a:	f043 0210 	orr.w	r2, r3, #16
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	e023      	b.n	800b7f6 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7b8:	2b40      	cmp	r3, #64	@ 0x40
 800b7ba:	d007      	beq.n	800b7cc <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	681a      	ldr	r2, [r3, #0]
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b7ca:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	685a      	ldr	r2, [r3, #4]
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f042 0220 	orr.w	r2, r2, #32
 800b7e2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	685a      	ldr	r2, [r3, #4]
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	f042 0202 	orr.w	r2, r2, #2
 800b7f2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b7f4:	2300      	movs	r3, #0
}
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	3718      	adds	r7, #24
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}
 800b7fe:	bf00      	nop
 800b800:	0800bbb9 	.word	0x0800bbb9
 800b804:	0800bb0d 	.word	0x0800bb0d
 800b808:	0800bbd5 	.word	0x0800bbd5

0800b80c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b088      	sub	sp, #32
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	685b      	ldr	r3, [r3, #4]
 800b81a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	689b      	ldr	r3, [r3, #8]
 800b822:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b824:	69bb      	ldr	r3, [r7, #24]
 800b826:	099b      	lsrs	r3, r3, #6
 800b828:	f003 0301 	and.w	r3, r3, #1
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d10f      	bne.n	800b850 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b830:	69bb      	ldr	r3, [r7, #24]
 800b832:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b836:	2b00      	cmp	r3, #0
 800b838:	d00a      	beq.n	800b850 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b83a:	69fb      	ldr	r3, [r7, #28]
 800b83c:	099b      	lsrs	r3, r3, #6
 800b83e:	f003 0301 	and.w	r3, r3, #1
 800b842:	2b00      	cmp	r3, #0
 800b844:	d004      	beq.n	800b850 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	4798      	blx	r3
    return;
 800b84e:	e0d7      	b.n	800ba00 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800b850:	69bb      	ldr	r3, [r7, #24]
 800b852:	085b      	lsrs	r3, r3, #1
 800b854:	f003 0301 	and.w	r3, r3, #1
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d00a      	beq.n	800b872 <HAL_SPI_IRQHandler+0x66>
 800b85c:	69fb      	ldr	r3, [r7, #28]
 800b85e:	09db      	lsrs	r3, r3, #7
 800b860:	f003 0301 	and.w	r3, r3, #1
 800b864:	2b00      	cmp	r3, #0
 800b866:	d004      	beq.n	800b872 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b86c:	6878      	ldr	r0, [r7, #4]
 800b86e:	4798      	blx	r3
    return;
 800b870:	e0c6      	b.n	800ba00 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b872:	69bb      	ldr	r3, [r7, #24]
 800b874:	095b      	lsrs	r3, r3, #5
 800b876:	f003 0301 	and.w	r3, r3, #1
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d10c      	bne.n	800b898 <HAL_SPI_IRQHandler+0x8c>
 800b87e:	69bb      	ldr	r3, [r7, #24]
 800b880:	099b      	lsrs	r3, r3, #6
 800b882:	f003 0301 	and.w	r3, r3, #1
 800b886:	2b00      	cmp	r3, #0
 800b888:	d106      	bne.n	800b898 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800b88a:	69bb      	ldr	r3, [r7, #24]
 800b88c:	0a1b      	lsrs	r3, r3, #8
 800b88e:	f003 0301 	and.w	r3, r3, #1
 800b892:	2b00      	cmp	r3, #0
 800b894:	f000 80b4 	beq.w	800ba00 <HAL_SPI_IRQHandler+0x1f4>
 800b898:	69fb      	ldr	r3, [r7, #28]
 800b89a:	095b      	lsrs	r3, r3, #5
 800b89c:	f003 0301 	and.w	r3, r3, #1
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	f000 80ad 	beq.w	800ba00 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b8a6:	69bb      	ldr	r3, [r7, #24]
 800b8a8:	099b      	lsrs	r3, r3, #6
 800b8aa:	f003 0301 	and.w	r3, r3, #1
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d023      	beq.n	800b8fa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b8b8:	b2db      	uxtb	r3, r3
 800b8ba:	2b03      	cmp	r3, #3
 800b8bc:	d011      	beq.n	800b8e2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b8c2:	f043 0204 	orr.w	r2, r3, #4
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	617b      	str	r3, [r7, #20]
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	68db      	ldr	r3, [r3, #12]
 800b8d4:	617b      	str	r3, [r7, #20]
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	689b      	ldr	r3, [r3, #8]
 800b8dc:	617b      	str	r3, [r7, #20]
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	e00b      	b.n	800b8fa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	613b      	str	r3, [r7, #16]
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	68db      	ldr	r3, [r3, #12]
 800b8ec:	613b      	str	r3, [r7, #16]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	689b      	ldr	r3, [r3, #8]
 800b8f4:	613b      	str	r3, [r7, #16]
 800b8f6:	693b      	ldr	r3, [r7, #16]
        return;
 800b8f8:	e082      	b.n	800ba00 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800b8fa:	69bb      	ldr	r3, [r7, #24]
 800b8fc:	095b      	lsrs	r3, r3, #5
 800b8fe:	f003 0301 	and.w	r3, r3, #1
 800b902:	2b00      	cmp	r3, #0
 800b904:	d014      	beq.n	800b930 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b90a:	f043 0201 	orr.w	r2, r3, #1
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b912:	2300      	movs	r3, #0
 800b914:	60fb      	str	r3, [r7, #12]
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	689b      	ldr	r3, [r3, #8]
 800b91c:	60fb      	str	r3, [r7, #12]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	681a      	ldr	r2, [r3, #0]
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b92c:	601a      	str	r2, [r3, #0]
 800b92e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b930:	69bb      	ldr	r3, [r7, #24]
 800b932:	0a1b      	lsrs	r3, r3, #8
 800b934:	f003 0301 	and.w	r3, r3, #1
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d00c      	beq.n	800b956 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b940:	f043 0208 	orr.w	r2, r3, #8
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b948:	2300      	movs	r3, #0
 800b94a:	60bb      	str	r3, [r7, #8]
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	689b      	ldr	r3, [r3, #8]
 800b952:	60bb      	str	r3, [r7, #8]
 800b954:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d04f      	beq.n	800b9fe <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	685a      	ldr	r2, [r3, #4]
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b96c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	2201      	movs	r2, #1
 800b972:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b976:	69fb      	ldr	r3, [r7, #28]
 800b978:	f003 0302 	and.w	r3, r3, #2
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d104      	bne.n	800b98a <HAL_SPI_IRQHandler+0x17e>
 800b980:	69fb      	ldr	r3, [r7, #28]
 800b982:	f003 0301 	and.w	r3, r3, #1
 800b986:	2b00      	cmp	r3, #0
 800b988:	d034      	beq.n	800b9f4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	685a      	ldr	r2, [r3, #4]
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f022 0203 	bic.w	r2, r2, #3
 800b998:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d011      	beq.n	800b9c6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9a6:	4a18      	ldr	r2, [pc, #96]	@ (800ba08 <HAL_SPI_IRQHandler+0x1fc>)
 800b9a8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	f7fc fac4 	bl	8007f3c <HAL_DMA_Abort_IT>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d005      	beq.n	800b9c6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d016      	beq.n	800b9fc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9d2:	4a0d      	ldr	r2, [pc, #52]	@ (800ba08 <HAL_SPI_IRQHandler+0x1fc>)
 800b9d4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9da:	4618      	mov	r0, r3
 800b9dc:	f7fc faae 	bl	8007f3c <HAL_DMA_Abort_IT>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d00a      	beq.n	800b9fc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800b9f2:	e003      	b.n	800b9fc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f7fb f871 	bl	8006adc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b9fa:	e000      	b.n	800b9fe <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800b9fc:	bf00      	nop
    return;
 800b9fe:	bf00      	nop
  }
}
 800ba00:	3720      	adds	r7, #32
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	0800bc15 	.word	0x0800bc15

0800ba0c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b083      	sub	sp, #12
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800ba14:	bf00      	nop
 800ba16:	370c      	adds	r7, #12
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1e:	4770      	bx	lr

0800ba20 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ba20:	b480      	push	{r7}
 800ba22:	b083      	sub	sp, #12
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800ba28:	bf00      	nop
 800ba2a:	370c      	adds	r7, #12
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba32:	4770      	bx	lr

0800ba34 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ba34:	b480      	push	{r7}
 800ba36:	b083      	sub	sp, #12
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800ba3c:	bf00      	nop
 800ba3e:	370c      	adds	r7, #12
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	4770      	bx	lr

0800ba48 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b083      	sub	sp, #12
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ba56:	b2db      	uxtb	r3, r3
}
 800ba58:	4618      	mov	r0, r3
 800ba5a:	370c      	adds	r7, #12
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba62:	4770      	bx	lr

0800ba64 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b084      	sub	sp, #16
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba70:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ba72:	f7fb fef1 	bl	8007858 <HAL_GetTick>
 800ba76:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	f003 0320 	and.w	r3, r3, #32
 800ba82:	2b20      	cmp	r3, #32
 800ba84:	d03c      	beq.n	800bb00 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	685a      	ldr	r2, [r3, #4]
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	f022 0220 	bic.w	r2, r2, #32
 800ba94:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	689b      	ldr	r3, [r3, #8]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d10d      	bne.n	800baba <SPI_DMAReceiveCplt+0x56>
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	685b      	ldr	r3, [r3, #4]
 800baa2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800baa6:	d108      	bne.n	800baba <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	685a      	ldr	r2, [r3, #4]
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	f022 0203 	bic.w	r2, r2, #3
 800bab6:	605a      	str	r2, [r3, #4]
 800bab8:	e007      	b.n	800baca <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	685a      	ldr	r2, [r3, #4]
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	f022 0201 	bic.w	r2, r2, #1
 800bac8:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800baca:	68ba      	ldr	r2, [r7, #8]
 800bacc:	2164      	movs	r1, #100	@ 0x64
 800bace:	68f8      	ldr	r0, [r7, #12]
 800bad0:	f000 f9d4 	bl	800be7c <SPI_EndRxTransaction>
 800bad4:	4603      	mov	r3, r0
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d002      	beq.n	800bae0 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	2220      	movs	r2, #32
 800bade:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	2200      	movs	r2, #0
 800bae4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	2201      	movs	r2, #1
 800baec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d003      	beq.n	800bb00 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800baf8:	68f8      	ldr	r0, [r7, #12]
 800bafa:	f7fa ffef 	bl	8006adc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800bafe:	e002      	b.n	800bb06 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800bb00:	68f8      	ldr	r0, [r7, #12]
 800bb02:	f7ff ff83 	bl	800ba0c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bb06:	3710      	adds	r7, #16
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}

0800bb0c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b084      	sub	sp, #16
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb18:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bb1a:	f7fb fe9d 	bl	8007858 <HAL_GetTick>
 800bb1e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	f003 0320 	and.w	r3, r3, #32
 800bb2a:	2b20      	cmp	r3, #32
 800bb2c:	d030      	beq.n	800bb90 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	685a      	ldr	r2, [r3, #4]
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	f022 0220 	bic.w	r2, r2, #32
 800bb3c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800bb3e:	68ba      	ldr	r2, [r7, #8]
 800bb40:	2164      	movs	r1, #100	@ 0x64
 800bb42:	68f8      	ldr	r0, [r7, #12]
 800bb44:	f000 f9f2 	bl	800bf2c <SPI_EndRxTxTransaction>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d005      	beq.n	800bb5a <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb52:	f043 0220 	orr.w	r2, r3, #32
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	685a      	ldr	r2, [r3, #4]
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f022 0203 	bic.w	r2, r2, #3
 800bb68:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	2200      	movs	r2, #0
 800bb74:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	2201      	movs	r2, #1
 800bb7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d003      	beq.n	800bb90 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800bb88:	68f8      	ldr	r0, [r7, #12]
 800bb8a:	f7fa ffa7 	bl	8006adc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800bb8e:	e002      	b.n	800bb96 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800bb90:	68f8      	ldr	r0, [r7, #12]
 800bb92:	f7fa ff98 	bl	8006ac6 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bb96:	3710      	adds	r7, #16
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}

0800bb9c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b084      	sub	sp, #16
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bba8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800bbaa:	68f8      	ldr	r0, [r7, #12]
 800bbac:	f7ff ff38 	bl	800ba20 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bbb0:	bf00      	nop
 800bbb2:	3710      	adds	r7, #16
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}

0800bbb8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b084      	sub	sp, #16
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbc4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800bbc6:	68f8      	ldr	r0, [r7, #12]
 800bbc8:	f7ff ff34 	bl	800ba34 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bbcc:	bf00      	nop
 800bbce:	3710      	adds	r7, #16
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	bd80      	pop	{r7, pc}

0800bbd4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b084      	sub	sp, #16
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbe0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	685a      	ldr	r2, [r3, #4]
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	f022 0203 	bic.w	r2, r2, #3
 800bbf0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbf6:	f043 0210 	orr.w	r2, r3, #16
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	2201      	movs	r2, #1
 800bc02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800bc06:	68f8      	ldr	r0, [r7, #12]
 800bc08:	f7fa ff68 	bl	8006adc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bc0c:	bf00      	nop
 800bc0e:	3710      	adds	r7, #16
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}

0800bc14 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b084      	sub	sp, #16
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc20:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	2200      	movs	r2, #0
 800bc26:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800bc30:	68f8      	ldr	r0, [r7, #12]
 800bc32:	f7fa ff53 	bl	8006adc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bc36:	bf00      	nop
 800bc38:	3710      	adds	r7, #16
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}
	...

0800bc40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b088      	sub	sp, #32
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	60f8      	str	r0, [r7, #12]
 800bc48:	60b9      	str	r1, [r7, #8]
 800bc4a:	603b      	str	r3, [r7, #0]
 800bc4c:	4613      	mov	r3, r2
 800bc4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800bc50:	f7fb fe02 	bl	8007858 <HAL_GetTick>
 800bc54:	4602      	mov	r2, r0
 800bc56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc58:	1a9b      	subs	r3, r3, r2
 800bc5a:	683a      	ldr	r2, [r7, #0]
 800bc5c:	4413      	add	r3, r2
 800bc5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800bc60:	f7fb fdfa 	bl	8007858 <HAL_GetTick>
 800bc64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800bc66:	4b39      	ldr	r3, [pc, #228]	@ (800bd4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	015b      	lsls	r3, r3, #5
 800bc6c:	0d1b      	lsrs	r3, r3, #20
 800bc6e:	69fa      	ldr	r2, [r7, #28]
 800bc70:	fb02 f303 	mul.w	r3, r2, r3
 800bc74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bc76:	e054      	b.n	800bd22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc7e:	d050      	beq.n	800bd22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bc80:	f7fb fdea 	bl	8007858 <HAL_GetTick>
 800bc84:	4602      	mov	r2, r0
 800bc86:	69bb      	ldr	r3, [r7, #24]
 800bc88:	1ad3      	subs	r3, r2, r3
 800bc8a:	69fa      	ldr	r2, [r7, #28]
 800bc8c:	429a      	cmp	r2, r3
 800bc8e:	d902      	bls.n	800bc96 <SPI_WaitFlagStateUntilTimeout+0x56>
 800bc90:	69fb      	ldr	r3, [r7, #28]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d13d      	bne.n	800bd12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	685a      	ldr	r2, [r3, #4]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800bca4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	685b      	ldr	r3, [r3, #4]
 800bcaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bcae:	d111      	bne.n	800bcd4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	689b      	ldr	r3, [r3, #8]
 800bcb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bcb8:	d004      	beq.n	800bcc4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	689b      	ldr	r3, [r3, #8]
 800bcbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bcc2:	d107      	bne.n	800bcd4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	681a      	ldr	r2, [r3, #0]
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bcd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bcdc:	d10f      	bne.n	800bcfe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	681a      	ldr	r2, [r3, #0]
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bcec:	601a      	str	r2, [r3, #0]
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	681a      	ldr	r2, [r3, #0]
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800bcfc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	2201      	movs	r2, #1
 800bd02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	2200      	movs	r2, #0
 800bd0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800bd0e:	2303      	movs	r3, #3
 800bd10:	e017      	b.n	800bd42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800bd12:	697b      	ldr	r3, [r7, #20]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d101      	bne.n	800bd1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800bd18:	2300      	movs	r3, #0
 800bd1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800bd1c:	697b      	ldr	r3, [r7, #20]
 800bd1e:	3b01      	subs	r3, #1
 800bd20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	689a      	ldr	r2, [r3, #8]
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	4013      	ands	r3, r2
 800bd2c:	68ba      	ldr	r2, [r7, #8]
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	bf0c      	ite	eq
 800bd32:	2301      	moveq	r3, #1
 800bd34:	2300      	movne	r3, #0
 800bd36:	b2db      	uxtb	r3, r3
 800bd38:	461a      	mov	r2, r3
 800bd3a:	79fb      	ldrb	r3, [r7, #7]
 800bd3c:	429a      	cmp	r2, r3
 800bd3e:	d19b      	bne.n	800bc78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800bd40:	2300      	movs	r3, #0
}
 800bd42:	4618      	mov	r0, r3
 800bd44:	3720      	adds	r7, #32
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}
 800bd4a:	bf00      	nop
 800bd4c:	20000024 	.word	0x20000024

0800bd50 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b08a      	sub	sp, #40	@ 0x28
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	60f8      	str	r0, [r7, #12]
 800bd58:	60b9      	str	r1, [r7, #8]
 800bd5a:	607a      	str	r2, [r7, #4]
 800bd5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800bd62:	f7fb fd79 	bl	8007858 <HAL_GetTick>
 800bd66:	4602      	mov	r2, r0
 800bd68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd6a:	1a9b      	subs	r3, r3, r2
 800bd6c:	683a      	ldr	r2, [r7, #0]
 800bd6e:	4413      	add	r3, r2
 800bd70:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800bd72:	f7fb fd71 	bl	8007858 <HAL_GetTick>
 800bd76:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	330c      	adds	r3, #12
 800bd7e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800bd80:	4b3d      	ldr	r3, [pc, #244]	@ (800be78 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800bd82:	681a      	ldr	r2, [r3, #0]
 800bd84:	4613      	mov	r3, r2
 800bd86:	009b      	lsls	r3, r3, #2
 800bd88:	4413      	add	r3, r2
 800bd8a:	00da      	lsls	r2, r3, #3
 800bd8c:	1ad3      	subs	r3, r2, r3
 800bd8e:	0d1b      	lsrs	r3, r3, #20
 800bd90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd92:	fb02 f303 	mul.w	r3, r2, r3
 800bd96:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800bd98:	e060      	b.n	800be5c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800bda0:	d107      	bne.n	800bdb2 <SPI_WaitFifoStateUntilTimeout+0x62>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d104      	bne.n	800bdb2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800bda8:	69fb      	ldr	r3, [r7, #28]
 800bdaa:	781b      	ldrb	r3, [r3, #0]
 800bdac:	b2db      	uxtb	r3, r3
 800bdae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800bdb0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdb8:	d050      	beq.n	800be5c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bdba:	f7fb fd4d 	bl	8007858 <HAL_GetTick>
 800bdbe:	4602      	mov	r2, r0
 800bdc0:	6a3b      	ldr	r3, [r7, #32]
 800bdc2:	1ad3      	subs	r3, r2, r3
 800bdc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d902      	bls.n	800bdd0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800bdca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d13d      	bne.n	800be4c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	685a      	ldr	r2, [r3, #4]
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800bdde:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	685b      	ldr	r3, [r3, #4]
 800bde4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bde8:	d111      	bne.n	800be0e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	689b      	ldr	r3, [r3, #8]
 800bdee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bdf2:	d004      	beq.n	800bdfe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	689b      	ldr	r3, [r3, #8]
 800bdf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bdfc:	d107      	bne.n	800be0e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	681a      	ldr	r2, [r3, #0]
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800be0c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be16:	d10f      	bne.n	800be38 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	681a      	ldr	r2, [r3, #0]
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800be26:	601a      	str	r2, [r3, #0]
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	681a      	ldr	r2, [r3, #0]
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800be36:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	2201      	movs	r2, #1
 800be3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	2200      	movs	r2, #0
 800be44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800be48:	2303      	movs	r3, #3
 800be4a:	e010      	b.n	800be6e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800be4c:	69bb      	ldr	r3, [r7, #24]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d101      	bne.n	800be56 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800be52:	2300      	movs	r3, #0
 800be54:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800be56:	69bb      	ldr	r3, [r7, #24]
 800be58:	3b01      	subs	r3, #1
 800be5a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	689a      	ldr	r2, [r3, #8]
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	4013      	ands	r3, r2
 800be66:	687a      	ldr	r2, [r7, #4]
 800be68:	429a      	cmp	r2, r3
 800be6a:	d196      	bne.n	800bd9a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800be6c:	2300      	movs	r3, #0
}
 800be6e:	4618      	mov	r0, r3
 800be70:	3728      	adds	r7, #40	@ 0x28
 800be72:	46bd      	mov	sp, r7
 800be74:	bd80      	pop	{r7, pc}
 800be76:	bf00      	nop
 800be78:	20000024 	.word	0x20000024

0800be7c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b086      	sub	sp, #24
 800be80:	af02      	add	r7, sp, #8
 800be82:	60f8      	str	r0, [r7, #12]
 800be84:	60b9      	str	r1, [r7, #8]
 800be86:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	685b      	ldr	r3, [r3, #4]
 800be8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800be90:	d111      	bne.n	800beb6 <SPI_EndRxTransaction+0x3a>
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	689b      	ldr	r3, [r3, #8]
 800be96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be9a:	d004      	beq.n	800bea6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	689b      	ldr	r3, [r3, #8]
 800bea0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bea4:	d107      	bne.n	800beb6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	681a      	ldr	r2, [r3, #0]
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800beb4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	9300      	str	r3, [sp, #0]
 800beba:	68bb      	ldr	r3, [r7, #8]
 800bebc:	2200      	movs	r2, #0
 800bebe:	2180      	movs	r1, #128	@ 0x80
 800bec0:	68f8      	ldr	r0, [r7, #12]
 800bec2:	f7ff febd 	bl	800bc40 <SPI_WaitFlagStateUntilTimeout>
 800bec6:	4603      	mov	r3, r0
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d007      	beq.n	800bedc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bed0:	f043 0220 	orr.w	r2, r3, #32
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bed8:	2303      	movs	r3, #3
 800beda:	e023      	b.n	800bf24 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	685b      	ldr	r3, [r3, #4]
 800bee0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bee4:	d11d      	bne.n	800bf22 <SPI_EndRxTransaction+0xa6>
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	689b      	ldr	r3, [r3, #8]
 800beea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800beee:	d004      	beq.n	800befa <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	689b      	ldr	r3, [r3, #8]
 800bef4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bef8:	d113      	bne.n	800bf22 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	9300      	str	r3, [sp, #0]
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	2200      	movs	r2, #0
 800bf02:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800bf06:	68f8      	ldr	r0, [r7, #12]
 800bf08:	f7ff ff22 	bl	800bd50 <SPI_WaitFifoStateUntilTimeout>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d007      	beq.n	800bf22 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf16:	f043 0220 	orr.w	r2, r3, #32
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800bf1e:	2303      	movs	r3, #3
 800bf20:	e000      	b.n	800bf24 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800bf22:	2300      	movs	r3, #0
}
 800bf24:	4618      	mov	r0, r3
 800bf26:	3710      	adds	r7, #16
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	bd80      	pop	{r7, pc}

0800bf2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b086      	sub	sp, #24
 800bf30:	af02      	add	r7, sp, #8
 800bf32:	60f8      	str	r0, [r7, #12]
 800bf34:	60b9      	str	r1, [r7, #8]
 800bf36:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	9300      	str	r3, [sp, #0]
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800bf44:	68f8      	ldr	r0, [r7, #12]
 800bf46:	f7ff ff03 	bl	800bd50 <SPI_WaitFifoStateUntilTimeout>
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d007      	beq.n	800bf60 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf54:	f043 0220 	orr.w	r2, r3, #32
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bf5c:	2303      	movs	r3, #3
 800bf5e:	e027      	b.n	800bfb0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	9300      	str	r3, [sp, #0]
 800bf64:	68bb      	ldr	r3, [r7, #8]
 800bf66:	2200      	movs	r2, #0
 800bf68:	2180      	movs	r1, #128	@ 0x80
 800bf6a:	68f8      	ldr	r0, [r7, #12]
 800bf6c:	f7ff fe68 	bl	800bc40 <SPI_WaitFlagStateUntilTimeout>
 800bf70:	4603      	mov	r3, r0
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d007      	beq.n	800bf86 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf7a:	f043 0220 	orr.w	r2, r3, #32
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bf82:	2303      	movs	r3, #3
 800bf84:	e014      	b.n	800bfb0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	9300      	str	r3, [sp, #0]
 800bf8a:	68bb      	ldr	r3, [r7, #8]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800bf92:	68f8      	ldr	r0, [r7, #12]
 800bf94:	f7ff fedc 	bl	800bd50 <SPI_WaitFifoStateUntilTimeout>
 800bf98:	4603      	mov	r3, r0
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d007      	beq.n	800bfae <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bfa2:	f043 0220 	orr.w	r2, r3, #32
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bfaa:	2303      	movs	r3, #3
 800bfac:	e000      	b.n	800bfb0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800bfae:	2300      	movs	r3, #0
}
 800bfb0:	4618      	mov	r0, r3
 800bfb2:	3710      	adds	r7, #16
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	bd80      	pop	{r7, pc}

0800bfb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b082      	sub	sp, #8
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d101      	bne.n	800bfca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	e0e6      	b.n	800c198 <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	4a74      	ldr	r2, [pc, #464]	@ (800c1a0 <HAL_TIM_Base_Init+0x1e8>)
 800bfd0:	4293      	cmp	r3, r2
 800bfd2:	d036      	beq.n	800c042 <HAL_TIM_Base_Init+0x8a>
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfdc:	d031      	beq.n	800c042 <HAL_TIM_Base_Init+0x8a>
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	4a70      	ldr	r2, [pc, #448]	@ (800c1a4 <HAL_TIM_Base_Init+0x1ec>)
 800bfe4:	4293      	cmp	r3, r2
 800bfe6:	d02c      	beq.n	800c042 <HAL_TIM_Base_Init+0x8a>
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	4a6e      	ldr	r2, [pc, #440]	@ (800c1a8 <HAL_TIM_Base_Init+0x1f0>)
 800bfee:	4293      	cmp	r3, r2
 800bff0:	d027      	beq.n	800c042 <HAL_TIM_Base_Init+0x8a>
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4a6d      	ldr	r2, [pc, #436]	@ (800c1ac <HAL_TIM_Base_Init+0x1f4>)
 800bff8:	4293      	cmp	r3, r2
 800bffa:	d022      	beq.n	800c042 <HAL_TIM_Base_Init+0x8a>
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	4a6b      	ldr	r2, [pc, #428]	@ (800c1b0 <HAL_TIM_Base_Init+0x1f8>)
 800c002:	4293      	cmp	r3, r2
 800c004:	d01d      	beq.n	800c042 <HAL_TIM_Base_Init+0x8a>
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	4a6a      	ldr	r2, [pc, #424]	@ (800c1b4 <HAL_TIM_Base_Init+0x1fc>)
 800c00c:	4293      	cmp	r3, r2
 800c00e:	d018      	beq.n	800c042 <HAL_TIM_Base_Init+0x8a>
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	4a68      	ldr	r2, [pc, #416]	@ (800c1b8 <HAL_TIM_Base_Init+0x200>)
 800c016:	4293      	cmp	r3, r2
 800c018:	d013      	beq.n	800c042 <HAL_TIM_Base_Init+0x8a>
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	4a67      	ldr	r2, [pc, #412]	@ (800c1bc <HAL_TIM_Base_Init+0x204>)
 800c020:	4293      	cmp	r3, r2
 800c022:	d00e      	beq.n	800c042 <HAL_TIM_Base_Init+0x8a>
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	4a65      	ldr	r2, [pc, #404]	@ (800c1c0 <HAL_TIM_Base_Init+0x208>)
 800c02a:	4293      	cmp	r3, r2
 800c02c:	d009      	beq.n	800c042 <HAL_TIM_Base_Init+0x8a>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	4a64      	ldr	r2, [pc, #400]	@ (800c1c4 <HAL_TIM_Base_Init+0x20c>)
 800c034:	4293      	cmp	r3, r2
 800c036:	d004      	beq.n	800c042 <HAL_TIM_Base_Init+0x8a>
 800c038:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800c03c:	4862      	ldr	r0, [pc, #392]	@ (800c1c8 <HAL_TIM_Base_Init+0x210>)
 800c03e:	f7fa fde1 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	689b      	ldr	r3, [r3, #8]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d014      	beq.n	800c074 <HAL_TIM_Base_Init+0xbc>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	689b      	ldr	r3, [r3, #8]
 800c04e:	2b10      	cmp	r3, #16
 800c050:	d010      	beq.n	800c074 <HAL_TIM_Base_Init+0xbc>
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	689b      	ldr	r3, [r3, #8]
 800c056:	2b20      	cmp	r3, #32
 800c058:	d00c      	beq.n	800c074 <HAL_TIM_Base_Init+0xbc>
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	689b      	ldr	r3, [r3, #8]
 800c05e:	2b40      	cmp	r3, #64	@ 0x40
 800c060:	d008      	beq.n	800c074 <HAL_TIM_Base_Init+0xbc>
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	689b      	ldr	r3, [r3, #8]
 800c066:	2b60      	cmp	r3, #96	@ 0x60
 800c068:	d004      	beq.n	800c074 <HAL_TIM_Base_Init+0xbc>
 800c06a:	f240 1117 	movw	r1, #279	@ 0x117
 800c06e:	4856      	ldr	r0, [pc, #344]	@ (800c1c8 <HAL_TIM_Base_Init+0x210>)
 800c070:	f7fa fdc8 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	691b      	ldr	r3, [r3, #16]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d00e      	beq.n	800c09a <HAL_TIM_Base_Init+0xe2>
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	691b      	ldr	r3, [r3, #16]
 800c080:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c084:	d009      	beq.n	800c09a <HAL_TIM_Base_Init+0xe2>
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	691b      	ldr	r3, [r3, #16]
 800c08a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c08e:	d004      	beq.n	800c09a <HAL_TIM_Base_Init+0xe2>
 800c090:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800c094:	484c      	ldr	r0, [pc, #304]	@ (800c1c8 <HAL_TIM_Base_Init+0x210>)
 800c096:	f7fa fdb5 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0a2:	d004      	beq.n	800c0ae <HAL_TIM_Base_Init+0xf6>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	4a40      	ldr	r2, [pc, #256]	@ (800c1ac <HAL_TIM_Base_Init+0x1f4>)
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d107      	bne.n	800c0be <HAL_TIM_Base_Init+0x106>
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	68db      	ldr	r3, [r3, #12]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	bf14      	ite	ne
 800c0b6:	2301      	movne	r3, #1
 800c0b8:	2300      	moveq	r3, #0
 800c0ba:	b2db      	uxtb	r3, r3
 800c0bc:	e00e      	b.n	800c0dc <HAL_TIM_Base_Init+0x124>
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	68db      	ldr	r3, [r3, #12]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d006      	beq.n	800c0d4 <HAL_TIM_Base_Init+0x11c>
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	68db      	ldr	r3, [r3, #12]
 800c0ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c0ce:	d201      	bcs.n	800c0d4 <HAL_TIM_Base_Init+0x11c>
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	e000      	b.n	800c0d6 <HAL_TIM_Base_Init+0x11e>
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	f003 0301 	and.w	r3, r3, #1
 800c0da:	b2db      	uxtb	r3, r3
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d104      	bne.n	800c0ea <HAL_TIM_Base_Init+0x132>
 800c0e0:	f240 1119 	movw	r1, #281	@ 0x119
 800c0e4:	4838      	ldr	r0, [pc, #224]	@ (800c1c8 <HAL_TIM_Base_Init+0x210>)
 800c0e6:	f7fa fd8d 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	699b      	ldr	r3, [r3, #24]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d008      	beq.n	800c104 <HAL_TIM_Base_Init+0x14c>
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	699b      	ldr	r3, [r3, #24]
 800c0f6:	2b80      	cmp	r3, #128	@ 0x80
 800c0f8:	d004      	beq.n	800c104 <HAL_TIM_Base_Init+0x14c>
 800c0fa:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800c0fe:	4832      	ldr	r0, [pc, #200]	@ (800c1c8 <HAL_TIM_Base_Init+0x210>)
 800c100:	f7fa fd80 	bl	8006c04 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c10a:	b2db      	uxtb	r3, r3
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d106      	bne.n	800c11e <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2200      	movs	r2, #0
 800c114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c118:	6878      	ldr	r0, [r7, #4]
 800c11a:	f7fb f9d1 	bl	80074c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	2202      	movs	r2, #2
 800c122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681a      	ldr	r2, [r3, #0]
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	3304      	adds	r3, #4
 800c12e:	4619      	mov	r1, r3
 800c130:	4610      	mov	r0, r2
 800c132:	f001 ff43 	bl	800dfbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	2201      	movs	r2, #1
 800c13a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2201      	movs	r2, #1
 800c142:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2201      	movs	r2, #1
 800c14a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2201      	movs	r2, #1
 800c152:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2201      	movs	r2, #1
 800c15a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2201      	movs	r2, #1
 800c162:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	2201      	movs	r2, #1
 800c16a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2201      	movs	r2, #1
 800c172:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	2201      	movs	r2, #1
 800c17a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2201      	movs	r2, #1
 800c182:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2201      	movs	r2, #1
 800c18a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	2201      	movs	r2, #1
 800c192:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c196:	2300      	movs	r3, #0
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3708      	adds	r7, #8
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}
 800c1a0:	40012c00 	.word	0x40012c00
 800c1a4:	40000400 	.word	0x40000400
 800c1a8:	40000800 	.word	0x40000800
 800c1ac:	40000c00 	.word	0x40000c00
 800c1b0:	40001000 	.word	0x40001000
 800c1b4:	40001400 	.word	0x40001400
 800c1b8:	40013400 	.word	0x40013400
 800c1bc:	40014000 	.word	0x40014000
 800c1c0:	40014400 	.word	0x40014400
 800c1c4:	40014800 	.word	0x40014800
 800c1c8:	08011ad8 	.word	0x08011ad8

0800c1cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b084      	sub	sp, #16
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	4a4a      	ldr	r2, [pc, #296]	@ (800c304 <HAL_TIM_Base_Start_IT+0x138>)
 800c1da:	4293      	cmp	r3, r2
 800c1dc:	d036      	beq.n	800c24c <HAL_TIM_Base_Start_IT+0x80>
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c1e6:	d031      	beq.n	800c24c <HAL_TIM_Base_Start_IT+0x80>
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	4a46      	ldr	r2, [pc, #280]	@ (800c308 <HAL_TIM_Base_Start_IT+0x13c>)
 800c1ee:	4293      	cmp	r3, r2
 800c1f0:	d02c      	beq.n	800c24c <HAL_TIM_Base_Start_IT+0x80>
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	4a45      	ldr	r2, [pc, #276]	@ (800c30c <HAL_TIM_Base_Start_IT+0x140>)
 800c1f8:	4293      	cmp	r3, r2
 800c1fa:	d027      	beq.n	800c24c <HAL_TIM_Base_Start_IT+0x80>
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	4a43      	ldr	r2, [pc, #268]	@ (800c310 <HAL_TIM_Base_Start_IT+0x144>)
 800c202:	4293      	cmp	r3, r2
 800c204:	d022      	beq.n	800c24c <HAL_TIM_Base_Start_IT+0x80>
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	4a42      	ldr	r2, [pc, #264]	@ (800c314 <HAL_TIM_Base_Start_IT+0x148>)
 800c20c:	4293      	cmp	r3, r2
 800c20e:	d01d      	beq.n	800c24c <HAL_TIM_Base_Start_IT+0x80>
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	4a40      	ldr	r2, [pc, #256]	@ (800c318 <HAL_TIM_Base_Start_IT+0x14c>)
 800c216:	4293      	cmp	r3, r2
 800c218:	d018      	beq.n	800c24c <HAL_TIM_Base_Start_IT+0x80>
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	4a3f      	ldr	r2, [pc, #252]	@ (800c31c <HAL_TIM_Base_Start_IT+0x150>)
 800c220:	4293      	cmp	r3, r2
 800c222:	d013      	beq.n	800c24c <HAL_TIM_Base_Start_IT+0x80>
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	4a3d      	ldr	r2, [pc, #244]	@ (800c320 <HAL_TIM_Base_Start_IT+0x154>)
 800c22a:	4293      	cmp	r3, r2
 800c22c:	d00e      	beq.n	800c24c <HAL_TIM_Base_Start_IT+0x80>
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	4a3c      	ldr	r2, [pc, #240]	@ (800c324 <HAL_TIM_Base_Start_IT+0x158>)
 800c234:	4293      	cmp	r3, r2
 800c236:	d009      	beq.n	800c24c <HAL_TIM_Base_Start_IT+0x80>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	4a3a      	ldr	r2, [pc, #232]	@ (800c328 <HAL_TIM_Base_Start_IT+0x15c>)
 800c23e:	4293      	cmp	r3, r2
 800c240:	d004      	beq.n	800c24c <HAL_TIM_Base_Start_IT+0x80>
 800c242:	f240 11d3 	movw	r1, #467	@ 0x1d3
 800c246:	4839      	ldr	r0, [pc, #228]	@ (800c32c <HAL_TIM_Base_Start_IT+0x160>)
 800c248:	f7fa fcdc 	bl	8006c04 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c252:	b2db      	uxtb	r3, r3
 800c254:	2b01      	cmp	r3, #1
 800c256:	d001      	beq.n	800c25c <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 800c258:	2301      	movs	r3, #1
 800c25a:	e04f      	b.n	800c2fc <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2202      	movs	r2, #2
 800c260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	68da      	ldr	r2, [r3, #12]
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f042 0201 	orr.w	r2, r2, #1
 800c272:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	4a22      	ldr	r2, [pc, #136]	@ (800c304 <HAL_TIM_Base_Start_IT+0x138>)
 800c27a:	4293      	cmp	r3, r2
 800c27c:	d01d      	beq.n	800c2ba <HAL_TIM_Base_Start_IT+0xee>
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c286:	d018      	beq.n	800c2ba <HAL_TIM_Base_Start_IT+0xee>
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	4a1e      	ldr	r2, [pc, #120]	@ (800c308 <HAL_TIM_Base_Start_IT+0x13c>)
 800c28e:	4293      	cmp	r3, r2
 800c290:	d013      	beq.n	800c2ba <HAL_TIM_Base_Start_IT+0xee>
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	4a1d      	ldr	r2, [pc, #116]	@ (800c30c <HAL_TIM_Base_Start_IT+0x140>)
 800c298:	4293      	cmp	r3, r2
 800c29a:	d00e      	beq.n	800c2ba <HAL_TIM_Base_Start_IT+0xee>
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	4a1b      	ldr	r2, [pc, #108]	@ (800c310 <HAL_TIM_Base_Start_IT+0x144>)
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	d009      	beq.n	800c2ba <HAL_TIM_Base_Start_IT+0xee>
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	4a1c      	ldr	r2, [pc, #112]	@ (800c31c <HAL_TIM_Base_Start_IT+0x150>)
 800c2ac:	4293      	cmp	r3, r2
 800c2ae:	d004      	beq.n	800c2ba <HAL_TIM_Base_Start_IT+0xee>
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	4a1a      	ldr	r2, [pc, #104]	@ (800c320 <HAL_TIM_Base_Start_IT+0x154>)
 800c2b6:	4293      	cmp	r3, r2
 800c2b8:	d115      	bne.n	800c2e6 <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	689a      	ldr	r2, [r3, #8]
 800c2c0:	4b1b      	ldr	r3, [pc, #108]	@ (800c330 <HAL_TIM_Base_Start_IT+0x164>)
 800c2c2:	4013      	ands	r3, r2
 800c2c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	2b06      	cmp	r3, #6
 800c2ca:	d015      	beq.n	800c2f8 <HAL_TIM_Base_Start_IT+0x12c>
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2d2:	d011      	beq.n	800c2f8 <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	681a      	ldr	r2, [r3, #0]
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f042 0201 	orr.w	r2, r2, #1
 800c2e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2e4:	e008      	b.n	800c2f8 <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	681a      	ldr	r2, [r3, #0]
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f042 0201 	orr.w	r2, r2, #1
 800c2f4:	601a      	str	r2, [r3, #0]
 800c2f6:	e000      	b.n	800c2fa <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c2fa:	2300      	movs	r3, #0
}
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	3710      	adds	r7, #16
 800c300:	46bd      	mov	sp, r7
 800c302:	bd80      	pop	{r7, pc}
 800c304:	40012c00 	.word	0x40012c00
 800c308:	40000400 	.word	0x40000400
 800c30c:	40000800 	.word	0x40000800
 800c310:	40000c00 	.word	0x40000c00
 800c314:	40001000 	.word	0x40001000
 800c318:	40001400 	.word	0x40001400
 800c31c:	40013400 	.word	0x40013400
 800c320:	40014000 	.word	0x40014000
 800c324:	40014400 	.word	0x40014400
 800c328:	40014800 	.word	0x40014800
 800c32c:	08011ad8 	.word	0x08011ad8
 800c330:	00010007 	.word	0x00010007

0800c334 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b082      	sub	sp, #8
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	4a31      	ldr	r2, [pc, #196]	@ (800c408 <HAL_TIM_Base_Stop_IT+0xd4>)
 800c342:	4293      	cmp	r3, r2
 800c344:	d036      	beq.n	800c3b4 <HAL_TIM_Base_Stop_IT+0x80>
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c34e:	d031      	beq.n	800c3b4 <HAL_TIM_Base_Stop_IT+0x80>
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	4a2d      	ldr	r2, [pc, #180]	@ (800c40c <HAL_TIM_Base_Stop_IT+0xd8>)
 800c356:	4293      	cmp	r3, r2
 800c358:	d02c      	beq.n	800c3b4 <HAL_TIM_Base_Stop_IT+0x80>
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	4a2c      	ldr	r2, [pc, #176]	@ (800c410 <HAL_TIM_Base_Stop_IT+0xdc>)
 800c360:	4293      	cmp	r3, r2
 800c362:	d027      	beq.n	800c3b4 <HAL_TIM_Base_Stop_IT+0x80>
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	4a2a      	ldr	r2, [pc, #168]	@ (800c414 <HAL_TIM_Base_Stop_IT+0xe0>)
 800c36a:	4293      	cmp	r3, r2
 800c36c:	d022      	beq.n	800c3b4 <HAL_TIM_Base_Stop_IT+0x80>
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	4a29      	ldr	r2, [pc, #164]	@ (800c418 <HAL_TIM_Base_Stop_IT+0xe4>)
 800c374:	4293      	cmp	r3, r2
 800c376:	d01d      	beq.n	800c3b4 <HAL_TIM_Base_Stop_IT+0x80>
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	4a27      	ldr	r2, [pc, #156]	@ (800c41c <HAL_TIM_Base_Stop_IT+0xe8>)
 800c37e:	4293      	cmp	r3, r2
 800c380:	d018      	beq.n	800c3b4 <HAL_TIM_Base_Stop_IT+0x80>
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	4a26      	ldr	r2, [pc, #152]	@ (800c420 <HAL_TIM_Base_Stop_IT+0xec>)
 800c388:	4293      	cmp	r3, r2
 800c38a:	d013      	beq.n	800c3b4 <HAL_TIM_Base_Stop_IT+0x80>
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	4a24      	ldr	r2, [pc, #144]	@ (800c424 <HAL_TIM_Base_Stop_IT+0xf0>)
 800c392:	4293      	cmp	r3, r2
 800c394:	d00e      	beq.n	800c3b4 <HAL_TIM_Base_Stop_IT+0x80>
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	4a23      	ldr	r2, [pc, #140]	@ (800c428 <HAL_TIM_Base_Stop_IT+0xf4>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d009      	beq.n	800c3b4 <HAL_TIM_Base_Stop_IT+0x80>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	4a21      	ldr	r2, [pc, #132]	@ (800c42c <HAL_TIM_Base_Stop_IT+0xf8>)
 800c3a6:	4293      	cmp	r3, r2
 800c3a8:	d004      	beq.n	800c3b4 <HAL_TIM_Base_Stop_IT+0x80>
 800c3aa:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800c3ae:	4820      	ldr	r0, [pc, #128]	@ (800c430 <HAL_TIM_Base_Stop_IT+0xfc>)
 800c3b0:	f7fa fc28 	bl	8006c04 <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	68da      	ldr	r2, [r3, #12]
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	f022 0201 	bic.w	r2, r2, #1
 800c3c2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	6a1a      	ldr	r2, [r3, #32]
 800c3ca:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c3ce:	4013      	ands	r3, r2
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d10f      	bne.n	800c3f4 <HAL_TIM_Base_Stop_IT+0xc0>
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	6a1a      	ldr	r2, [r3, #32]
 800c3da:	f240 4344 	movw	r3, #1092	@ 0x444
 800c3de:	4013      	ands	r3, r2
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d107      	bne.n	800c3f4 <HAL_TIM_Base_Stop_IT+0xc0>
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	681a      	ldr	r2, [r3, #0]
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	f022 0201 	bic.w	r2, r2, #1
 800c3f2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800c3fc:	2300      	movs	r3, #0
}
 800c3fe:	4618      	mov	r0, r3
 800c400:	3708      	adds	r7, #8
 800c402:	46bd      	mov	sp, r7
 800c404:	bd80      	pop	{r7, pc}
 800c406:	bf00      	nop
 800c408:	40012c00 	.word	0x40012c00
 800c40c:	40000400 	.word	0x40000400
 800c410:	40000800 	.word	0x40000800
 800c414:	40000c00 	.word	0x40000c00
 800c418:	40001000 	.word	0x40001000
 800c41c:	40001400 	.word	0x40001400
 800c420:	40013400 	.word	0x40013400
 800c424:	40014000 	.word	0x40014000
 800c428:	40014400 	.word	0x40014400
 800c42c:	40014800 	.word	0x40014800
 800c430:	08011ad8 	.word	0x08011ad8

0800c434 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b082      	sub	sp, #8
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d101      	bne.n	800c446 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c442:	2301      	movs	r3, #1
 800c444:	e0e6      	b.n	800c614 <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	4a74      	ldr	r2, [pc, #464]	@ (800c61c <HAL_TIM_PWM_Init+0x1e8>)
 800c44c:	4293      	cmp	r3, r2
 800c44e:	d036      	beq.n	800c4be <HAL_TIM_PWM_Init+0x8a>
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c458:	d031      	beq.n	800c4be <HAL_TIM_PWM_Init+0x8a>
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	4a70      	ldr	r2, [pc, #448]	@ (800c620 <HAL_TIM_PWM_Init+0x1ec>)
 800c460:	4293      	cmp	r3, r2
 800c462:	d02c      	beq.n	800c4be <HAL_TIM_PWM_Init+0x8a>
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	4a6e      	ldr	r2, [pc, #440]	@ (800c624 <HAL_TIM_PWM_Init+0x1f0>)
 800c46a:	4293      	cmp	r3, r2
 800c46c:	d027      	beq.n	800c4be <HAL_TIM_PWM_Init+0x8a>
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	4a6d      	ldr	r2, [pc, #436]	@ (800c628 <HAL_TIM_PWM_Init+0x1f4>)
 800c474:	4293      	cmp	r3, r2
 800c476:	d022      	beq.n	800c4be <HAL_TIM_PWM_Init+0x8a>
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	4a6b      	ldr	r2, [pc, #428]	@ (800c62c <HAL_TIM_PWM_Init+0x1f8>)
 800c47e:	4293      	cmp	r3, r2
 800c480:	d01d      	beq.n	800c4be <HAL_TIM_PWM_Init+0x8a>
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	4a6a      	ldr	r2, [pc, #424]	@ (800c630 <HAL_TIM_PWM_Init+0x1fc>)
 800c488:	4293      	cmp	r3, r2
 800c48a:	d018      	beq.n	800c4be <HAL_TIM_PWM_Init+0x8a>
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	4a68      	ldr	r2, [pc, #416]	@ (800c634 <HAL_TIM_PWM_Init+0x200>)
 800c492:	4293      	cmp	r3, r2
 800c494:	d013      	beq.n	800c4be <HAL_TIM_PWM_Init+0x8a>
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	4a67      	ldr	r2, [pc, #412]	@ (800c638 <HAL_TIM_PWM_Init+0x204>)
 800c49c:	4293      	cmp	r3, r2
 800c49e:	d00e      	beq.n	800c4be <HAL_TIM_PWM_Init+0x8a>
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	4a65      	ldr	r2, [pc, #404]	@ (800c63c <HAL_TIM_PWM_Init+0x208>)
 800c4a6:	4293      	cmp	r3, r2
 800c4a8:	d009      	beq.n	800c4be <HAL_TIM_PWM_Init+0x8a>
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	4a64      	ldr	r2, [pc, #400]	@ (800c640 <HAL_TIM_PWM_Init+0x20c>)
 800c4b0:	4293      	cmp	r3, r2
 800c4b2:	d004      	beq.n	800c4be <HAL_TIM_PWM_Init+0x8a>
 800c4b4:	f240 5133 	movw	r1, #1331	@ 0x533
 800c4b8:	4862      	ldr	r0, [pc, #392]	@ (800c644 <HAL_TIM_PWM_Init+0x210>)
 800c4ba:	f7fa fba3 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	689b      	ldr	r3, [r3, #8]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d014      	beq.n	800c4f0 <HAL_TIM_PWM_Init+0xbc>
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	689b      	ldr	r3, [r3, #8]
 800c4ca:	2b10      	cmp	r3, #16
 800c4cc:	d010      	beq.n	800c4f0 <HAL_TIM_PWM_Init+0xbc>
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	689b      	ldr	r3, [r3, #8]
 800c4d2:	2b20      	cmp	r3, #32
 800c4d4:	d00c      	beq.n	800c4f0 <HAL_TIM_PWM_Init+0xbc>
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	689b      	ldr	r3, [r3, #8]
 800c4da:	2b40      	cmp	r3, #64	@ 0x40
 800c4dc:	d008      	beq.n	800c4f0 <HAL_TIM_PWM_Init+0xbc>
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	689b      	ldr	r3, [r3, #8]
 800c4e2:	2b60      	cmp	r3, #96	@ 0x60
 800c4e4:	d004      	beq.n	800c4f0 <HAL_TIM_PWM_Init+0xbc>
 800c4e6:	f240 5134 	movw	r1, #1332	@ 0x534
 800c4ea:	4856      	ldr	r0, [pc, #344]	@ (800c644 <HAL_TIM_PWM_Init+0x210>)
 800c4ec:	f7fa fb8a 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	691b      	ldr	r3, [r3, #16]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d00e      	beq.n	800c516 <HAL_TIM_PWM_Init+0xe2>
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	691b      	ldr	r3, [r3, #16]
 800c4fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c500:	d009      	beq.n	800c516 <HAL_TIM_PWM_Init+0xe2>
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	691b      	ldr	r3, [r3, #16]
 800c506:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c50a:	d004      	beq.n	800c516 <HAL_TIM_PWM_Init+0xe2>
 800c50c:	f240 5135 	movw	r1, #1333	@ 0x535
 800c510:	484c      	ldr	r0, [pc, #304]	@ (800c644 <HAL_TIM_PWM_Init+0x210>)
 800c512:	f7fa fb77 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c51e:	d004      	beq.n	800c52a <HAL_TIM_PWM_Init+0xf6>
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	4a40      	ldr	r2, [pc, #256]	@ (800c628 <HAL_TIM_PWM_Init+0x1f4>)
 800c526:	4293      	cmp	r3, r2
 800c528:	d107      	bne.n	800c53a <HAL_TIM_PWM_Init+0x106>
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	68db      	ldr	r3, [r3, #12]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	bf14      	ite	ne
 800c532:	2301      	movne	r3, #1
 800c534:	2300      	moveq	r3, #0
 800c536:	b2db      	uxtb	r3, r3
 800c538:	e00e      	b.n	800c558 <HAL_TIM_PWM_Init+0x124>
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	68db      	ldr	r3, [r3, #12]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d006      	beq.n	800c550 <HAL_TIM_PWM_Init+0x11c>
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	68db      	ldr	r3, [r3, #12]
 800c546:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c54a:	d201      	bcs.n	800c550 <HAL_TIM_PWM_Init+0x11c>
 800c54c:	2301      	movs	r3, #1
 800c54e:	e000      	b.n	800c552 <HAL_TIM_PWM_Init+0x11e>
 800c550:	2300      	movs	r3, #0
 800c552:	f003 0301 	and.w	r3, r3, #1
 800c556:	b2db      	uxtb	r3, r3
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d104      	bne.n	800c566 <HAL_TIM_PWM_Init+0x132>
 800c55c:	f240 5136 	movw	r1, #1334	@ 0x536
 800c560:	4838      	ldr	r0, [pc, #224]	@ (800c644 <HAL_TIM_PWM_Init+0x210>)
 800c562:	f7fa fb4f 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	699b      	ldr	r3, [r3, #24]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d008      	beq.n	800c580 <HAL_TIM_PWM_Init+0x14c>
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	699b      	ldr	r3, [r3, #24]
 800c572:	2b80      	cmp	r3, #128	@ 0x80
 800c574:	d004      	beq.n	800c580 <HAL_TIM_PWM_Init+0x14c>
 800c576:	f240 5137 	movw	r1, #1335	@ 0x537
 800c57a:	4832      	ldr	r0, [pc, #200]	@ (800c644 <HAL_TIM_PWM_Init+0x210>)
 800c57c:	f7fa fb42 	bl	8006c04 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c586:	b2db      	uxtb	r3, r3
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d106      	bne.n	800c59a <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2200      	movs	r2, #0
 800c590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c594:	6878      	ldr	r0, [r7, #4]
 800c596:	f000 f857 	bl	800c648 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	2202      	movs	r2, #2
 800c59e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681a      	ldr	r2, [r3, #0]
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	3304      	adds	r3, #4
 800c5aa:	4619      	mov	r1, r3
 800c5ac:	4610      	mov	r0, r2
 800c5ae:	f001 fd05 	bl	800dfbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	2201      	movs	r2, #1
 800c5b6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	2201      	movs	r2, #1
 800c5be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	2201      	movs	r2, #1
 800c5c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	2201      	movs	r2, #1
 800c5ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	2201      	movs	r2, #1
 800c5d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	2201      	movs	r2, #1
 800c5de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	2201      	movs	r2, #1
 800c5e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	2201      	movs	r2, #1
 800c5ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	2201      	movs	r2, #1
 800c5f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	2201      	movs	r2, #1
 800c5fe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	2201      	movs	r2, #1
 800c606:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2201      	movs	r2, #1
 800c60e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c612:	2300      	movs	r3, #0
}
 800c614:	4618      	mov	r0, r3
 800c616:	3708      	adds	r7, #8
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}
 800c61c:	40012c00 	.word	0x40012c00
 800c620:	40000400 	.word	0x40000400
 800c624:	40000800 	.word	0x40000800
 800c628:	40000c00 	.word	0x40000c00
 800c62c:	40001000 	.word	0x40001000
 800c630:	40001400 	.word	0x40001400
 800c634:	40013400 	.word	0x40013400
 800c638:	40014000 	.word	0x40014000
 800c63c:	40014400 	.word	0x40014400
 800c640:	40014800 	.word	0x40014800
 800c644:	08011ad8 	.word	0x08011ad8

0800c648 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c648:	b480      	push	{r7}
 800c64a:	b083      	sub	sp, #12
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c650:	bf00      	nop
 800c652:	370c      	adds	r7, #12
 800c654:	46bd      	mov	sp, r7
 800c656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65a:	4770      	bx	lr

0800c65c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b084      	sub	sp, #16
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]
 800c664:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	4a85      	ldr	r2, [pc, #532]	@ (800c880 <HAL_TIM_PWM_Start+0x224>)
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d115      	bne.n	800c69c <HAL_TIM_PWM_Start+0x40>
 800c670:	683b      	ldr	r3, [r7, #0]
 800c672:	2b00      	cmp	r3, #0
 800c674:	f000 808d 	beq.w	800c792 <HAL_TIM_PWM_Start+0x136>
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	2b04      	cmp	r3, #4
 800c67c:	f000 8089 	beq.w	800c792 <HAL_TIM_PWM_Start+0x136>
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	2b08      	cmp	r3, #8
 800c684:	f000 8085 	beq.w	800c792 <HAL_TIM_PWM_Start+0x136>
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	2b0c      	cmp	r3, #12
 800c68c:	f000 8081 	beq.w	800c792 <HAL_TIM_PWM_Start+0x136>
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	2b10      	cmp	r3, #16
 800c694:	d07d      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	2b14      	cmp	r3, #20
 800c69a:	d07a      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6a4:	d10b      	bne.n	800c6be <HAL_TIM_PWM_Start+0x62>
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d072      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	2b04      	cmp	r3, #4
 800c6b0:	d06f      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	2b08      	cmp	r3, #8
 800c6b6:	d06c      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	2b0c      	cmp	r3, #12
 800c6bc:	d069      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	4a70      	ldr	r2, [pc, #448]	@ (800c884 <HAL_TIM_PWM_Start+0x228>)
 800c6c4:	4293      	cmp	r3, r2
 800c6c6:	d10b      	bne.n	800c6e0 <HAL_TIM_PWM_Start+0x84>
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d061      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	2b04      	cmp	r3, #4
 800c6d2:	d05e      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	2b08      	cmp	r3, #8
 800c6d8:	d05b      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	2b0c      	cmp	r3, #12
 800c6de:	d058      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	4a68      	ldr	r2, [pc, #416]	@ (800c888 <HAL_TIM_PWM_Start+0x22c>)
 800c6e6:	4293      	cmp	r3, r2
 800c6e8:	d10b      	bne.n	800c702 <HAL_TIM_PWM_Start+0xa6>
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d050      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	2b04      	cmp	r3, #4
 800c6f4:	d04d      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	2b08      	cmp	r3, #8
 800c6fa:	d04a      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	2b0c      	cmp	r3, #12
 800c700:	d047      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	4a61      	ldr	r2, [pc, #388]	@ (800c88c <HAL_TIM_PWM_Start+0x230>)
 800c708:	4293      	cmp	r3, r2
 800c70a:	d10b      	bne.n	800c724 <HAL_TIM_PWM_Start+0xc8>
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d03f      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	2b04      	cmp	r3, #4
 800c716:	d03c      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	2b08      	cmp	r3, #8
 800c71c:	d039      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c71e:	683b      	ldr	r3, [r7, #0]
 800c720:	2b0c      	cmp	r3, #12
 800c722:	d036      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4a59      	ldr	r2, [pc, #356]	@ (800c890 <HAL_TIM_PWM_Start+0x234>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d111      	bne.n	800c752 <HAL_TIM_PWM_Start+0xf6>
 800c72e:	683b      	ldr	r3, [r7, #0]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d02e      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	2b04      	cmp	r3, #4
 800c738:	d02b      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	2b08      	cmp	r3, #8
 800c73e:	d028      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	2b0c      	cmp	r3, #12
 800c744:	d025      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	2b10      	cmp	r3, #16
 800c74a:	d022      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	2b14      	cmp	r3, #20
 800c750:	d01f      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	4a4f      	ldr	r2, [pc, #316]	@ (800c894 <HAL_TIM_PWM_Start+0x238>)
 800c758:	4293      	cmp	r3, r2
 800c75a:	d105      	bne.n	800c768 <HAL_TIM_PWM_Start+0x10c>
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d017      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c762:	683b      	ldr	r3, [r7, #0]
 800c764:	2b04      	cmp	r3, #4
 800c766:	d014      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	4a4a      	ldr	r2, [pc, #296]	@ (800c898 <HAL_TIM_PWM_Start+0x23c>)
 800c76e:	4293      	cmp	r3, r2
 800c770:	d102      	bne.n	800c778 <HAL_TIM_PWM_Start+0x11c>
 800c772:	683b      	ldr	r3, [r7, #0]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d00c      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	4a47      	ldr	r2, [pc, #284]	@ (800c89c <HAL_TIM_PWM_Start+0x240>)
 800c77e:	4293      	cmp	r3, r2
 800c780:	d102      	bne.n	800c788 <HAL_TIM_PWM_Start+0x12c>
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d004      	beq.n	800c792 <HAL_TIM_PWM_Start+0x136>
 800c788:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 800c78c:	4844      	ldr	r0, [pc, #272]	@ (800c8a0 <HAL_TIM_PWM_Start+0x244>)
 800c78e:	f7fa fa39 	bl	8006c04 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d109      	bne.n	800c7ac <HAL_TIM_PWM_Start+0x150>
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c79e:	b2db      	uxtb	r3, r3
 800c7a0:	2b01      	cmp	r3, #1
 800c7a2:	bf14      	ite	ne
 800c7a4:	2301      	movne	r3, #1
 800c7a6:	2300      	moveq	r3, #0
 800c7a8:	b2db      	uxtb	r3, r3
 800c7aa:	e03c      	b.n	800c826 <HAL_TIM_PWM_Start+0x1ca>
 800c7ac:	683b      	ldr	r3, [r7, #0]
 800c7ae:	2b04      	cmp	r3, #4
 800c7b0:	d109      	bne.n	800c7c6 <HAL_TIM_PWM_Start+0x16a>
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c7b8:	b2db      	uxtb	r3, r3
 800c7ba:	2b01      	cmp	r3, #1
 800c7bc:	bf14      	ite	ne
 800c7be:	2301      	movne	r3, #1
 800c7c0:	2300      	moveq	r3, #0
 800c7c2:	b2db      	uxtb	r3, r3
 800c7c4:	e02f      	b.n	800c826 <HAL_TIM_PWM_Start+0x1ca>
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	2b08      	cmp	r3, #8
 800c7ca:	d109      	bne.n	800c7e0 <HAL_TIM_PWM_Start+0x184>
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c7d2:	b2db      	uxtb	r3, r3
 800c7d4:	2b01      	cmp	r3, #1
 800c7d6:	bf14      	ite	ne
 800c7d8:	2301      	movne	r3, #1
 800c7da:	2300      	moveq	r3, #0
 800c7dc:	b2db      	uxtb	r3, r3
 800c7de:	e022      	b.n	800c826 <HAL_TIM_PWM_Start+0x1ca>
 800c7e0:	683b      	ldr	r3, [r7, #0]
 800c7e2:	2b0c      	cmp	r3, #12
 800c7e4:	d109      	bne.n	800c7fa <HAL_TIM_PWM_Start+0x19e>
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c7ec:	b2db      	uxtb	r3, r3
 800c7ee:	2b01      	cmp	r3, #1
 800c7f0:	bf14      	ite	ne
 800c7f2:	2301      	movne	r3, #1
 800c7f4:	2300      	moveq	r3, #0
 800c7f6:	b2db      	uxtb	r3, r3
 800c7f8:	e015      	b.n	800c826 <HAL_TIM_PWM_Start+0x1ca>
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	2b10      	cmp	r3, #16
 800c7fe:	d109      	bne.n	800c814 <HAL_TIM_PWM_Start+0x1b8>
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c806:	b2db      	uxtb	r3, r3
 800c808:	2b01      	cmp	r3, #1
 800c80a:	bf14      	ite	ne
 800c80c:	2301      	movne	r3, #1
 800c80e:	2300      	moveq	r3, #0
 800c810:	b2db      	uxtb	r3, r3
 800c812:	e008      	b.n	800c826 <HAL_TIM_PWM_Start+0x1ca>
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	2b01      	cmp	r3, #1
 800c81e:	bf14      	ite	ne
 800c820:	2301      	movne	r3, #1
 800c822:	2300      	moveq	r3, #0
 800c824:	b2db      	uxtb	r3, r3
 800c826:	2b00      	cmp	r3, #0
 800c828:	d001      	beq.n	800c82e <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 800c82a:	2301      	movs	r3, #1
 800c82c:	e0af      	b.n	800c98e <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d104      	bne.n	800c83e <HAL_TIM_PWM_Start+0x1e2>
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	2202      	movs	r2, #2
 800c838:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c83c:	e036      	b.n	800c8ac <HAL_TIM_PWM_Start+0x250>
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	2b04      	cmp	r3, #4
 800c842:	d104      	bne.n	800c84e <HAL_TIM_PWM_Start+0x1f2>
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	2202      	movs	r2, #2
 800c848:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c84c:	e02e      	b.n	800c8ac <HAL_TIM_PWM_Start+0x250>
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	2b08      	cmp	r3, #8
 800c852:	d104      	bne.n	800c85e <HAL_TIM_PWM_Start+0x202>
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2202      	movs	r2, #2
 800c858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c85c:	e026      	b.n	800c8ac <HAL_TIM_PWM_Start+0x250>
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	2b0c      	cmp	r3, #12
 800c862:	d104      	bne.n	800c86e <HAL_TIM_PWM_Start+0x212>
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2202      	movs	r2, #2
 800c868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c86c:	e01e      	b.n	800c8ac <HAL_TIM_PWM_Start+0x250>
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	2b10      	cmp	r3, #16
 800c872:	d117      	bne.n	800c8a4 <HAL_TIM_PWM_Start+0x248>
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	2202      	movs	r2, #2
 800c878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c87c:	e016      	b.n	800c8ac <HAL_TIM_PWM_Start+0x250>
 800c87e:	bf00      	nop
 800c880:	40012c00 	.word	0x40012c00
 800c884:	40000400 	.word	0x40000400
 800c888:	40000800 	.word	0x40000800
 800c88c:	40000c00 	.word	0x40000c00
 800c890:	40013400 	.word	0x40013400
 800c894:	40014000 	.word	0x40014000
 800c898:	40014400 	.word	0x40014400
 800c89c:	40014800 	.word	0x40014800
 800c8a0:	08011ad8 	.word	0x08011ad8
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	2202      	movs	r2, #2
 800c8a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	2201      	movs	r2, #1
 800c8b2:	6839      	ldr	r1, [r7, #0]
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	f002 f821 	bl	800e8fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	4a36      	ldr	r2, [pc, #216]	@ (800c998 <HAL_TIM_PWM_Start+0x33c>)
 800c8c0:	4293      	cmp	r3, r2
 800c8c2:	d013      	beq.n	800c8ec <HAL_TIM_PWM_Start+0x290>
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	4a34      	ldr	r2, [pc, #208]	@ (800c99c <HAL_TIM_PWM_Start+0x340>)
 800c8ca:	4293      	cmp	r3, r2
 800c8cc:	d00e      	beq.n	800c8ec <HAL_TIM_PWM_Start+0x290>
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	4a33      	ldr	r2, [pc, #204]	@ (800c9a0 <HAL_TIM_PWM_Start+0x344>)
 800c8d4:	4293      	cmp	r3, r2
 800c8d6:	d009      	beq.n	800c8ec <HAL_TIM_PWM_Start+0x290>
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	4a31      	ldr	r2, [pc, #196]	@ (800c9a4 <HAL_TIM_PWM_Start+0x348>)
 800c8de:	4293      	cmp	r3, r2
 800c8e0:	d004      	beq.n	800c8ec <HAL_TIM_PWM_Start+0x290>
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	4a30      	ldr	r2, [pc, #192]	@ (800c9a8 <HAL_TIM_PWM_Start+0x34c>)
 800c8e8:	4293      	cmp	r3, r2
 800c8ea:	d101      	bne.n	800c8f0 <HAL_TIM_PWM_Start+0x294>
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	e000      	b.n	800c8f2 <HAL_TIM_PWM_Start+0x296>
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d007      	beq.n	800c906 <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c904:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	4a23      	ldr	r2, [pc, #140]	@ (800c998 <HAL_TIM_PWM_Start+0x33c>)
 800c90c:	4293      	cmp	r3, r2
 800c90e:	d01d      	beq.n	800c94c <HAL_TIM_PWM_Start+0x2f0>
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c918:	d018      	beq.n	800c94c <HAL_TIM_PWM_Start+0x2f0>
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	4a23      	ldr	r2, [pc, #140]	@ (800c9ac <HAL_TIM_PWM_Start+0x350>)
 800c920:	4293      	cmp	r3, r2
 800c922:	d013      	beq.n	800c94c <HAL_TIM_PWM_Start+0x2f0>
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	4a21      	ldr	r2, [pc, #132]	@ (800c9b0 <HAL_TIM_PWM_Start+0x354>)
 800c92a:	4293      	cmp	r3, r2
 800c92c:	d00e      	beq.n	800c94c <HAL_TIM_PWM_Start+0x2f0>
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	4a20      	ldr	r2, [pc, #128]	@ (800c9b4 <HAL_TIM_PWM_Start+0x358>)
 800c934:	4293      	cmp	r3, r2
 800c936:	d009      	beq.n	800c94c <HAL_TIM_PWM_Start+0x2f0>
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	4a17      	ldr	r2, [pc, #92]	@ (800c99c <HAL_TIM_PWM_Start+0x340>)
 800c93e:	4293      	cmp	r3, r2
 800c940:	d004      	beq.n	800c94c <HAL_TIM_PWM_Start+0x2f0>
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	4a16      	ldr	r2, [pc, #88]	@ (800c9a0 <HAL_TIM_PWM_Start+0x344>)
 800c948:	4293      	cmp	r3, r2
 800c94a:	d115      	bne.n	800c978 <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	689a      	ldr	r2, [r3, #8]
 800c952:	4b19      	ldr	r3, [pc, #100]	@ (800c9b8 <HAL_TIM_PWM_Start+0x35c>)
 800c954:	4013      	ands	r3, r2
 800c956:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	2b06      	cmp	r3, #6
 800c95c:	d015      	beq.n	800c98a <HAL_TIM_PWM_Start+0x32e>
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c964:	d011      	beq.n	800c98a <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	681a      	ldr	r2, [r3, #0]
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f042 0201 	orr.w	r2, r2, #1
 800c974:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c976:	e008      	b.n	800c98a <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	681a      	ldr	r2, [r3, #0]
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	f042 0201 	orr.w	r2, r2, #1
 800c986:	601a      	str	r2, [r3, #0]
 800c988:	e000      	b.n	800c98c <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c98a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c98c:	2300      	movs	r3, #0
}
 800c98e:	4618      	mov	r0, r3
 800c990:	3710      	adds	r7, #16
 800c992:	46bd      	mov	sp, r7
 800c994:	bd80      	pop	{r7, pc}
 800c996:	bf00      	nop
 800c998:	40012c00 	.word	0x40012c00
 800c99c:	40013400 	.word	0x40013400
 800c9a0:	40014000 	.word	0x40014000
 800c9a4:	40014400 	.word	0x40014400
 800c9a8:	40014800 	.word	0x40014800
 800c9ac:	40000400 	.word	0x40000400
 800c9b0:	40000800 	.word	0x40000800
 800c9b4:	40000c00 	.word	0x40000c00
 800c9b8:	00010007 	.word	0x00010007

0800c9bc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b082      	sub	sp, #8
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	6078      	str	r0, [r7, #4]
 800c9c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	4a8d      	ldr	r2, [pc, #564]	@ (800cc00 <HAL_TIM_PWM_Stop+0x244>)
 800c9cc:	4293      	cmp	r3, r2
 800c9ce:	d115      	bne.n	800c9fc <HAL_TIM_PWM_Stop+0x40>
 800c9d0:	683b      	ldr	r3, [r7, #0]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	f000 808d 	beq.w	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	2b04      	cmp	r3, #4
 800c9dc:	f000 8089 	beq.w	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800c9e0:	683b      	ldr	r3, [r7, #0]
 800c9e2:	2b08      	cmp	r3, #8
 800c9e4:	f000 8085 	beq.w	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	2b0c      	cmp	r3, #12
 800c9ec:	f000 8081 	beq.w	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	2b10      	cmp	r3, #16
 800c9f4:	d07d      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	2b14      	cmp	r3, #20
 800c9fa:	d07a      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca04:	d10b      	bne.n	800ca1e <HAL_TIM_PWM_Stop+0x62>
 800ca06:	683b      	ldr	r3, [r7, #0]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d072      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	2b04      	cmp	r3, #4
 800ca10:	d06f      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca12:	683b      	ldr	r3, [r7, #0]
 800ca14:	2b08      	cmp	r3, #8
 800ca16:	d06c      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	2b0c      	cmp	r3, #12
 800ca1c:	d069      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	4a78      	ldr	r2, [pc, #480]	@ (800cc04 <HAL_TIM_PWM_Stop+0x248>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d10b      	bne.n	800ca40 <HAL_TIM_PWM_Stop+0x84>
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d061      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	2b04      	cmp	r3, #4
 800ca32:	d05e      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca34:	683b      	ldr	r3, [r7, #0]
 800ca36:	2b08      	cmp	r3, #8
 800ca38:	d05b      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca3a:	683b      	ldr	r3, [r7, #0]
 800ca3c:	2b0c      	cmp	r3, #12
 800ca3e:	d058      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	4a70      	ldr	r2, [pc, #448]	@ (800cc08 <HAL_TIM_PWM_Stop+0x24c>)
 800ca46:	4293      	cmp	r3, r2
 800ca48:	d10b      	bne.n	800ca62 <HAL_TIM_PWM_Stop+0xa6>
 800ca4a:	683b      	ldr	r3, [r7, #0]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d050      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	2b04      	cmp	r3, #4
 800ca54:	d04d      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca56:	683b      	ldr	r3, [r7, #0]
 800ca58:	2b08      	cmp	r3, #8
 800ca5a:	d04a      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	2b0c      	cmp	r3, #12
 800ca60:	d047      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	4a69      	ldr	r2, [pc, #420]	@ (800cc0c <HAL_TIM_PWM_Stop+0x250>)
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d10b      	bne.n	800ca84 <HAL_TIM_PWM_Stop+0xc8>
 800ca6c:	683b      	ldr	r3, [r7, #0]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d03f      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca72:	683b      	ldr	r3, [r7, #0]
 800ca74:	2b04      	cmp	r3, #4
 800ca76:	d03c      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	2b08      	cmp	r3, #8
 800ca7c:	d039      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	2b0c      	cmp	r3, #12
 800ca82:	d036      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	4a61      	ldr	r2, [pc, #388]	@ (800cc10 <HAL_TIM_PWM_Stop+0x254>)
 800ca8a:	4293      	cmp	r3, r2
 800ca8c:	d111      	bne.n	800cab2 <HAL_TIM_PWM_Stop+0xf6>
 800ca8e:	683b      	ldr	r3, [r7, #0]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d02e      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	2b04      	cmp	r3, #4
 800ca98:	d02b      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	2b08      	cmp	r3, #8
 800ca9e:	d028      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800caa0:	683b      	ldr	r3, [r7, #0]
 800caa2:	2b0c      	cmp	r3, #12
 800caa4:	d025      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	2b10      	cmp	r3, #16
 800caaa:	d022      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	2b14      	cmp	r3, #20
 800cab0:	d01f      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	4a57      	ldr	r2, [pc, #348]	@ (800cc14 <HAL_TIM_PWM_Stop+0x258>)
 800cab8:	4293      	cmp	r3, r2
 800caba:	d105      	bne.n	800cac8 <HAL_TIM_PWM_Stop+0x10c>
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d017      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	2b04      	cmp	r3, #4
 800cac6:	d014      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	4a52      	ldr	r2, [pc, #328]	@ (800cc18 <HAL_TIM_PWM_Stop+0x25c>)
 800cace:	4293      	cmp	r3, r2
 800cad0:	d102      	bne.n	800cad8 <HAL_TIM_PWM_Stop+0x11c>
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d00c      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	4a4f      	ldr	r2, [pc, #316]	@ (800cc1c <HAL_TIM_PWM_Stop+0x260>)
 800cade:	4293      	cmp	r3, r2
 800cae0:	d102      	bne.n	800cae8 <HAL_TIM_PWM_Stop+0x12c>
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d004      	beq.n	800caf2 <HAL_TIM_PWM_Stop+0x136>
 800cae8:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800caec:	484c      	ldr	r0, [pc, #304]	@ (800cc20 <HAL_TIM_PWM_Stop+0x264>)
 800caee:	f7fa f889 	bl	8006c04 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	2200      	movs	r2, #0
 800caf8:	6839      	ldr	r1, [r7, #0]
 800cafa:	4618      	mov	r0, r3
 800cafc:	f001 fefe 	bl	800e8fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	4a3e      	ldr	r2, [pc, #248]	@ (800cc00 <HAL_TIM_PWM_Stop+0x244>)
 800cb06:	4293      	cmp	r3, r2
 800cb08:	d013      	beq.n	800cb32 <HAL_TIM_PWM_Stop+0x176>
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	4a40      	ldr	r2, [pc, #256]	@ (800cc10 <HAL_TIM_PWM_Stop+0x254>)
 800cb10:	4293      	cmp	r3, r2
 800cb12:	d00e      	beq.n	800cb32 <HAL_TIM_PWM_Stop+0x176>
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	4a3e      	ldr	r2, [pc, #248]	@ (800cc14 <HAL_TIM_PWM_Stop+0x258>)
 800cb1a:	4293      	cmp	r3, r2
 800cb1c:	d009      	beq.n	800cb32 <HAL_TIM_PWM_Stop+0x176>
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	4a3d      	ldr	r2, [pc, #244]	@ (800cc18 <HAL_TIM_PWM_Stop+0x25c>)
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d004      	beq.n	800cb32 <HAL_TIM_PWM_Stop+0x176>
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	4a3b      	ldr	r2, [pc, #236]	@ (800cc1c <HAL_TIM_PWM_Stop+0x260>)
 800cb2e:	4293      	cmp	r3, r2
 800cb30:	d101      	bne.n	800cb36 <HAL_TIM_PWM_Stop+0x17a>
 800cb32:	2301      	movs	r3, #1
 800cb34:	e000      	b.n	800cb38 <HAL_TIM_PWM_Stop+0x17c>
 800cb36:	2300      	movs	r3, #0
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d017      	beq.n	800cb6c <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	6a1a      	ldr	r2, [r3, #32]
 800cb42:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cb46:	4013      	ands	r3, r2
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d10f      	bne.n	800cb6c <HAL_TIM_PWM_Stop+0x1b0>
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	6a1a      	ldr	r2, [r3, #32]
 800cb52:	f240 4344 	movw	r3, #1092	@ 0x444
 800cb56:	4013      	ands	r3, r2
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d107      	bne.n	800cb6c <HAL_TIM_PWM_Stop+0x1b0>
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cb6a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	6a1a      	ldr	r2, [r3, #32]
 800cb72:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cb76:	4013      	ands	r3, r2
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d10f      	bne.n	800cb9c <HAL_TIM_PWM_Stop+0x1e0>
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	6a1a      	ldr	r2, [r3, #32]
 800cb82:	f240 4344 	movw	r3, #1092	@ 0x444
 800cb86:	4013      	ands	r3, r2
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d107      	bne.n	800cb9c <HAL_TIM_PWM_Stop+0x1e0>
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	681a      	ldr	r2, [r3, #0]
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	f022 0201 	bic.w	r2, r2, #1
 800cb9a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d104      	bne.n	800cbac <HAL_TIM_PWM_Stop+0x1f0>
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	2201      	movs	r2, #1
 800cba6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cbaa:	e023      	b.n	800cbf4 <HAL_TIM_PWM_Stop+0x238>
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	2b04      	cmp	r3, #4
 800cbb0:	d104      	bne.n	800cbbc <HAL_TIM_PWM_Stop+0x200>
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	2201      	movs	r2, #1
 800cbb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cbba:	e01b      	b.n	800cbf4 <HAL_TIM_PWM_Stop+0x238>
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	2b08      	cmp	r3, #8
 800cbc0:	d104      	bne.n	800cbcc <HAL_TIM_PWM_Stop+0x210>
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2201      	movs	r2, #1
 800cbc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cbca:	e013      	b.n	800cbf4 <HAL_TIM_PWM_Stop+0x238>
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	2b0c      	cmp	r3, #12
 800cbd0:	d104      	bne.n	800cbdc <HAL_TIM_PWM_Stop+0x220>
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	2201      	movs	r2, #1
 800cbd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800cbda:	e00b      	b.n	800cbf4 <HAL_TIM_PWM_Stop+0x238>
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	2b10      	cmp	r3, #16
 800cbe0:	d104      	bne.n	800cbec <HAL_TIM_PWM_Stop+0x230>
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	2201      	movs	r2, #1
 800cbe6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cbea:	e003      	b.n	800cbf4 <HAL_TIM_PWM_Stop+0x238>
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2201      	movs	r2, #1
 800cbf0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800cbf4:	2300      	movs	r3, #0
}
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	3708      	adds	r7, #8
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}
 800cbfe:	bf00      	nop
 800cc00:	40012c00 	.word	0x40012c00
 800cc04:	40000400 	.word	0x40000400
 800cc08:	40000800 	.word	0x40000800
 800cc0c:	40000c00 	.word	0x40000c00
 800cc10:	40013400 	.word	0x40013400
 800cc14:	40014000 	.word	0x40014000
 800cc18:	40014400 	.word	0x40014400
 800cc1c:	40014800 	.word	0x40014800
 800cc20:	08011ad8 	.word	0x08011ad8

0800cc24 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800cc24:	b580      	push	{r7, lr}
 800cc26:	b086      	sub	sp, #24
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	6078      	str	r0, [r7, #4]
 800cc2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d101      	bne.n	800cc38 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800cc34:	2301      	movs	r3, #1
 800cc36:	e1b0      	b.n	800cf9a <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	4a7f      	ldr	r2, [pc, #508]	@ (800ce3c <HAL_TIM_Encoder_Init+0x218>)
 800cc3e:	4293      	cmp	r3, r2
 800cc40:	d01d      	beq.n	800cc7e <HAL_TIM_Encoder_Init+0x5a>
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc4a:	d018      	beq.n	800cc7e <HAL_TIM_Encoder_Init+0x5a>
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	4a7b      	ldr	r2, [pc, #492]	@ (800ce40 <HAL_TIM_Encoder_Init+0x21c>)
 800cc52:	4293      	cmp	r3, r2
 800cc54:	d013      	beq.n	800cc7e <HAL_TIM_Encoder_Init+0x5a>
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	4a7a      	ldr	r2, [pc, #488]	@ (800ce44 <HAL_TIM_Encoder_Init+0x220>)
 800cc5c:	4293      	cmp	r3, r2
 800cc5e:	d00e      	beq.n	800cc7e <HAL_TIM_Encoder_Init+0x5a>
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	4a78      	ldr	r2, [pc, #480]	@ (800ce48 <HAL_TIM_Encoder_Init+0x224>)
 800cc66:	4293      	cmp	r3, r2
 800cc68:	d009      	beq.n	800cc7e <HAL_TIM_Encoder_Init+0x5a>
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	4a77      	ldr	r2, [pc, #476]	@ (800ce4c <HAL_TIM_Encoder_Init+0x228>)
 800cc70:	4293      	cmp	r3, r2
 800cc72:	d004      	beq.n	800cc7e <HAL_TIM_Encoder_Init+0x5a>
 800cc74:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800cc78:	4875      	ldr	r0, [pc, #468]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800cc7a:	f7f9 ffc3 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	689b      	ldr	r3, [r3, #8]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d014      	beq.n	800ccb0 <HAL_TIM_Encoder_Init+0x8c>
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	689b      	ldr	r3, [r3, #8]
 800cc8a:	2b10      	cmp	r3, #16
 800cc8c:	d010      	beq.n	800ccb0 <HAL_TIM_Encoder_Init+0x8c>
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	689b      	ldr	r3, [r3, #8]
 800cc92:	2b20      	cmp	r3, #32
 800cc94:	d00c      	beq.n	800ccb0 <HAL_TIM_Encoder_Init+0x8c>
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	689b      	ldr	r3, [r3, #8]
 800cc9a:	2b40      	cmp	r3, #64	@ 0x40
 800cc9c:	d008      	beq.n	800ccb0 <HAL_TIM_Encoder_Init+0x8c>
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	689b      	ldr	r3, [r3, #8]
 800cca2:	2b60      	cmp	r3, #96	@ 0x60
 800cca4:	d004      	beq.n	800ccb0 <HAL_TIM_Encoder_Init+0x8c>
 800cca6:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 800ccaa:	4869      	ldr	r0, [pc, #420]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800ccac:	f7f9 ffaa 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	691b      	ldr	r3, [r3, #16]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d00e      	beq.n	800ccd6 <HAL_TIM_Encoder_Init+0xb2>
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	691b      	ldr	r3, [r3, #16]
 800ccbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ccc0:	d009      	beq.n	800ccd6 <HAL_TIM_Encoder_Init+0xb2>
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	691b      	ldr	r3, [r3, #16]
 800ccc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ccca:	d004      	beq.n	800ccd6 <HAL_TIM_Encoder_Init+0xb2>
 800cccc:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 800ccd0:	485f      	ldr	r0, [pc, #380]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800ccd2:	f7f9 ff97 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	699b      	ldr	r3, [r3, #24]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d008      	beq.n	800ccf0 <HAL_TIM_Encoder_Init+0xcc>
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	699b      	ldr	r3, [r3, #24]
 800cce2:	2b80      	cmp	r3, #128	@ 0x80
 800cce4:	d004      	beq.n	800ccf0 <HAL_TIM_Encoder_Init+0xcc>
 800cce6:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800ccea:	4859      	ldr	r0, [pc, #356]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800ccec:	f7f9 ff8a 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	2b01      	cmp	r3, #1
 800ccf6:	d00c      	beq.n	800cd12 <HAL_TIM_Encoder_Init+0xee>
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	2b02      	cmp	r3, #2
 800ccfe:	d008      	beq.n	800cd12 <HAL_TIM_Encoder_Init+0xee>
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	2b03      	cmp	r3, #3
 800cd06:	d004      	beq.n	800cd12 <HAL_TIM_Encoder_Init+0xee>
 800cd08:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 800cd0c:	4850      	ldr	r0, [pc, #320]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800cd0e:	f7f9 ff79 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800cd12:	683b      	ldr	r3, [r7, #0]
 800cd14:	689b      	ldr	r3, [r3, #8]
 800cd16:	2b01      	cmp	r3, #1
 800cd18:	d00c      	beq.n	800cd34 <HAL_TIM_Encoder_Init+0x110>
 800cd1a:	683b      	ldr	r3, [r7, #0]
 800cd1c:	689b      	ldr	r3, [r3, #8]
 800cd1e:	2b02      	cmp	r3, #2
 800cd20:	d008      	beq.n	800cd34 <HAL_TIM_Encoder_Init+0x110>
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	689b      	ldr	r3, [r3, #8]
 800cd26:	2b03      	cmp	r3, #3
 800cd28:	d004      	beq.n	800cd34 <HAL_TIM_Encoder_Init+0x110>
 800cd2a:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800cd2e:	4848      	ldr	r0, [pc, #288]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800cd30:	f7f9 ff68 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	699b      	ldr	r3, [r3, #24]
 800cd38:	2b01      	cmp	r3, #1
 800cd3a:	d00c      	beq.n	800cd56 <HAL_TIM_Encoder_Init+0x132>
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	699b      	ldr	r3, [r3, #24]
 800cd40:	2b02      	cmp	r3, #2
 800cd42:	d008      	beq.n	800cd56 <HAL_TIM_Encoder_Init+0x132>
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	699b      	ldr	r3, [r3, #24]
 800cd48:	2b03      	cmp	r3, #3
 800cd4a:	d004      	beq.n	800cd56 <HAL_TIM_Encoder_Init+0x132>
 800cd4c:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 800cd50:	483f      	ldr	r0, [pc, #252]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800cd52:	f7f9 ff57 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	685b      	ldr	r3, [r3, #4]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d008      	beq.n	800cd70 <HAL_TIM_Encoder_Init+0x14c>
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	685b      	ldr	r3, [r3, #4]
 800cd62:	2b02      	cmp	r3, #2
 800cd64:	d004      	beq.n	800cd70 <HAL_TIM_Encoder_Init+0x14c>
 800cd66:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800cd6a:	4839      	ldr	r0, [pc, #228]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800cd6c:	f7f9 ff4a 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	695b      	ldr	r3, [r3, #20]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d008      	beq.n	800cd8a <HAL_TIM_Encoder_Init+0x166>
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	695b      	ldr	r3, [r3, #20]
 800cd7c:	2b02      	cmp	r3, #2
 800cd7e:	d004      	beq.n	800cd8a <HAL_TIM_Encoder_Init+0x166>
 800cd80:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800cd84:	4832      	ldr	r0, [pc, #200]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800cd86:	f7f9 ff3d 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800cd8a:	683b      	ldr	r3, [r7, #0]
 800cd8c:	68db      	ldr	r3, [r3, #12]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d010      	beq.n	800cdb4 <HAL_TIM_Encoder_Init+0x190>
 800cd92:	683b      	ldr	r3, [r7, #0]
 800cd94:	68db      	ldr	r3, [r3, #12]
 800cd96:	2b04      	cmp	r3, #4
 800cd98:	d00c      	beq.n	800cdb4 <HAL_TIM_Encoder_Init+0x190>
 800cd9a:	683b      	ldr	r3, [r7, #0]
 800cd9c:	68db      	ldr	r3, [r3, #12]
 800cd9e:	2b08      	cmp	r3, #8
 800cda0:	d008      	beq.n	800cdb4 <HAL_TIM_Encoder_Init+0x190>
 800cda2:	683b      	ldr	r3, [r7, #0]
 800cda4:	68db      	ldr	r3, [r3, #12]
 800cda6:	2b0c      	cmp	r3, #12
 800cda8:	d004      	beq.n	800cdb4 <HAL_TIM_Encoder_Init+0x190>
 800cdaa:	f640 31ec 	movw	r1, #3052	@ 0xbec
 800cdae:	4828      	ldr	r0, [pc, #160]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800cdb0:	f7f9 ff28 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800cdb4:	683b      	ldr	r3, [r7, #0]
 800cdb6:	69db      	ldr	r3, [r3, #28]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d010      	beq.n	800cdde <HAL_TIM_Encoder_Init+0x1ba>
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	69db      	ldr	r3, [r3, #28]
 800cdc0:	2b04      	cmp	r3, #4
 800cdc2:	d00c      	beq.n	800cdde <HAL_TIM_Encoder_Init+0x1ba>
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	69db      	ldr	r3, [r3, #28]
 800cdc8:	2b08      	cmp	r3, #8
 800cdca:	d008      	beq.n	800cdde <HAL_TIM_Encoder_Init+0x1ba>
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	69db      	ldr	r3, [r3, #28]
 800cdd0:	2b0c      	cmp	r3, #12
 800cdd2:	d004      	beq.n	800cdde <HAL_TIM_Encoder_Init+0x1ba>
 800cdd4:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800cdd8:	481d      	ldr	r0, [pc, #116]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800cdda:	f7f9 ff13 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	691b      	ldr	r3, [r3, #16]
 800cde2:	2b0f      	cmp	r3, #15
 800cde4:	d904      	bls.n	800cdf0 <HAL_TIM_Encoder_Init+0x1cc>
 800cde6:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800cdea:	4819      	ldr	r0, [pc, #100]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800cdec:	f7f9 ff0a 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800cdf0:	683b      	ldr	r3, [r7, #0]
 800cdf2:	6a1b      	ldr	r3, [r3, #32]
 800cdf4:	2b0f      	cmp	r3, #15
 800cdf6:	d904      	bls.n	800ce02 <HAL_TIM_Encoder_Init+0x1de>
 800cdf8:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800cdfc:	4814      	ldr	r0, [pc, #80]	@ (800ce50 <HAL_TIM_Encoder_Init+0x22c>)
 800cdfe:	f7f9 ff01 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce0a:	d004      	beq.n	800ce16 <HAL_TIM_Encoder_Init+0x1f2>
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	4a0d      	ldr	r2, [pc, #52]	@ (800ce48 <HAL_TIM_Encoder_Init+0x224>)
 800ce12:	4293      	cmp	r3, r2
 800ce14:	d107      	bne.n	800ce26 <HAL_TIM_Encoder_Init+0x202>
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	68db      	ldr	r3, [r3, #12]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	bf14      	ite	ne
 800ce1e:	2301      	movne	r3, #1
 800ce20:	2300      	moveq	r3, #0
 800ce22:	b2db      	uxtb	r3, r3
 800ce24:	e01a      	b.n	800ce5c <HAL_TIM_Encoder_Init+0x238>
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	68db      	ldr	r3, [r3, #12]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d012      	beq.n	800ce54 <HAL_TIM_Encoder_Init+0x230>
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	68db      	ldr	r3, [r3, #12]
 800ce32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce36:	d20d      	bcs.n	800ce54 <HAL_TIM_Encoder_Init+0x230>
 800ce38:	2301      	movs	r3, #1
 800ce3a:	e00c      	b.n	800ce56 <HAL_TIM_Encoder_Init+0x232>
 800ce3c:	40012c00 	.word	0x40012c00
 800ce40:	40000400 	.word	0x40000400
 800ce44:	40000800 	.word	0x40000800
 800ce48:	40000c00 	.word	0x40000c00
 800ce4c:	40013400 	.word	0x40013400
 800ce50:	08011ad8 	.word	0x08011ad8
 800ce54:	2300      	movs	r3, #0
 800ce56:	f003 0301 	and.w	r3, r3, #1
 800ce5a:	b2db      	uxtb	r3, r3
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d104      	bne.n	800ce6a <HAL_TIM_Encoder_Init+0x246>
 800ce60:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800ce64:	484f      	ldr	r0, [pc, #316]	@ (800cfa4 <HAL_TIM_Encoder_Init+0x380>)
 800ce66:	f7f9 fecd 	bl	8006c04 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ce70:	b2db      	uxtb	r3, r3
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d106      	bne.n	800ce84 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	2200      	movs	r2, #0
 800ce7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800ce7e:	6878      	ldr	r0, [r7, #4]
 800ce80:	f7fa faaa 	bl	80073d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2202      	movs	r2, #2
 800ce88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	689b      	ldr	r3, [r3, #8]
 800ce92:	687a      	ldr	r2, [r7, #4]
 800ce94:	6812      	ldr	r2, [r2, #0]
 800ce96:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800ce9a:	f023 0307 	bic.w	r3, r3, #7
 800ce9e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	681a      	ldr	r2, [r3, #0]
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	3304      	adds	r3, #4
 800cea8:	4619      	mov	r1, r3
 800ceaa:	4610      	mov	r0, r2
 800ceac:	f001 f886 	bl	800dfbc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	689b      	ldr	r3, [r3, #8]
 800ceb6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	699b      	ldr	r3, [r3, #24]
 800cebe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	6a1b      	ldr	r3, [r3, #32]
 800cec6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	697a      	ldr	r2, [r7, #20]
 800cece:	4313      	orrs	r3, r2
 800ced0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ced8:	f023 0303 	bic.w	r3, r3, #3
 800cedc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	689a      	ldr	r2, [r3, #8]
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	699b      	ldr	r3, [r3, #24]
 800cee6:	021b      	lsls	r3, r3, #8
 800cee8:	4313      	orrs	r3, r2
 800ceea:	693a      	ldr	r2, [r7, #16]
 800ceec:	4313      	orrs	r3, r2
 800ceee:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800cef0:	693b      	ldr	r3, [r7, #16]
 800cef2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800cef6:	f023 030c 	bic.w	r3, r3, #12
 800cefa:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800cefc:	693b      	ldr	r3, [r7, #16]
 800cefe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cf02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cf06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800cf08:	683b      	ldr	r3, [r7, #0]
 800cf0a:	68da      	ldr	r2, [r3, #12]
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	69db      	ldr	r3, [r3, #28]
 800cf10:	021b      	lsls	r3, r3, #8
 800cf12:	4313      	orrs	r3, r2
 800cf14:	693a      	ldr	r2, [r7, #16]
 800cf16:	4313      	orrs	r3, r2
 800cf18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cf1a:	683b      	ldr	r3, [r7, #0]
 800cf1c:	691b      	ldr	r3, [r3, #16]
 800cf1e:	011a      	lsls	r2, r3, #4
 800cf20:	683b      	ldr	r3, [r7, #0]
 800cf22:	6a1b      	ldr	r3, [r3, #32]
 800cf24:	031b      	lsls	r3, r3, #12
 800cf26:	4313      	orrs	r3, r2
 800cf28:	693a      	ldr	r2, [r7, #16]
 800cf2a:	4313      	orrs	r3, r2
 800cf2c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800cf34:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800cf3c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	685a      	ldr	r2, [r3, #4]
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	695b      	ldr	r3, [r3, #20]
 800cf46:	011b      	lsls	r3, r3, #4
 800cf48:	4313      	orrs	r3, r2
 800cf4a:	68fa      	ldr	r2, [r7, #12]
 800cf4c:	4313      	orrs	r3, r2
 800cf4e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	697a      	ldr	r2, [r7, #20]
 800cf56:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	693a      	ldr	r2, [r7, #16]
 800cf5e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	68fa      	ldr	r2, [r7, #12]
 800cf66:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2201      	movs	r2, #1
 800cf6c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2201      	movs	r2, #1
 800cf74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	2201      	movs	r2, #1
 800cf7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	2201      	movs	r2, #1
 800cf84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	2201      	movs	r2, #1
 800cf8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	2201      	movs	r2, #1
 800cf94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cf98:	2300      	movs	r3, #0
}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	3718      	adds	r7, #24
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	bd80      	pop	{r7, pc}
 800cfa2:	bf00      	nop
 800cfa4:	08011ad8 	.word	0x08011ad8

0800cfa8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b084      	sub	sp, #16
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
 800cfb0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800cfb8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800cfc0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cfc8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cfd0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	4a4d      	ldr	r2, [pc, #308]	@ (800d10c <HAL_TIM_Encoder_Start+0x164>)
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	d01d      	beq.n	800d018 <HAL_TIM_Encoder_Start+0x70>
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cfe4:	d018      	beq.n	800d018 <HAL_TIM_Encoder_Start+0x70>
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	4a49      	ldr	r2, [pc, #292]	@ (800d110 <HAL_TIM_Encoder_Start+0x168>)
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d013      	beq.n	800d018 <HAL_TIM_Encoder_Start+0x70>
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	4a47      	ldr	r2, [pc, #284]	@ (800d114 <HAL_TIM_Encoder_Start+0x16c>)
 800cff6:	4293      	cmp	r3, r2
 800cff8:	d00e      	beq.n	800d018 <HAL_TIM_Encoder_Start+0x70>
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	4a46      	ldr	r2, [pc, #280]	@ (800d118 <HAL_TIM_Encoder_Start+0x170>)
 800d000:	4293      	cmp	r3, r2
 800d002:	d009      	beq.n	800d018 <HAL_TIM_Encoder_Start+0x70>
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	4a44      	ldr	r2, [pc, #272]	@ (800d11c <HAL_TIM_Encoder_Start+0x174>)
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d004      	beq.n	800d018 <HAL_TIM_Encoder_Start+0x70>
 800d00e:	f640 41a1 	movw	r1, #3233	@ 0xca1
 800d012:	4843      	ldr	r0, [pc, #268]	@ (800d120 <HAL_TIM_Encoder_Start+0x178>)
 800d014:	f7f9 fdf6 	bl	8006c04 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d110      	bne.n	800d040 <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d01e:	7bfb      	ldrb	r3, [r7, #15]
 800d020:	2b01      	cmp	r3, #1
 800d022:	d102      	bne.n	800d02a <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800d024:	7b7b      	ldrb	r3, [r7, #13]
 800d026:	2b01      	cmp	r3, #1
 800d028:	d001      	beq.n	800d02e <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 800d02a:	2301      	movs	r3, #1
 800d02c:	e069      	b.n	800d102 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	2202      	movs	r2, #2
 800d032:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2202      	movs	r2, #2
 800d03a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d03e:	e031      	b.n	800d0a4 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800d040:	683b      	ldr	r3, [r7, #0]
 800d042:	2b04      	cmp	r3, #4
 800d044:	d110      	bne.n	800d068 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d046:	7bbb      	ldrb	r3, [r7, #14]
 800d048:	2b01      	cmp	r3, #1
 800d04a:	d102      	bne.n	800d052 <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d04c:	7b3b      	ldrb	r3, [r7, #12]
 800d04e:	2b01      	cmp	r3, #1
 800d050:	d001      	beq.n	800d056 <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 800d052:	2301      	movs	r3, #1
 800d054:	e055      	b.n	800d102 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	2202      	movs	r2, #2
 800d05a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2202      	movs	r2, #2
 800d062:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d066:	e01d      	b.n	800d0a4 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d068:	7bfb      	ldrb	r3, [r7, #15]
 800d06a:	2b01      	cmp	r3, #1
 800d06c:	d108      	bne.n	800d080 <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d06e:	7bbb      	ldrb	r3, [r7, #14]
 800d070:	2b01      	cmp	r3, #1
 800d072:	d105      	bne.n	800d080 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d074:	7b7b      	ldrb	r3, [r7, #13]
 800d076:	2b01      	cmp	r3, #1
 800d078:	d102      	bne.n	800d080 <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d07a:	7b3b      	ldrb	r3, [r7, #12]
 800d07c:	2b01      	cmp	r3, #1
 800d07e:	d001      	beq.n	800d084 <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 800d080:	2301      	movs	r3, #1
 800d082:	e03e      	b.n	800d102 <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	2202      	movs	r2, #2
 800d088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	2202      	movs	r2, #2
 800d090:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2202      	movs	r2, #2
 800d098:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	2202      	movs	r2, #2
 800d0a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800d0a4:	683b      	ldr	r3, [r7, #0]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d003      	beq.n	800d0b2 <HAL_TIM_Encoder_Start+0x10a>
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	2b04      	cmp	r3, #4
 800d0ae:	d008      	beq.n	800d0c2 <HAL_TIM_Encoder_Start+0x11a>
 800d0b0:	e00f      	b.n	800d0d2 <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	2201      	movs	r2, #1
 800d0b8:	2100      	movs	r1, #0
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f001 fc1e 	bl	800e8fc <TIM_CCxChannelCmd>
      break;
 800d0c0:	e016      	b.n	800d0f0 <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	2201      	movs	r2, #1
 800d0c8:	2104      	movs	r1, #4
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f001 fc16 	bl	800e8fc <TIM_CCxChannelCmd>
      break;
 800d0d0:	e00e      	b.n	800d0f0 <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	2201      	movs	r2, #1
 800d0d8:	2100      	movs	r1, #0
 800d0da:	4618      	mov	r0, r3
 800d0dc:	f001 fc0e 	bl	800e8fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	2201      	movs	r2, #1
 800d0e6:	2104      	movs	r1, #4
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	f001 fc07 	bl	800e8fc <TIM_CCxChannelCmd>
      break;
 800d0ee:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	681a      	ldr	r2, [r3, #0]
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	f042 0201 	orr.w	r2, r2, #1
 800d0fe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d100:	2300      	movs	r3, #0
}
 800d102:	4618      	mov	r0, r3
 800d104:	3710      	adds	r7, #16
 800d106:	46bd      	mov	sp, r7
 800d108:	bd80      	pop	{r7, pc}
 800d10a:	bf00      	nop
 800d10c:	40012c00 	.word	0x40012c00
 800d110:	40000400 	.word	0x40000400
 800d114:	40000800 	.word	0x40000800
 800d118:	40000c00 	.word	0x40000c00
 800d11c:	40013400 	.word	0x40013400
 800d120:	08011ad8 	.word	0x08011ad8

0800d124 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b084      	sub	sp, #16
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	68db      	ldr	r3, [r3, #12]
 800d132:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	691b      	ldr	r3, [r3, #16]
 800d13a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d13c:	68bb      	ldr	r3, [r7, #8]
 800d13e:	f003 0302 	and.w	r3, r3, #2
 800d142:	2b00      	cmp	r3, #0
 800d144:	d020      	beq.n	800d188 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	f003 0302 	and.w	r3, r3, #2
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d01b      	beq.n	800d188 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	f06f 0202 	mvn.w	r2, #2
 800d158:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	2201      	movs	r2, #1
 800d15e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	699b      	ldr	r3, [r3, #24]
 800d166:	f003 0303 	and.w	r3, r3, #3
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d003      	beq.n	800d176 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d16e:	6878      	ldr	r0, [r7, #4]
 800d170:	f000 ff06 	bl	800df80 <HAL_TIM_IC_CaptureCallback>
 800d174:	e005      	b.n	800d182 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d176:	6878      	ldr	r0, [r7, #4]
 800d178:	f000 fef8 	bl	800df6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	f000 ff09 	bl	800df94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	2200      	movs	r2, #0
 800d186:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d188:	68bb      	ldr	r3, [r7, #8]
 800d18a:	f003 0304 	and.w	r3, r3, #4
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d020      	beq.n	800d1d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	f003 0304 	and.w	r3, r3, #4
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d01b      	beq.n	800d1d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	f06f 0204 	mvn.w	r2, #4
 800d1a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2202      	movs	r2, #2
 800d1aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	699b      	ldr	r3, [r3, #24]
 800d1b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d003      	beq.n	800d1c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d1ba:	6878      	ldr	r0, [r7, #4]
 800d1bc:	f000 fee0 	bl	800df80 <HAL_TIM_IC_CaptureCallback>
 800d1c0:	e005      	b.n	800d1ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1c2:	6878      	ldr	r0, [r7, #4]
 800d1c4:	f000 fed2 	bl	800df6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d1c8:	6878      	ldr	r0, [r7, #4]
 800d1ca:	f000 fee3 	bl	800df94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d1d4:	68bb      	ldr	r3, [r7, #8]
 800d1d6:	f003 0308 	and.w	r3, r3, #8
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d020      	beq.n	800d220 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	f003 0308 	and.w	r3, r3, #8
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d01b      	beq.n	800d220 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	f06f 0208 	mvn.w	r2, #8
 800d1f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2204      	movs	r2, #4
 800d1f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	69db      	ldr	r3, [r3, #28]
 800d1fe:	f003 0303 	and.w	r3, r3, #3
 800d202:	2b00      	cmp	r3, #0
 800d204:	d003      	beq.n	800d20e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d206:	6878      	ldr	r0, [r7, #4]
 800d208:	f000 feba 	bl	800df80 <HAL_TIM_IC_CaptureCallback>
 800d20c:	e005      	b.n	800d21a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d20e:	6878      	ldr	r0, [r7, #4]
 800d210:	f000 feac 	bl	800df6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d214:	6878      	ldr	r0, [r7, #4]
 800d216:	f000 febd 	bl	800df94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	2200      	movs	r2, #0
 800d21e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d220:	68bb      	ldr	r3, [r7, #8]
 800d222:	f003 0310 	and.w	r3, r3, #16
 800d226:	2b00      	cmp	r3, #0
 800d228:	d020      	beq.n	800d26c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	f003 0310 	and.w	r3, r3, #16
 800d230:	2b00      	cmp	r3, #0
 800d232:	d01b      	beq.n	800d26c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	f06f 0210 	mvn.w	r2, #16
 800d23c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	2208      	movs	r2, #8
 800d242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	69db      	ldr	r3, [r3, #28]
 800d24a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d003      	beq.n	800d25a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d252:	6878      	ldr	r0, [r7, #4]
 800d254:	f000 fe94 	bl	800df80 <HAL_TIM_IC_CaptureCallback>
 800d258:	e005      	b.n	800d266 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d25a:	6878      	ldr	r0, [r7, #4]
 800d25c:	f000 fe86 	bl	800df6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d260:	6878      	ldr	r0, [r7, #4]
 800d262:	f000 fe97 	bl	800df94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	2200      	movs	r2, #0
 800d26a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	f003 0301 	and.w	r3, r3, #1
 800d272:	2b00      	cmp	r3, #0
 800d274:	d00c      	beq.n	800d290 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	f003 0301 	and.w	r3, r3, #1
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d007      	beq.n	800d290 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	f06f 0201 	mvn.w	r2, #1
 800d288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	f7f8 fcca 	bl	8005c24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d296:	2b00      	cmp	r3, #0
 800d298:	d104      	bne.n	800d2a4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d29a:	68bb      	ldr	r3, [r7, #8]
 800d29c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d00c      	beq.n	800d2be <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d007      	beq.n	800d2be <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d2b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d2b8:	6878      	ldr	r0, [r7, #4]
 800d2ba:	f001 fe2f 	bl	800ef1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d2be:	68bb      	ldr	r3, [r7, #8]
 800d2c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d00c      	beq.n	800d2e2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d007      	beq.n	800d2e2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d2da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d2dc:	6878      	ldr	r0, [r7, #4]
 800d2de:	f001 fe27 	bl	800ef30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d00c      	beq.n	800d306 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d007      	beq.n	800d306 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d2fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d300:	6878      	ldr	r0, [r7, #4]
 800d302:	f000 fe51 	bl	800dfa8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d306:	68bb      	ldr	r3, [r7, #8]
 800d308:	f003 0320 	and.w	r3, r3, #32
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d00c      	beq.n	800d32a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	f003 0320 	and.w	r3, r3, #32
 800d316:	2b00      	cmp	r3, #0
 800d318:	d007      	beq.n	800d32a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	f06f 0220 	mvn.w	r2, #32
 800d322:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d324:	6878      	ldr	r0, [r7, #4]
 800d326:	f001 fdef 	bl	800ef08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d32a:	bf00      	nop
 800d32c:	3710      	adds	r7, #16
 800d32e:	46bd      	mov	sp, r7
 800d330:	bd80      	pop	{r7, pc}
	...

0800d334 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b086      	sub	sp, #24
 800d338:	af00      	add	r7, sp, #0
 800d33a:	60f8      	str	r0, [r7, #12]
 800d33c:	60b9      	str	r1, [r7, #8]
 800d33e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d340:	2300      	movs	r3, #0
 800d342:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d016      	beq.n	800d378 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	2b04      	cmp	r3, #4
 800d34e:	d013      	beq.n	800d378 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	2b08      	cmp	r3, #8
 800d354:	d010      	beq.n	800d378 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	2b0c      	cmp	r3, #12
 800d35a:	d00d      	beq.n	800d378 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	2b10      	cmp	r3, #16
 800d360:	d00a      	beq.n	800d378 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	2b14      	cmp	r3, #20
 800d366:	d007      	beq.n	800d378 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	2b3c      	cmp	r3, #60	@ 0x3c
 800d36c:	d004      	beq.n	800d378 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d36e:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 800d372:	488b      	ldr	r0, [pc, #556]	@ (800d5a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d374:	f7f9 fc46 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800d378:	68bb      	ldr	r3, [r7, #8]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	2b60      	cmp	r3, #96	@ 0x60
 800d37e:	d01c      	beq.n	800d3ba <HAL_TIM_PWM_ConfigChannel+0x86>
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	2b70      	cmp	r3, #112	@ 0x70
 800d386:	d018      	beq.n	800d3ba <HAL_TIM_PWM_ConfigChannel+0x86>
 800d388:	68bb      	ldr	r3, [r7, #8]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	4a85      	ldr	r2, [pc, #532]	@ (800d5a4 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800d38e:	4293      	cmp	r3, r2
 800d390:	d013      	beq.n	800d3ba <HAL_TIM_PWM_ConfigChannel+0x86>
 800d392:	68bb      	ldr	r3, [r7, #8]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	4a84      	ldr	r2, [pc, #528]	@ (800d5a8 <HAL_TIM_PWM_ConfigChannel+0x274>)
 800d398:	4293      	cmp	r3, r2
 800d39a:	d00e      	beq.n	800d3ba <HAL_TIM_PWM_ConfigChannel+0x86>
 800d39c:	68bb      	ldr	r3, [r7, #8]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	4a82      	ldr	r2, [pc, #520]	@ (800d5ac <HAL_TIM_PWM_ConfigChannel+0x278>)
 800d3a2:	4293      	cmp	r3, r2
 800d3a4:	d009      	beq.n	800d3ba <HAL_TIM_PWM_ConfigChannel+0x86>
 800d3a6:	68bb      	ldr	r3, [r7, #8]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	4a81      	ldr	r2, [pc, #516]	@ (800d5b0 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800d3ac:	4293      	cmp	r3, r2
 800d3ae:	d004      	beq.n	800d3ba <HAL_TIM_PWM_ConfigChannel+0x86>
 800d3b0:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 800d3b4:	487a      	ldr	r0, [pc, #488]	@ (800d5a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d3b6:	f7f9 fc25 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800d3ba:	68bb      	ldr	r3, [r7, #8]
 800d3bc:	689b      	ldr	r3, [r3, #8]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d008      	beq.n	800d3d4 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800d3c2:	68bb      	ldr	r3, [r7, #8]
 800d3c4:	689b      	ldr	r3, [r3, #8]
 800d3c6:	2b02      	cmp	r3, #2
 800d3c8:	d004      	beq.n	800d3d4 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800d3ca:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 800d3ce:	4874      	ldr	r0, [pc, #464]	@ (800d5a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d3d0:	f7f9 fc18 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800d3d4:	68bb      	ldr	r3, [r7, #8]
 800d3d6:	691b      	ldr	r3, [r3, #16]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d008      	beq.n	800d3ee <HAL_TIM_PWM_ConfigChannel+0xba>
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	691b      	ldr	r3, [r3, #16]
 800d3e0:	2b04      	cmp	r3, #4
 800d3e2:	d004      	beq.n	800d3ee <HAL_TIM_PWM_ConfigChannel+0xba>
 800d3e4:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 800d3e8:	486d      	ldr	r0, [pc, #436]	@ (800d5a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d3ea:	f7f9 fc0b 	bl	8006c04 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d3f4:	2b01      	cmp	r3, #1
 800d3f6:	d101      	bne.n	800d3fc <HAL_TIM_PWM_ConfigChannel+0xc8>
 800d3f8:	2302      	movs	r3, #2
 800d3fa:	e1d9      	b.n	800d7b0 <HAL_TIM_PWM_ConfigChannel+0x47c>
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	2201      	movs	r2, #1
 800d400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	2b14      	cmp	r3, #20
 800d408:	f200 81ca 	bhi.w	800d7a0 <HAL_TIM_PWM_ConfigChannel+0x46c>
 800d40c:	a201      	add	r2, pc, #4	@ (adr r2, 800d414 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800d40e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d412:	bf00      	nop
 800d414:	0800d469 	.word	0x0800d469
 800d418:	0800d7a1 	.word	0x0800d7a1
 800d41c:	0800d7a1 	.word	0x0800d7a1
 800d420:	0800d7a1 	.word	0x0800d7a1
 800d424:	0800d50d 	.word	0x0800d50d
 800d428:	0800d7a1 	.word	0x0800d7a1
 800d42c:	0800d7a1 	.word	0x0800d7a1
 800d430:	0800d7a1 	.word	0x0800d7a1
 800d434:	0800d5d5 	.word	0x0800d5d5
 800d438:	0800d7a1 	.word	0x0800d7a1
 800d43c:	0800d7a1 	.word	0x0800d7a1
 800d440:	0800d7a1 	.word	0x0800d7a1
 800d444:	0800d65b 	.word	0x0800d65b
 800d448:	0800d7a1 	.word	0x0800d7a1
 800d44c:	0800d7a1 	.word	0x0800d7a1
 800d450:	0800d7a1 	.word	0x0800d7a1
 800d454:	0800d6e3 	.word	0x0800d6e3
 800d458:	0800d7a1 	.word	0x0800d7a1
 800d45c:	0800d7a1 	.word	0x0800d7a1
 800d460:	0800d7a1 	.word	0x0800d7a1
 800d464:	0800d741 	.word	0x0800d741
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	4a51      	ldr	r2, [pc, #324]	@ (800d5b4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d46e:	4293      	cmp	r3, r2
 800d470:	d02c      	beq.n	800d4cc <HAL_TIM_PWM_ConfigChannel+0x198>
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d47a:	d027      	beq.n	800d4cc <HAL_TIM_PWM_ConfigChannel+0x198>
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	4a4d      	ldr	r2, [pc, #308]	@ (800d5b8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d482:	4293      	cmp	r3, r2
 800d484:	d022      	beq.n	800d4cc <HAL_TIM_PWM_ConfigChannel+0x198>
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	4a4c      	ldr	r2, [pc, #304]	@ (800d5bc <HAL_TIM_PWM_ConfigChannel+0x288>)
 800d48c:	4293      	cmp	r3, r2
 800d48e:	d01d      	beq.n	800d4cc <HAL_TIM_PWM_ConfigChannel+0x198>
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	4a4a      	ldr	r2, [pc, #296]	@ (800d5c0 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800d496:	4293      	cmp	r3, r2
 800d498:	d018      	beq.n	800d4cc <HAL_TIM_PWM_ConfigChannel+0x198>
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	4a49      	ldr	r2, [pc, #292]	@ (800d5c4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d4a0:	4293      	cmp	r3, r2
 800d4a2:	d013      	beq.n	800d4cc <HAL_TIM_PWM_ConfigChannel+0x198>
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	4a47      	ldr	r2, [pc, #284]	@ (800d5c8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800d4aa:	4293      	cmp	r3, r2
 800d4ac:	d00e      	beq.n	800d4cc <HAL_TIM_PWM_ConfigChannel+0x198>
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	4a46      	ldr	r2, [pc, #280]	@ (800d5cc <HAL_TIM_PWM_ConfigChannel+0x298>)
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d009      	beq.n	800d4cc <HAL_TIM_PWM_ConfigChannel+0x198>
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	4a44      	ldr	r2, [pc, #272]	@ (800d5d0 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800d4be:	4293      	cmp	r3, r2
 800d4c0:	d004      	beq.n	800d4cc <HAL_TIM_PWM_ConfigChannel+0x198>
 800d4c2:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800d4c6:	4836      	ldr	r0, [pc, #216]	@ (800d5a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d4c8:	f7f9 fb9c 	bl	8006c04 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	68b9      	ldr	r1, [r7, #8]
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	f000 fe18 	bl	800e108 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	699a      	ldr	r2, [r3, #24]
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	f042 0208 	orr.w	r2, r2, #8
 800d4e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	699a      	ldr	r2, [r3, #24]
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f022 0204 	bic.w	r2, r2, #4
 800d4f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	6999      	ldr	r1, [r3, #24]
 800d4fe:	68bb      	ldr	r3, [r7, #8]
 800d500:	691a      	ldr	r2, [r3, #16]
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	430a      	orrs	r2, r1
 800d508:	619a      	str	r2, [r3, #24]
      break;
 800d50a:	e14c      	b.n	800d7a6 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	4a28      	ldr	r2, [pc, #160]	@ (800d5b4 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d512:	4293      	cmp	r3, r2
 800d514:	d022      	beq.n	800d55c <HAL_TIM_PWM_ConfigChannel+0x228>
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d51e:	d01d      	beq.n	800d55c <HAL_TIM_PWM_ConfigChannel+0x228>
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	4a24      	ldr	r2, [pc, #144]	@ (800d5b8 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d526:	4293      	cmp	r3, r2
 800d528:	d018      	beq.n	800d55c <HAL_TIM_PWM_ConfigChannel+0x228>
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	4a23      	ldr	r2, [pc, #140]	@ (800d5bc <HAL_TIM_PWM_ConfigChannel+0x288>)
 800d530:	4293      	cmp	r3, r2
 800d532:	d013      	beq.n	800d55c <HAL_TIM_PWM_ConfigChannel+0x228>
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	4a21      	ldr	r2, [pc, #132]	@ (800d5c0 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800d53a:	4293      	cmp	r3, r2
 800d53c:	d00e      	beq.n	800d55c <HAL_TIM_PWM_ConfigChannel+0x228>
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	4a20      	ldr	r2, [pc, #128]	@ (800d5c4 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d544:	4293      	cmp	r3, r2
 800d546:	d009      	beq.n	800d55c <HAL_TIM_PWM_ConfigChannel+0x228>
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	4a1e      	ldr	r2, [pc, #120]	@ (800d5c8 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800d54e:	4293      	cmp	r3, r2
 800d550:	d004      	beq.n	800d55c <HAL_TIM_PWM_ConfigChannel+0x228>
 800d552:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800d556:	4812      	ldr	r0, [pc, #72]	@ (800d5a0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d558:	f7f9 fb54 	bl	8006c04 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	68b9      	ldr	r1, [r7, #8]
 800d562:	4618      	mov	r0, r3
 800d564:	f000 fe8a 	bl	800e27c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	699a      	ldr	r2, [r3, #24]
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d576:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	699a      	ldr	r2, [r3, #24]
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d586:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	6999      	ldr	r1, [r3, #24]
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	691b      	ldr	r3, [r3, #16]
 800d592:	021a      	lsls	r2, r3, #8
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	430a      	orrs	r2, r1
 800d59a:	619a      	str	r2, [r3, #24]
      break;
 800d59c:	e103      	b.n	800d7a6 <HAL_TIM_PWM_ConfigChannel+0x472>
 800d59e:	bf00      	nop
 800d5a0:	08011ad8 	.word	0x08011ad8
 800d5a4:	00010040 	.word	0x00010040
 800d5a8:	00010050 	.word	0x00010050
 800d5ac:	00010060 	.word	0x00010060
 800d5b0:	00010070 	.word	0x00010070
 800d5b4:	40012c00 	.word	0x40012c00
 800d5b8:	40000400 	.word	0x40000400
 800d5bc:	40000800 	.word	0x40000800
 800d5c0:	40000c00 	.word	0x40000c00
 800d5c4:	40013400 	.word	0x40013400
 800d5c8:	40014000 	.word	0x40014000
 800d5cc:	40014400 	.word	0x40014400
 800d5d0:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	4a77      	ldr	r2, [pc, #476]	@ (800d7b8 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	d01d      	beq.n	800d61a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d5e6:	d018      	beq.n	800d61a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	4a73      	ldr	r2, [pc, #460]	@ (800d7bc <HAL_TIM_PWM_ConfigChannel+0x488>)
 800d5ee:	4293      	cmp	r3, r2
 800d5f0:	d013      	beq.n	800d61a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	4a72      	ldr	r2, [pc, #456]	@ (800d7c0 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800d5f8:	4293      	cmp	r3, r2
 800d5fa:	d00e      	beq.n	800d61a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	4a70      	ldr	r2, [pc, #448]	@ (800d7c4 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800d602:	4293      	cmp	r3, r2
 800d604:	d009      	beq.n	800d61a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	4a6f      	ldr	r2, [pc, #444]	@ (800d7c8 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d60c:	4293      	cmp	r3, r2
 800d60e:	d004      	beq.n	800d61a <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d610:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800d614:	486d      	ldr	r0, [pc, #436]	@ (800d7cc <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d616:	f7f9 faf5 	bl	8006c04 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	68b9      	ldr	r1, [r7, #8]
 800d620:	4618      	mov	r0, r3
 800d622:	f000 fedd 	bl	800e3e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	69da      	ldr	r2, [r3, #28]
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	f042 0208 	orr.w	r2, r2, #8
 800d634:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	69da      	ldr	r2, [r3, #28]
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	f022 0204 	bic.w	r2, r2, #4
 800d644:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	69d9      	ldr	r1, [r3, #28]
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	691a      	ldr	r2, [r3, #16]
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	430a      	orrs	r2, r1
 800d656:	61da      	str	r2, [r3, #28]
      break;
 800d658:	e0a5      	b.n	800d7a6 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	4a56      	ldr	r2, [pc, #344]	@ (800d7b8 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d660:	4293      	cmp	r3, r2
 800d662:	d01d      	beq.n	800d6a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d66c:	d018      	beq.n	800d6a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	4a52      	ldr	r2, [pc, #328]	@ (800d7bc <HAL_TIM_PWM_ConfigChannel+0x488>)
 800d674:	4293      	cmp	r3, r2
 800d676:	d013      	beq.n	800d6a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	4a50      	ldr	r2, [pc, #320]	@ (800d7c0 <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800d67e:	4293      	cmp	r3, r2
 800d680:	d00e      	beq.n	800d6a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	4a4f      	ldr	r2, [pc, #316]	@ (800d7c4 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800d688:	4293      	cmp	r3, r2
 800d68a:	d009      	beq.n	800d6a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	4a4d      	ldr	r2, [pc, #308]	@ (800d7c8 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d692:	4293      	cmp	r3, r2
 800d694:	d004      	beq.n	800d6a0 <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d696:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800d69a:	484c      	ldr	r0, [pc, #304]	@ (800d7cc <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d69c:	f7f9 fab2 	bl	8006c04 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	68b9      	ldr	r1, [r7, #8]
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f000 ff4c 	bl	800e544 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	69da      	ldr	r2, [r3, #28]
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d6ba:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	69da      	ldr	r2, [r3, #28]
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d6ca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	69d9      	ldr	r1, [r3, #28]
 800d6d2:	68bb      	ldr	r3, [r7, #8]
 800d6d4:	691b      	ldr	r3, [r3, #16]
 800d6d6:	021a      	lsls	r2, r3, #8
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	430a      	orrs	r2, r1
 800d6de:	61da      	str	r2, [r3, #28]
      break;
 800d6e0:	e061      	b.n	800d7a6 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	4a34      	ldr	r2, [pc, #208]	@ (800d7b8 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d6e8:	4293      	cmp	r3, r2
 800d6ea:	d009      	beq.n	800d700 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	4a35      	ldr	r2, [pc, #212]	@ (800d7c8 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d6f2:	4293      	cmp	r3, r2
 800d6f4:	d004      	beq.n	800d700 <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800d6f6:	f241 1104 	movw	r1, #4356	@ 0x1104
 800d6fa:	4834      	ldr	r0, [pc, #208]	@ (800d7cc <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d6fc:	f7f9 fa82 	bl	8006c04 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	68b9      	ldr	r1, [r7, #8]
 800d706:	4618      	mov	r0, r3
 800d708:	f000 ff94 	bl	800e634 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	f042 0208 	orr.w	r2, r2, #8
 800d71a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	f022 0204 	bic.w	r2, r2, #4
 800d72a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d732:	68bb      	ldr	r3, [r7, #8]
 800d734:	691a      	ldr	r2, [r3, #16]
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	430a      	orrs	r2, r1
 800d73c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d73e:	e032      	b.n	800d7a6 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	4a1c      	ldr	r2, [pc, #112]	@ (800d7b8 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d746:	4293      	cmp	r3, r2
 800d748:	d009      	beq.n	800d75e <HAL_TIM_PWM_ConfigChannel+0x42a>
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	4a1e      	ldr	r2, [pc, #120]	@ (800d7c8 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d750:	4293      	cmp	r3, r2
 800d752:	d004      	beq.n	800d75e <HAL_TIM_PWM_ConfigChannel+0x42a>
 800d754:	f241 1115 	movw	r1, #4373	@ 0x1115
 800d758:	481c      	ldr	r0, [pc, #112]	@ (800d7cc <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d75a:	f7f9 fa53 	bl	8006c04 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	68b9      	ldr	r1, [r7, #8]
 800d764:	4618      	mov	r0, r3
 800d766:	f000 ffc9 	bl	800e6fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d778:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d788:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d790:	68bb      	ldr	r3, [r7, #8]
 800d792:	691b      	ldr	r3, [r3, #16]
 800d794:	021a      	lsls	r2, r3, #8
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	430a      	orrs	r2, r1
 800d79c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d79e:	e002      	b.n	800d7a6 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800d7a0:	2301      	movs	r3, #1
 800d7a2:	75fb      	strb	r3, [r7, #23]
      break;
 800d7a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d7ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	3718      	adds	r7, #24
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	bd80      	pop	{r7, pc}
 800d7b8:	40012c00 	.word	0x40012c00
 800d7bc:	40000400 	.word	0x40000400
 800d7c0:	40000800 	.word	0x40000800
 800d7c4:	40000c00 	.word	0x40000c00
 800d7c8:	40013400 	.word	0x40013400
 800d7cc:	08011ad8 	.word	0x08011ad8

0800d7d0 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b082      	sub	sp, #8
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
 800d7d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	4a33      	ldr	r2, [pc, #204]	@ (800d8ac <HAL_TIM_GenerateEvent+0xdc>)
 800d7e0:	4293      	cmp	r3, r2
 800d7e2:	d036      	beq.n	800d852 <HAL_TIM_GenerateEvent+0x82>
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7ec:	d031      	beq.n	800d852 <HAL_TIM_GenerateEvent+0x82>
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	4a2f      	ldr	r2, [pc, #188]	@ (800d8b0 <HAL_TIM_GenerateEvent+0xe0>)
 800d7f4:	4293      	cmp	r3, r2
 800d7f6:	d02c      	beq.n	800d852 <HAL_TIM_GenerateEvent+0x82>
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	4a2d      	ldr	r2, [pc, #180]	@ (800d8b4 <HAL_TIM_GenerateEvent+0xe4>)
 800d7fe:	4293      	cmp	r3, r2
 800d800:	d027      	beq.n	800d852 <HAL_TIM_GenerateEvent+0x82>
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	4a2c      	ldr	r2, [pc, #176]	@ (800d8b8 <HAL_TIM_GenerateEvent+0xe8>)
 800d808:	4293      	cmp	r3, r2
 800d80a:	d022      	beq.n	800d852 <HAL_TIM_GenerateEvent+0x82>
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	4a2a      	ldr	r2, [pc, #168]	@ (800d8bc <HAL_TIM_GenerateEvent+0xec>)
 800d812:	4293      	cmp	r3, r2
 800d814:	d01d      	beq.n	800d852 <HAL_TIM_GenerateEvent+0x82>
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	4a29      	ldr	r2, [pc, #164]	@ (800d8c0 <HAL_TIM_GenerateEvent+0xf0>)
 800d81c:	4293      	cmp	r3, r2
 800d81e:	d018      	beq.n	800d852 <HAL_TIM_GenerateEvent+0x82>
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	4a27      	ldr	r2, [pc, #156]	@ (800d8c4 <HAL_TIM_GenerateEvent+0xf4>)
 800d826:	4293      	cmp	r3, r2
 800d828:	d013      	beq.n	800d852 <HAL_TIM_GenerateEvent+0x82>
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	4a26      	ldr	r2, [pc, #152]	@ (800d8c8 <HAL_TIM_GenerateEvent+0xf8>)
 800d830:	4293      	cmp	r3, r2
 800d832:	d00e      	beq.n	800d852 <HAL_TIM_GenerateEvent+0x82>
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	4a24      	ldr	r2, [pc, #144]	@ (800d8cc <HAL_TIM_GenerateEvent+0xfc>)
 800d83a:	4293      	cmp	r3, r2
 800d83c:	d009      	beq.n	800d852 <HAL_TIM_GenerateEvent+0x82>
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	4a23      	ldr	r2, [pc, #140]	@ (800d8d0 <HAL_TIM_GenerateEvent+0x100>)
 800d844:	4293      	cmp	r3, r2
 800d846:	d004      	beq.n	800d852 <HAL_TIM_GenerateEvent+0x82>
 800d848:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800d84c:	4821      	ldr	r0, [pc, #132]	@ (800d8d4 <HAL_TIM_GenerateEvent+0x104>)
 800d84e:	f7f9 f9d9 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d858:	d202      	bcs.n	800d860 <HAL_TIM_GenerateEvent+0x90>
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d104      	bne.n	800d86a <HAL_TIM_GenerateEvent+0x9a>
 800d860:	f241 4181 	movw	r1, #5249	@ 0x1481
 800d864:	481b      	ldr	r0, [pc, #108]	@ (800d8d4 <HAL_TIM_GenerateEvent+0x104>)
 800d866:	f7f9 f9cd 	bl	8006c04 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d870:	2b01      	cmp	r3, #1
 800d872:	d101      	bne.n	800d878 <HAL_TIM_GenerateEvent+0xa8>
 800d874:	2302      	movs	r3, #2
 800d876:	e014      	b.n	800d8a2 <HAL_TIM_GenerateEvent+0xd2>
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2201      	movs	r2, #1
 800d87c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	2202      	movs	r2, #2
 800d884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	683a      	ldr	r2, [r7, #0]
 800d88e:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2201      	movs	r2, #1
 800d894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	2200      	movs	r2, #0
 800d89c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800d8a0:	2300      	movs	r3, #0
}
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	3708      	adds	r7, #8
 800d8a6:	46bd      	mov	sp, r7
 800d8a8:	bd80      	pop	{r7, pc}
 800d8aa:	bf00      	nop
 800d8ac:	40012c00 	.word	0x40012c00
 800d8b0:	40000400 	.word	0x40000400
 800d8b4:	40000800 	.word	0x40000800
 800d8b8:	40000c00 	.word	0x40000c00
 800d8bc:	40001000 	.word	0x40001000
 800d8c0:	40001400 	.word	0x40001400
 800d8c4:	40013400 	.word	0x40013400
 800d8c8:	40014000 	.word	0x40014000
 800d8cc:	40014400 	.word	0x40014400
 800d8d0:	40014800 	.word	0x40014800
 800d8d4:	08011ad8 	.word	0x08011ad8

0800d8d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b084      	sub	sp, #16
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
 800d8e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d8ec:	2b01      	cmp	r3, #1
 800d8ee:	d101      	bne.n	800d8f4 <HAL_TIM_ConfigClockSource+0x1c>
 800d8f0:	2302      	movs	r3, #2
 800d8f2:	e329      	b.n	800df48 <HAL_TIM_ConfigClockSource+0x670>
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2201      	movs	r2, #1
 800d8f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2202      	movs	r2, #2
 800d900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800d904:	683b      	ldr	r3, [r7, #0]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d90c:	d029      	beq.n	800d962 <HAL_TIM_ConfigClockSource+0x8a>
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	2b70      	cmp	r3, #112	@ 0x70
 800d914:	d025      	beq.n	800d962 <HAL_TIM_ConfigClockSource+0x8a>
 800d916:	683b      	ldr	r3, [r7, #0]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d91e:	d020      	beq.n	800d962 <HAL_TIM_ConfigClockSource+0x8a>
 800d920:	683b      	ldr	r3, [r7, #0]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	2b40      	cmp	r3, #64	@ 0x40
 800d926:	d01c      	beq.n	800d962 <HAL_TIM_ConfigClockSource+0x8a>
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	2b50      	cmp	r3, #80	@ 0x50
 800d92e:	d018      	beq.n	800d962 <HAL_TIM_ConfigClockSource+0x8a>
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	2b60      	cmp	r3, #96	@ 0x60
 800d936:	d014      	beq.n	800d962 <HAL_TIM_ConfigClockSource+0x8a>
 800d938:	683b      	ldr	r3, [r7, #0]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d010      	beq.n	800d962 <HAL_TIM_ConfigClockSource+0x8a>
 800d940:	683b      	ldr	r3, [r7, #0]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	2b10      	cmp	r3, #16
 800d946:	d00c      	beq.n	800d962 <HAL_TIM_ConfigClockSource+0x8a>
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	2b20      	cmp	r3, #32
 800d94e:	d008      	beq.n	800d962 <HAL_TIM_ConfigClockSource+0x8a>
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	2b30      	cmp	r3, #48	@ 0x30
 800d956:	d004      	beq.n	800d962 <HAL_TIM_ConfigClockSource+0x8a>
 800d958:	f241 5156 	movw	r1, #5462	@ 0x1556
 800d95c:	4888      	ldr	r0, [pc, #544]	@ (800db80 <HAL_TIM_ConfigClockSource+0x2a8>)
 800d95e:	f7f9 f951 	bl	8006c04 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	689b      	ldr	r3, [r3, #8]
 800d968:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d96a:	68bb      	ldr	r3, [r7, #8]
 800d96c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d970:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800d974:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d976:	68bb      	ldr	r3, [r7, #8]
 800d978:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d97c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	68ba      	ldr	r2, [r7, #8]
 800d984:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d986:	683b      	ldr	r3, [r7, #0]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d98e:	f000 810d 	beq.w	800dbac <HAL_TIM_ConfigClockSource+0x2d4>
 800d992:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d996:	f200 82ca 	bhi.w	800df2e <HAL_TIM_ConfigClockSource+0x656>
 800d99a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d99e:	d02d      	beq.n	800d9fc <HAL_TIM_ConfigClockSource+0x124>
 800d9a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d9a4:	f200 82c3 	bhi.w	800df2e <HAL_TIM_ConfigClockSource+0x656>
 800d9a8:	2b70      	cmp	r3, #112	@ 0x70
 800d9aa:	d06f      	beq.n	800da8c <HAL_TIM_ConfigClockSource+0x1b4>
 800d9ac:	2b70      	cmp	r3, #112	@ 0x70
 800d9ae:	f200 82be 	bhi.w	800df2e <HAL_TIM_ConfigClockSource+0x656>
 800d9b2:	2b60      	cmp	r3, #96	@ 0x60
 800d9b4:	f000 81d4 	beq.w	800dd60 <HAL_TIM_ConfigClockSource+0x488>
 800d9b8:	2b60      	cmp	r3, #96	@ 0x60
 800d9ba:	f200 82b8 	bhi.w	800df2e <HAL_TIM_ConfigClockSource+0x656>
 800d9be:	2b50      	cmp	r3, #80	@ 0x50
 800d9c0:	f000 8165 	beq.w	800dc8e <HAL_TIM_ConfigClockSource+0x3b6>
 800d9c4:	2b50      	cmp	r3, #80	@ 0x50
 800d9c6:	f200 82b2 	bhi.w	800df2e <HAL_TIM_ConfigClockSource+0x656>
 800d9ca:	2b40      	cmp	r3, #64	@ 0x40
 800d9cc:	f000 8223 	beq.w	800de16 <HAL_TIM_ConfigClockSource+0x53e>
 800d9d0:	2b40      	cmp	r3, #64	@ 0x40
 800d9d2:	f200 82ac 	bhi.w	800df2e <HAL_TIM_ConfigClockSource+0x656>
 800d9d6:	2b30      	cmp	r3, #48	@ 0x30
 800d9d8:	f000 8278 	beq.w	800decc <HAL_TIM_ConfigClockSource+0x5f4>
 800d9dc:	2b30      	cmp	r3, #48	@ 0x30
 800d9de:	f200 82a6 	bhi.w	800df2e <HAL_TIM_ConfigClockSource+0x656>
 800d9e2:	2b20      	cmp	r3, #32
 800d9e4:	f000 8272 	beq.w	800decc <HAL_TIM_ConfigClockSource+0x5f4>
 800d9e8:	2b20      	cmp	r3, #32
 800d9ea:	f200 82a0 	bhi.w	800df2e <HAL_TIM_ConfigClockSource+0x656>
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	f000 826c 	beq.w	800decc <HAL_TIM_ConfigClockSource+0x5f4>
 800d9f4:	2b10      	cmp	r3, #16
 800d9f6:	f000 8269 	beq.w	800decc <HAL_TIM_ConfigClockSource+0x5f4>
 800d9fa:	e298      	b.n	800df2e <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	4a60      	ldr	r2, [pc, #384]	@ (800db84 <HAL_TIM_ConfigClockSource+0x2ac>)
 800da02:	4293      	cmp	r3, r2
 800da04:	f000 8296 	beq.w	800df34 <HAL_TIM_ConfigClockSource+0x65c>
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da10:	f000 8290 	beq.w	800df34 <HAL_TIM_ConfigClockSource+0x65c>
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	4a5b      	ldr	r2, [pc, #364]	@ (800db88 <HAL_TIM_ConfigClockSource+0x2b0>)
 800da1a:	4293      	cmp	r3, r2
 800da1c:	f000 828a 	beq.w	800df34 <HAL_TIM_ConfigClockSource+0x65c>
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	4a59      	ldr	r2, [pc, #356]	@ (800db8c <HAL_TIM_ConfigClockSource+0x2b4>)
 800da26:	4293      	cmp	r3, r2
 800da28:	f000 8284 	beq.w	800df34 <HAL_TIM_ConfigClockSource+0x65c>
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	4a57      	ldr	r2, [pc, #348]	@ (800db90 <HAL_TIM_ConfigClockSource+0x2b8>)
 800da32:	4293      	cmp	r3, r2
 800da34:	f000 827e 	beq.w	800df34 <HAL_TIM_ConfigClockSource+0x65c>
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	4a55      	ldr	r2, [pc, #340]	@ (800db94 <HAL_TIM_ConfigClockSource+0x2bc>)
 800da3e:	4293      	cmp	r3, r2
 800da40:	f000 8278 	beq.w	800df34 <HAL_TIM_ConfigClockSource+0x65c>
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	4a53      	ldr	r2, [pc, #332]	@ (800db98 <HAL_TIM_ConfigClockSource+0x2c0>)
 800da4a:	4293      	cmp	r3, r2
 800da4c:	f000 8272 	beq.w	800df34 <HAL_TIM_ConfigClockSource+0x65c>
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	4a51      	ldr	r2, [pc, #324]	@ (800db9c <HAL_TIM_ConfigClockSource+0x2c4>)
 800da56:	4293      	cmp	r3, r2
 800da58:	f000 826c 	beq.w	800df34 <HAL_TIM_ConfigClockSource+0x65c>
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	4a4f      	ldr	r2, [pc, #316]	@ (800dba0 <HAL_TIM_ConfigClockSource+0x2c8>)
 800da62:	4293      	cmp	r3, r2
 800da64:	f000 8266 	beq.w	800df34 <HAL_TIM_ConfigClockSource+0x65c>
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	4a4d      	ldr	r2, [pc, #308]	@ (800dba4 <HAL_TIM_ConfigClockSource+0x2cc>)
 800da6e:	4293      	cmp	r3, r2
 800da70:	f000 8260 	beq.w	800df34 <HAL_TIM_ConfigClockSource+0x65c>
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	4a4b      	ldr	r2, [pc, #300]	@ (800dba8 <HAL_TIM_ConfigClockSource+0x2d0>)
 800da7a:	4293      	cmp	r3, r2
 800da7c:	f000 825a 	beq.w	800df34 <HAL_TIM_ConfigClockSource+0x65c>
 800da80:	f241 5162 	movw	r1, #5474	@ 0x1562
 800da84:	483e      	ldr	r0, [pc, #248]	@ (800db80 <HAL_TIM_ConfigClockSource+0x2a8>)
 800da86:	f7f9 f8bd 	bl	8006c04 <assert_failed>
      break;
 800da8a:	e253      	b.n	800df34 <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	4a3c      	ldr	r2, [pc, #240]	@ (800db84 <HAL_TIM_ConfigClockSource+0x2ac>)
 800da92:	4293      	cmp	r3, r2
 800da94:	d022      	beq.n	800dadc <HAL_TIM_ConfigClockSource+0x204>
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da9e:	d01d      	beq.n	800dadc <HAL_TIM_ConfigClockSource+0x204>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	4a38      	ldr	r2, [pc, #224]	@ (800db88 <HAL_TIM_ConfigClockSource+0x2b0>)
 800daa6:	4293      	cmp	r3, r2
 800daa8:	d018      	beq.n	800dadc <HAL_TIM_ConfigClockSource+0x204>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	4a37      	ldr	r2, [pc, #220]	@ (800db8c <HAL_TIM_ConfigClockSource+0x2b4>)
 800dab0:	4293      	cmp	r3, r2
 800dab2:	d013      	beq.n	800dadc <HAL_TIM_ConfigClockSource+0x204>
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	4a35      	ldr	r2, [pc, #212]	@ (800db90 <HAL_TIM_ConfigClockSource+0x2b8>)
 800daba:	4293      	cmp	r3, r2
 800dabc:	d00e      	beq.n	800dadc <HAL_TIM_ConfigClockSource+0x204>
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	4a36      	ldr	r2, [pc, #216]	@ (800db9c <HAL_TIM_ConfigClockSource+0x2c4>)
 800dac4:	4293      	cmp	r3, r2
 800dac6:	d009      	beq.n	800dadc <HAL_TIM_ConfigClockSource+0x204>
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	4a34      	ldr	r2, [pc, #208]	@ (800dba0 <HAL_TIM_ConfigClockSource+0x2c8>)
 800dace:	4293      	cmp	r3, r2
 800dad0:	d004      	beq.n	800dadc <HAL_TIM_ConfigClockSource+0x204>
 800dad2:	f241 5169 	movw	r1, #5481	@ 0x1569
 800dad6:	482a      	ldr	r0, [pc, #168]	@ (800db80 <HAL_TIM_ConfigClockSource+0x2a8>)
 800dad8:	f7f9 f894 	bl	8006c04 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	689b      	ldr	r3, [r3, #8]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d013      	beq.n	800db0c <HAL_TIM_ConfigClockSource+0x234>
 800dae4:	683b      	ldr	r3, [r7, #0]
 800dae6:	689b      	ldr	r3, [r3, #8]
 800dae8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800daec:	d00e      	beq.n	800db0c <HAL_TIM_ConfigClockSource+0x234>
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	689b      	ldr	r3, [r3, #8]
 800daf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800daf6:	d009      	beq.n	800db0c <HAL_TIM_ConfigClockSource+0x234>
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	689b      	ldr	r3, [r3, #8]
 800dafc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800db00:	d004      	beq.n	800db0c <HAL_TIM_ConfigClockSource+0x234>
 800db02:	f241 516c 	movw	r1, #5484	@ 0x156c
 800db06:	481e      	ldr	r0, [pc, #120]	@ (800db80 <HAL_TIM_ConfigClockSource+0x2a8>)
 800db08:	f7f9 f87c 	bl	8006c04 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	685b      	ldr	r3, [r3, #4]
 800db10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800db14:	d014      	beq.n	800db40 <HAL_TIM_ConfigClockSource+0x268>
 800db16:	683b      	ldr	r3, [r7, #0]
 800db18:	685b      	ldr	r3, [r3, #4]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d010      	beq.n	800db40 <HAL_TIM_ConfigClockSource+0x268>
 800db1e:	683b      	ldr	r3, [r7, #0]
 800db20:	685b      	ldr	r3, [r3, #4]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d00c      	beq.n	800db40 <HAL_TIM_ConfigClockSource+0x268>
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	685b      	ldr	r3, [r3, #4]
 800db2a:	2b02      	cmp	r3, #2
 800db2c:	d008      	beq.n	800db40 <HAL_TIM_ConfigClockSource+0x268>
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	685b      	ldr	r3, [r3, #4]
 800db32:	2b0a      	cmp	r3, #10
 800db34:	d004      	beq.n	800db40 <HAL_TIM_ConfigClockSource+0x268>
 800db36:	f241 516d 	movw	r1, #5485	@ 0x156d
 800db3a:	4811      	ldr	r0, [pc, #68]	@ (800db80 <HAL_TIM_ConfigClockSource+0x2a8>)
 800db3c:	f7f9 f862 	bl	8006c04 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	68db      	ldr	r3, [r3, #12]
 800db44:	2b0f      	cmp	r3, #15
 800db46:	d904      	bls.n	800db52 <HAL_TIM_ConfigClockSource+0x27a>
 800db48:	f241 516e 	movw	r1, #5486	@ 0x156e
 800db4c:	480c      	ldr	r0, [pc, #48]	@ (800db80 <HAL_TIM_ConfigClockSource+0x2a8>)
 800db4e:	f7f9 f859 	bl	8006c04 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800db56:	683b      	ldr	r3, [r7, #0]
 800db58:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800db5a:	683b      	ldr	r3, [r7, #0]
 800db5c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800db62:	f000 feab 	bl	800e8bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	689b      	ldr	r3, [r3, #8]
 800db6c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800db6e:	68bb      	ldr	r3, [r7, #8]
 800db70:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800db74:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	68ba      	ldr	r2, [r7, #8]
 800db7c:	609a      	str	r2, [r3, #8]
      break;
 800db7e:	e1da      	b.n	800df36 <HAL_TIM_ConfigClockSource+0x65e>
 800db80:	08011ad8 	.word	0x08011ad8
 800db84:	40012c00 	.word	0x40012c00
 800db88:	40000400 	.word	0x40000400
 800db8c:	40000800 	.word	0x40000800
 800db90:	40000c00 	.word	0x40000c00
 800db94:	40001000 	.word	0x40001000
 800db98:	40001400 	.word	0x40001400
 800db9c:	40013400 	.word	0x40013400
 800dba0:	40014000 	.word	0x40014000
 800dba4:	40014400 	.word	0x40014400
 800dba8:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	4a64      	ldr	r2, [pc, #400]	@ (800dd44 <HAL_TIM_ConfigClockSource+0x46c>)
 800dbb2:	4293      	cmp	r3, r2
 800dbb4:	d01d      	beq.n	800dbf2 <HAL_TIM_ConfigClockSource+0x31a>
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dbbe:	d018      	beq.n	800dbf2 <HAL_TIM_ConfigClockSource+0x31a>
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	4a60      	ldr	r2, [pc, #384]	@ (800dd48 <HAL_TIM_ConfigClockSource+0x470>)
 800dbc6:	4293      	cmp	r3, r2
 800dbc8:	d013      	beq.n	800dbf2 <HAL_TIM_ConfigClockSource+0x31a>
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	4a5f      	ldr	r2, [pc, #380]	@ (800dd4c <HAL_TIM_ConfigClockSource+0x474>)
 800dbd0:	4293      	cmp	r3, r2
 800dbd2:	d00e      	beq.n	800dbf2 <HAL_TIM_ConfigClockSource+0x31a>
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	4a5d      	ldr	r2, [pc, #372]	@ (800dd50 <HAL_TIM_ConfigClockSource+0x478>)
 800dbda:	4293      	cmp	r3, r2
 800dbdc:	d009      	beq.n	800dbf2 <HAL_TIM_ConfigClockSource+0x31a>
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	4a5c      	ldr	r2, [pc, #368]	@ (800dd54 <HAL_TIM_ConfigClockSource+0x47c>)
 800dbe4:	4293      	cmp	r3, r2
 800dbe6:	d004      	beq.n	800dbf2 <HAL_TIM_ConfigClockSource+0x31a>
 800dbe8:	f241 5181 	movw	r1, #5505	@ 0x1581
 800dbec:	485a      	ldr	r0, [pc, #360]	@ (800dd58 <HAL_TIM_ConfigClockSource+0x480>)
 800dbee:	f7f9 f809 	bl	8006c04 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800dbf2:	683b      	ldr	r3, [r7, #0]
 800dbf4:	689b      	ldr	r3, [r3, #8]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d013      	beq.n	800dc22 <HAL_TIM_ConfigClockSource+0x34a>
 800dbfa:	683b      	ldr	r3, [r7, #0]
 800dbfc:	689b      	ldr	r3, [r3, #8]
 800dbfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dc02:	d00e      	beq.n	800dc22 <HAL_TIM_ConfigClockSource+0x34a>
 800dc04:	683b      	ldr	r3, [r7, #0]
 800dc06:	689b      	ldr	r3, [r3, #8]
 800dc08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dc0c:	d009      	beq.n	800dc22 <HAL_TIM_ConfigClockSource+0x34a>
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	689b      	ldr	r3, [r3, #8]
 800dc12:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800dc16:	d004      	beq.n	800dc22 <HAL_TIM_ConfigClockSource+0x34a>
 800dc18:	f241 5184 	movw	r1, #5508	@ 0x1584
 800dc1c:	484e      	ldr	r0, [pc, #312]	@ (800dd58 <HAL_TIM_ConfigClockSource+0x480>)
 800dc1e:	f7f8 fff1 	bl	8006c04 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	685b      	ldr	r3, [r3, #4]
 800dc26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dc2a:	d014      	beq.n	800dc56 <HAL_TIM_ConfigClockSource+0x37e>
 800dc2c:	683b      	ldr	r3, [r7, #0]
 800dc2e:	685b      	ldr	r3, [r3, #4]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d010      	beq.n	800dc56 <HAL_TIM_ConfigClockSource+0x37e>
 800dc34:	683b      	ldr	r3, [r7, #0]
 800dc36:	685b      	ldr	r3, [r3, #4]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d00c      	beq.n	800dc56 <HAL_TIM_ConfigClockSource+0x37e>
 800dc3c:	683b      	ldr	r3, [r7, #0]
 800dc3e:	685b      	ldr	r3, [r3, #4]
 800dc40:	2b02      	cmp	r3, #2
 800dc42:	d008      	beq.n	800dc56 <HAL_TIM_ConfigClockSource+0x37e>
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	685b      	ldr	r3, [r3, #4]
 800dc48:	2b0a      	cmp	r3, #10
 800dc4a:	d004      	beq.n	800dc56 <HAL_TIM_ConfigClockSource+0x37e>
 800dc4c:	f241 5185 	movw	r1, #5509	@ 0x1585
 800dc50:	4841      	ldr	r0, [pc, #260]	@ (800dd58 <HAL_TIM_ConfigClockSource+0x480>)
 800dc52:	f7f8 ffd7 	bl	8006c04 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	68db      	ldr	r3, [r3, #12]
 800dc5a:	2b0f      	cmp	r3, #15
 800dc5c:	d904      	bls.n	800dc68 <HAL_TIM_ConfigClockSource+0x390>
 800dc5e:	f241 5186 	movw	r1, #5510	@ 0x1586
 800dc62:	483d      	ldr	r0, [pc, #244]	@ (800dd58 <HAL_TIM_ConfigClockSource+0x480>)
 800dc64:	f7f8 ffce 	bl	8006c04 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dc6c:	683b      	ldr	r3, [r7, #0]
 800dc6e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800dc70:	683b      	ldr	r3, [r7, #0]
 800dc72:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800dc74:	683b      	ldr	r3, [r7, #0]
 800dc76:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800dc78:	f000 fe20 	bl	800e8bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	689a      	ldr	r2, [r3, #8]
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dc8a:	609a      	str	r2, [r3, #8]
      break;
 800dc8c:	e153      	b.n	800df36 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	4a2c      	ldr	r2, [pc, #176]	@ (800dd44 <HAL_TIM_ConfigClockSource+0x46c>)
 800dc94:	4293      	cmp	r3, r2
 800dc96:	d022      	beq.n	800dcde <HAL_TIM_ConfigClockSource+0x406>
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dca0:	d01d      	beq.n	800dcde <HAL_TIM_ConfigClockSource+0x406>
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	4a28      	ldr	r2, [pc, #160]	@ (800dd48 <HAL_TIM_ConfigClockSource+0x470>)
 800dca8:	4293      	cmp	r3, r2
 800dcaa:	d018      	beq.n	800dcde <HAL_TIM_ConfigClockSource+0x406>
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	4a26      	ldr	r2, [pc, #152]	@ (800dd4c <HAL_TIM_ConfigClockSource+0x474>)
 800dcb2:	4293      	cmp	r3, r2
 800dcb4:	d013      	beq.n	800dcde <HAL_TIM_ConfigClockSource+0x406>
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	4a25      	ldr	r2, [pc, #148]	@ (800dd50 <HAL_TIM_ConfigClockSource+0x478>)
 800dcbc:	4293      	cmp	r3, r2
 800dcbe:	d00e      	beq.n	800dcde <HAL_TIM_ConfigClockSource+0x406>
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	4a23      	ldr	r2, [pc, #140]	@ (800dd54 <HAL_TIM_ConfigClockSource+0x47c>)
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d009      	beq.n	800dcde <HAL_TIM_ConfigClockSource+0x406>
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	4a23      	ldr	r2, [pc, #140]	@ (800dd5c <HAL_TIM_ConfigClockSource+0x484>)
 800dcd0:	4293      	cmp	r3, r2
 800dcd2:	d004      	beq.n	800dcde <HAL_TIM_ConfigClockSource+0x406>
 800dcd4:	f241 5195 	movw	r1, #5525	@ 0x1595
 800dcd8:	481f      	ldr	r0, [pc, #124]	@ (800dd58 <HAL_TIM_ConfigClockSource+0x480>)
 800dcda:	f7f8 ff93 	bl	8006c04 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800dcde:	683b      	ldr	r3, [r7, #0]
 800dce0:	685b      	ldr	r3, [r3, #4]
 800dce2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dce6:	d014      	beq.n	800dd12 <HAL_TIM_ConfigClockSource+0x43a>
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	685b      	ldr	r3, [r3, #4]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d010      	beq.n	800dd12 <HAL_TIM_ConfigClockSource+0x43a>
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	685b      	ldr	r3, [r3, #4]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d00c      	beq.n	800dd12 <HAL_TIM_ConfigClockSource+0x43a>
 800dcf8:	683b      	ldr	r3, [r7, #0]
 800dcfa:	685b      	ldr	r3, [r3, #4]
 800dcfc:	2b02      	cmp	r3, #2
 800dcfe:	d008      	beq.n	800dd12 <HAL_TIM_ConfigClockSource+0x43a>
 800dd00:	683b      	ldr	r3, [r7, #0]
 800dd02:	685b      	ldr	r3, [r3, #4]
 800dd04:	2b0a      	cmp	r3, #10
 800dd06:	d004      	beq.n	800dd12 <HAL_TIM_ConfigClockSource+0x43a>
 800dd08:	f241 5198 	movw	r1, #5528	@ 0x1598
 800dd0c:	4812      	ldr	r0, [pc, #72]	@ (800dd58 <HAL_TIM_ConfigClockSource+0x480>)
 800dd0e:	f7f8 ff79 	bl	8006c04 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800dd12:	683b      	ldr	r3, [r7, #0]
 800dd14:	68db      	ldr	r3, [r3, #12]
 800dd16:	2b0f      	cmp	r3, #15
 800dd18:	d904      	bls.n	800dd24 <HAL_TIM_ConfigClockSource+0x44c>
 800dd1a:	f241 5199 	movw	r1, #5529	@ 0x1599
 800dd1e:	480e      	ldr	r0, [pc, #56]	@ (800dd58 <HAL_TIM_ConfigClockSource+0x480>)
 800dd20:	f7f8 ff70 	bl	8006c04 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dd28:	683b      	ldr	r3, [r7, #0]
 800dd2a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dd2c:	683b      	ldr	r3, [r7, #0]
 800dd2e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dd30:	461a      	mov	r2, r3
 800dd32:	f000 fd49 	bl	800e7c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	2150      	movs	r1, #80	@ 0x50
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	f000 fda2 	bl	800e886 <TIM_ITRx_SetConfig>
      break;
 800dd42:	e0f8      	b.n	800df36 <HAL_TIM_ConfigClockSource+0x65e>
 800dd44:	40012c00 	.word	0x40012c00
 800dd48:	40000400 	.word	0x40000400
 800dd4c:	40000800 	.word	0x40000800
 800dd50:	40000c00 	.word	0x40000c00
 800dd54:	40013400 	.word	0x40013400
 800dd58:	08011ad8 	.word	0x08011ad8
 800dd5c:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	4a7a      	ldr	r2, [pc, #488]	@ (800df50 <HAL_TIM_ConfigClockSource+0x678>)
 800dd66:	4293      	cmp	r3, r2
 800dd68:	d022      	beq.n	800ddb0 <HAL_TIM_ConfigClockSource+0x4d8>
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd72:	d01d      	beq.n	800ddb0 <HAL_TIM_ConfigClockSource+0x4d8>
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	4a76      	ldr	r2, [pc, #472]	@ (800df54 <HAL_TIM_ConfigClockSource+0x67c>)
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	d018      	beq.n	800ddb0 <HAL_TIM_ConfigClockSource+0x4d8>
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	4a75      	ldr	r2, [pc, #468]	@ (800df58 <HAL_TIM_ConfigClockSource+0x680>)
 800dd84:	4293      	cmp	r3, r2
 800dd86:	d013      	beq.n	800ddb0 <HAL_TIM_ConfigClockSource+0x4d8>
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	4a73      	ldr	r2, [pc, #460]	@ (800df5c <HAL_TIM_ConfigClockSource+0x684>)
 800dd8e:	4293      	cmp	r3, r2
 800dd90:	d00e      	beq.n	800ddb0 <HAL_TIM_ConfigClockSource+0x4d8>
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	4a72      	ldr	r2, [pc, #456]	@ (800df60 <HAL_TIM_ConfigClockSource+0x688>)
 800dd98:	4293      	cmp	r3, r2
 800dd9a:	d009      	beq.n	800ddb0 <HAL_TIM_ConfigClockSource+0x4d8>
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	4a70      	ldr	r2, [pc, #448]	@ (800df64 <HAL_TIM_ConfigClockSource+0x68c>)
 800dda2:	4293      	cmp	r3, r2
 800dda4:	d004      	beq.n	800ddb0 <HAL_TIM_ConfigClockSource+0x4d8>
 800dda6:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800ddaa:	486f      	ldr	r0, [pc, #444]	@ (800df68 <HAL_TIM_ConfigClockSource+0x690>)
 800ddac:	f7f8 ff2a 	bl	8006c04 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800ddb0:	683b      	ldr	r3, [r7, #0]
 800ddb2:	685b      	ldr	r3, [r3, #4]
 800ddb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ddb8:	d014      	beq.n	800dde4 <HAL_TIM_ConfigClockSource+0x50c>
 800ddba:	683b      	ldr	r3, [r7, #0]
 800ddbc:	685b      	ldr	r3, [r3, #4]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d010      	beq.n	800dde4 <HAL_TIM_ConfigClockSource+0x50c>
 800ddc2:	683b      	ldr	r3, [r7, #0]
 800ddc4:	685b      	ldr	r3, [r3, #4]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d00c      	beq.n	800dde4 <HAL_TIM_ConfigClockSource+0x50c>
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	685b      	ldr	r3, [r3, #4]
 800ddce:	2b02      	cmp	r3, #2
 800ddd0:	d008      	beq.n	800dde4 <HAL_TIM_ConfigClockSource+0x50c>
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	685b      	ldr	r3, [r3, #4]
 800ddd6:	2b0a      	cmp	r3, #10
 800ddd8:	d004      	beq.n	800dde4 <HAL_TIM_ConfigClockSource+0x50c>
 800ddda:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 800ddde:	4862      	ldr	r0, [pc, #392]	@ (800df68 <HAL_TIM_ConfigClockSource+0x690>)
 800dde0:	f7f8 ff10 	bl	8006c04 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800dde4:	683b      	ldr	r3, [r7, #0]
 800dde6:	68db      	ldr	r3, [r3, #12]
 800dde8:	2b0f      	cmp	r3, #15
 800ddea:	d904      	bls.n	800ddf6 <HAL_TIM_ConfigClockSource+0x51e>
 800ddec:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 800ddf0:	485d      	ldr	r0, [pc, #372]	@ (800df68 <HAL_TIM_ConfigClockSource+0x690>)
 800ddf2:	f7f8 ff07 	bl	8006c04 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ddfa:	683b      	ldr	r3, [r7, #0]
 800ddfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ddfe:	683b      	ldr	r3, [r7, #0]
 800de00:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800de02:	461a      	mov	r2, r3
 800de04:	f000 fd0f 	bl	800e826 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	2160      	movs	r1, #96	@ 0x60
 800de0e:	4618      	mov	r0, r3
 800de10:	f000 fd39 	bl	800e886 <TIM_ITRx_SetConfig>
      break;
 800de14:	e08f      	b.n	800df36 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	4a4d      	ldr	r2, [pc, #308]	@ (800df50 <HAL_TIM_ConfigClockSource+0x678>)
 800de1c:	4293      	cmp	r3, r2
 800de1e:	d022      	beq.n	800de66 <HAL_TIM_ConfigClockSource+0x58e>
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de28:	d01d      	beq.n	800de66 <HAL_TIM_ConfigClockSource+0x58e>
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	4a49      	ldr	r2, [pc, #292]	@ (800df54 <HAL_TIM_ConfigClockSource+0x67c>)
 800de30:	4293      	cmp	r3, r2
 800de32:	d018      	beq.n	800de66 <HAL_TIM_ConfigClockSource+0x58e>
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	4a47      	ldr	r2, [pc, #284]	@ (800df58 <HAL_TIM_ConfigClockSource+0x680>)
 800de3a:	4293      	cmp	r3, r2
 800de3c:	d013      	beq.n	800de66 <HAL_TIM_ConfigClockSource+0x58e>
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	4a46      	ldr	r2, [pc, #280]	@ (800df5c <HAL_TIM_ConfigClockSource+0x684>)
 800de44:	4293      	cmp	r3, r2
 800de46:	d00e      	beq.n	800de66 <HAL_TIM_ConfigClockSource+0x58e>
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	4a44      	ldr	r2, [pc, #272]	@ (800df60 <HAL_TIM_ConfigClockSource+0x688>)
 800de4e:	4293      	cmp	r3, r2
 800de50:	d009      	beq.n	800de66 <HAL_TIM_ConfigClockSource+0x58e>
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	4a43      	ldr	r2, [pc, #268]	@ (800df64 <HAL_TIM_ConfigClockSource+0x68c>)
 800de58:	4293      	cmp	r3, r2
 800de5a:	d004      	beq.n	800de66 <HAL_TIM_ConfigClockSource+0x58e>
 800de5c:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800de60:	4841      	ldr	r0, [pc, #260]	@ (800df68 <HAL_TIM_ConfigClockSource+0x690>)
 800de62:	f7f8 fecf 	bl	8006c04 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	685b      	ldr	r3, [r3, #4]
 800de6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800de6e:	d014      	beq.n	800de9a <HAL_TIM_ConfigClockSource+0x5c2>
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	685b      	ldr	r3, [r3, #4]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d010      	beq.n	800de9a <HAL_TIM_ConfigClockSource+0x5c2>
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	685b      	ldr	r3, [r3, #4]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d00c      	beq.n	800de9a <HAL_TIM_ConfigClockSource+0x5c2>
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	685b      	ldr	r3, [r3, #4]
 800de84:	2b02      	cmp	r3, #2
 800de86:	d008      	beq.n	800de9a <HAL_TIM_ConfigClockSource+0x5c2>
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	685b      	ldr	r3, [r3, #4]
 800de8c:	2b0a      	cmp	r3, #10
 800de8e:	d004      	beq.n	800de9a <HAL_TIM_ConfigClockSource+0x5c2>
 800de90:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800de94:	4834      	ldr	r0, [pc, #208]	@ (800df68 <HAL_TIM_ConfigClockSource+0x690>)
 800de96:	f7f8 feb5 	bl	8006c04 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	68db      	ldr	r3, [r3, #12]
 800de9e:	2b0f      	cmp	r3, #15
 800dea0:	d904      	bls.n	800deac <HAL_TIM_ConfigClockSource+0x5d4>
 800dea2:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800dea6:	4830      	ldr	r0, [pc, #192]	@ (800df68 <HAL_TIM_ConfigClockSource+0x690>)
 800dea8:	f7f8 feac 	bl	8006c04 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800deb8:	461a      	mov	r2, r3
 800deba:	f000 fc85 	bl	800e7c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	2140      	movs	r1, #64	@ 0x40
 800dec4:	4618      	mov	r0, r3
 800dec6:	f000 fcde 	bl	800e886 <TIM_ITRx_SetConfig>
      break;
 800deca:	e034      	b.n	800df36 <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	4a1f      	ldr	r2, [pc, #124]	@ (800df50 <HAL_TIM_ConfigClockSource+0x678>)
 800ded2:	4293      	cmp	r3, r2
 800ded4:	d022      	beq.n	800df1c <HAL_TIM_ConfigClockSource+0x644>
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dede:	d01d      	beq.n	800df1c <HAL_TIM_ConfigClockSource+0x644>
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	4a1b      	ldr	r2, [pc, #108]	@ (800df54 <HAL_TIM_ConfigClockSource+0x67c>)
 800dee6:	4293      	cmp	r3, r2
 800dee8:	d018      	beq.n	800df1c <HAL_TIM_ConfigClockSource+0x644>
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	4a1a      	ldr	r2, [pc, #104]	@ (800df58 <HAL_TIM_ConfigClockSource+0x680>)
 800def0:	4293      	cmp	r3, r2
 800def2:	d013      	beq.n	800df1c <HAL_TIM_ConfigClockSource+0x644>
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	4a18      	ldr	r2, [pc, #96]	@ (800df5c <HAL_TIM_ConfigClockSource+0x684>)
 800defa:	4293      	cmp	r3, r2
 800defc:	d00e      	beq.n	800df1c <HAL_TIM_ConfigClockSource+0x644>
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	4a17      	ldr	r2, [pc, #92]	@ (800df60 <HAL_TIM_ConfigClockSource+0x688>)
 800df04:	4293      	cmp	r3, r2
 800df06:	d009      	beq.n	800df1c <HAL_TIM_ConfigClockSource+0x644>
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	4a15      	ldr	r2, [pc, #84]	@ (800df64 <HAL_TIM_ConfigClockSource+0x68c>)
 800df0e:	4293      	cmp	r3, r2
 800df10:	d004      	beq.n	800df1c <HAL_TIM_ConfigClockSource+0x644>
 800df12:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800df16:	4814      	ldr	r0, [pc, #80]	@ (800df68 <HAL_TIM_ConfigClockSource+0x690>)
 800df18:	f7f8 fe74 	bl	8006c04 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681a      	ldr	r2, [r3, #0]
 800df20:	683b      	ldr	r3, [r7, #0]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	4619      	mov	r1, r3
 800df26:	4610      	mov	r0, r2
 800df28:	f000 fcad 	bl	800e886 <TIM_ITRx_SetConfig>
      break;
 800df2c:	e003      	b.n	800df36 <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800df2e:	2301      	movs	r3, #1
 800df30:	73fb      	strb	r3, [r7, #15]
      break;
 800df32:	e000      	b.n	800df36 <HAL_TIM_ConfigClockSource+0x65e>
      break;
 800df34:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	2201      	movs	r2, #1
 800df3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	2200      	movs	r2, #0
 800df42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800df46:	7bfb      	ldrb	r3, [r7, #15]
}
 800df48:	4618      	mov	r0, r3
 800df4a:	3710      	adds	r7, #16
 800df4c:	46bd      	mov	sp, r7
 800df4e:	bd80      	pop	{r7, pc}
 800df50:	40012c00 	.word	0x40012c00
 800df54:	40000400 	.word	0x40000400
 800df58:	40000800 	.word	0x40000800
 800df5c:	40000c00 	.word	0x40000c00
 800df60:	40013400 	.word	0x40013400
 800df64:	40014000 	.word	0x40014000
 800df68:	08011ad8 	.word	0x08011ad8

0800df6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800df6c:	b480      	push	{r7}
 800df6e:	b083      	sub	sp, #12
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800df74:	bf00      	nop
 800df76:	370c      	adds	r7, #12
 800df78:	46bd      	mov	sp, r7
 800df7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7e:	4770      	bx	lr

0800df80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800df80:	b480      	push	{r7}
 800df82:	b083      	sub	sp, #12
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800df88:	bf00      	nop
 800df8a:	370c      	adds	r7, #12
 800df8c:	46bd      	mov	sp, r7
 800df8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df92:	4770      	bx	lr

0800df94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800df94:	b480      	push	{r7}
 800df96:	b083      	sub	sp, #12
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800df9c:	bf00      	nop
 800df9e:	370c      	adds	r7, #12
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa6:	4770      	bx	lr

0800dfa8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800dfa8:	b480      	push	{r7}
 800dfaa:	b083      	sub	sp, #12
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800dfb0:	bf00      	nop
 800dfb2:	370c      	adds	r7, #12
 800dfb4:	46bd      	mov	sp, r7
 800dfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfba:	4770      	bx	lr

0800dfbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800dfbc:	b480      	push	{r7}
 800dfbe:	b085      	sub	sp, #20
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	6078      	str	r0, [r7, #4]
 800dfc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	4a46      	ldr	r2, [pc, #280]	@ (800e0e8 <TIM_Base_SetConfig+0x12c>)
 800dfd0:	4293      	cmp	r3, r2
 800dfd2:	d013      	beq.n	800dffc <TIM_Base_SetConfig+0x40>
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfda:	d00f      	beq.n	800dffc <TIM_Base_SetConfig+0x40>
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	4a43      	ldr	r2, [pc, #268]	@ (800e0ec <TIM_Base_SetConfig+0x130>)
 800dfe0:	4293      	cmp	r3, r2
 800dfe2:	d00b      	beq.n	800dffc <TIM_Base_SetConfig+0x40>
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	4a42      	ldr	r2, [pc, #264]	@ (800e0f0 <TIM_Base_SetConfig+0x134>)
 800dfe8:	4293      	cmp	r3, r2
 800dfea:	d007      	beq.n	800dffc <TIM_Base_SetConfig+0x40>
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	4a41      	ldr	r2, [pc, #260]	@ (800e0f4 <TIM_Base_SetConfig+0x138>)
 800dff0:	4293      	cmp	r3, r2
 800dff2:	d003      	beq.n	800dffc <TIM_Base_SetConfig+0x40>
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	4a40      	ldr	r2, [pc, #256]	@ (800e0f8 <TIM_Base_SetConfig+0x13c>)
 800dff8:	4293      	cmp	r3, r2
 800dffa:	d108      	bne.n	800e00e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e002:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	685b      	ldr	r3, [r3, #4]
 800e008:	68fa      	ldr	r2, [r7, #12]
 800e00a:	4313      	orrs	r3, r2
 800e00c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	4a35      	ldr	r2, [pc, #212]	@ (800e0e8 <TIM_Base_SetConfig+0x12c>)
 800e012:	4293      	cmp	r3, r2
 800e014:	d01f      	beq.n	800e056 <TIM_Base_SetConfig+0x9a>
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e01c:	d01b      	beq.n	800e056 <TIM_Base_SetConfig+0x9a>
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	4a32      	ldr	r2, [pc, #200]	@ (800e0ec <TIM_Base_SetConfig+0x130>)
 800e022:	4293      	cmp	r3, r2
 800e024:	d017      	beq.n	800e056 <TIM_Base_SetConfig+0x9a>
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	4a31      	ldr	r2, [pc, #196]	@ (800e0f0 <TIM_Base_SetConfig+0x134>)
 800e02a:	4293      	cmp	r3, r2
 800e02c:	d013      	beq.n	800e056 <TIM_Base_SetConfig+0x9a>
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	4a30      	ldr	r2, [pc, #192]	@ (800e0f4 <TIM_Base_SetConfig+0x138>)
 800e032:	4293      	cmp	r3, r2
 800e034:	d00f      	beq.n	800e056 <TIM_Base_SetConfig+0x9a>
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	4a2f      	ldr	r2, [pc, #188]	@ (800e0f8 <TIM_Base_SetConfig+0x13c>)
 800e03a:	4293      	cmp	r3, r2
 800e03c:	d00b      	beq.n	800e056 <TIM_Base_SetConfig+0x9a>
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	4a2e      	ldr	r2, [pc, #184]	@ (800e0fc <TIM_Base_SetConfig+0x140>)
 800e042:	4293      	cmp	r3, r2
 800e044:	d007      	beq.n	800e056 <TIM_Base_SetConfig+0x9a>
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	4a2d      	ldr	r2, [pc, #180]	@ (800e100 <TIM_Base_SetConfig+0x144>)
 800e04a:	4293      	cmp	r3, r2
 800e04c:	d003      	beq.n	800e056 <TIM_Base_SetConfig+0x9a>
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	4a2c      	ldr	r2, [pc, #176]	@ (800e104 <TIM_Base_SetConfig+0x148>)
 800e052:	4293      	cmp	r3, r2
 800e054:	d108      	bne.n	800e068 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e05c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	68db      	ldr	r3, [r3, #12]
 800e062:	68fa      	ldr	r2, [r7, #12]
 800e064:	4313      	orrs	r3, r2
 800e066:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	695b      	ldr	r3, [r3, #20]
 800e072:	4313      	orrs	r3, r2
 800e074:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	68fa      	ldr	r2, [r7, #12]
 800e07a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	689a      	ldr	r2, [r3, #8]
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e084:	683b      	ldr	r3, [r7, #0]
 800e086:	681a      	ldr	r2, [r3, #0]
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	4a16      	ldr	r2, [pc, #88]	@ (800e0e8 <TIM_Base_SetConfig+0x12c>)
 800e090:	4293      	cmp	r3, r2
 800e092:	d00f      	beq.n	800e0b4 <TIM_Base_SetConfig+0xf8>
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	4a18      	ldr	r2, [pc, #96]	@ (800e0f8 <TIM_Base_SetConfig+0x13c>)
 800e098:	4293      	cmp	r3, r2
 800e09a:	d00b      	beq.n	800e0b4 <TIM_Base_SetConfig+0xf8>
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	4a17      	ldr	r2, [pc, #92]	@ (800e0fc <TIM_Base_SetConfig+0x140>)
 800e0a0:	4293      	cmp	r3, r2
 800e0a2:	d007      	beq.n	800e0b4 <TIM_Base_SetConfig+0xf8>
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	4a16      	ldr	r2, [pc, #88]	@ (800e100 <TIM_Base_SetConfig+0x144>)
 800e0a8:	4293      	cmp	r3, r2
 800e0aa:	d003      	beq.n	800e0b4 <TIM_Base_SetConfig+0xf8>
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	4a15      	ldr	r2, [pc, #84]	@ (800e104 <TIM_Base_SetConfig+0x148>)
 800e0b0:	4293      	cmp	r3, r2
 800e0b2:	d103      	bne.n	800e0bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	691a      	ldr	r2, [r3, #16]
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2201      	movs	r2, #1
 800e0c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	691b      	ldr	r3, [r3, #16]
 800e0c6:	f003 0301 	and.w	r3, r3, #1
 800e0ca:	2b01      	cmp	r3, #1
 800e0cc:	d105      	bne.n	800e0da <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	691b      	ldr	r3, [r3, #16]
 800e0d2:	f023 0201 	bic.w	r2, r3, #1
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	611a      	str	r2, [r3, #16]
  }
}
 800e0da:	bf00      	nop
 800e0dc:	3714      	adds	r7, #20
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e4:	4770      	bx	lr
 800e0e6:	bf00      	nop
 800e0e8:	40012c00 	.word	0x40012c00
 800e0ec:	40000400 	.word	0x40000400
 800e0f0:	40000800 	.word	0x40000800
 800e0f4:	40000c00 	.word	0x40000c00
 800e0f8:	40013400 	.word	0x40013400
 800e0fc:	40014000 	.word	0x40014000
 800e100:	40014400 	.word	0x40014400
 800e104:	40014800 	.word	0x40014800

0800e108 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e108:	b580      	push	{r7, lr}
 800e10a:	b086      	sub	sp, #24
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
 800e110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	6a1b      	ldr	r3, [r3, #32]
 800e116:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	6a1b      	ldr	r3, [r3, #32]
 800e11c:	f023 0201 	bic.w	r2, r3, #1
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	685b      	ldr	r3, [r3, #4]
 800e128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	699b      	ldr	r3, [r3, #24]
 800e12e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e13a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	f023 0303 	bic.w	r3, r3, #3
 800e142:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	68fa      	ldr	r2, [r7, #12]
 800e14a:	4313      	orrs	r3, r2
 800e14c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	f023 0302 	bic.w	r3, r3, #2
 800e154:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	689b      	ldr	r3, [r3, #8]
 800e15a:	697a      	ldr	r2, [r7, #20]
 800e15c:	4313      	orrs	r3, r2
 800e15e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	4a40      	ldr	r2, [pc, #256]	@ (800e264 <TIM_OC1_SetConfig+0x15c>)
 800e164:	4293      	cmp	r3, r2
 800e166:	d00f      	beq.n	800e188 <TIM_OC1_SetConfig+0x80>
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	4a3f      	ldr	r2, [pc, #252]	@ (800e268 <TIM_OC1_SetConfig+0x160>)
 800e16c:	4293      	cmp	r3, r2
 800e16e:	d00b      	beq.n	800e188 <TIM_OC1_SetConfig+0x80>
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	4a3e      	ldr	r2, [pc, #248]	@ (800e26c <TIM_OC1_SetConfig+0x164>)
 800e174:	4293      	cmp	r3, r2
 800e176:	d007      	beq.n	800e188 <TIM_OC1_SetConfig+0x80>
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	4a3d      	ldr	r2, [pc, #244]	@ (800e270 <TIM_OC1_SetConfig+0x168>)
 800e17c:	4293      	cmp	r3, r2
 800e17e:	d003      	beq.n	800e188 <TIM_OC1_SetConfig+0x80>
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	4a3c      	ldr	r2, [pc, #240]	@ (800e274 <TIM_OC1_SetConfig+0x16c>)
 800e184:	4293      	cmp	r3, r2
 800e186:	d119      	bne.n	800e1bc <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800e188:	683b      	ldr	r3, [r7, #0]
 800e18a:	68db      	ldr	r3, [r3, #12]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d008      	beq.n	800e1a2 <TIM_OC1_SetConfig+0x9a>
 800e190:	683b      	ldr	r3, [r7, #0]
 800e192:	68db      	ldr	r3, [r3, #12]
 800e194:	2b08      	cmp	r3, #8
 800e196:	d004      	beq.n	800e1a2 <TIM_OC1_SetConfig+0x9a>
 800e198:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 800e19c:	4836      	ldr	r0, [pc, #216]	@ (800e278 <TIM_OC1_SetConfig+0x170>)
 800e19e:	f7f8 fd31 	bl	8006c04 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e1a2:	697b      	ldr	r3, [r7, #20]
 800e1a4:	f023 0308 	bic.w	r3, r3, #8
 800e1a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	68db      	ldr	r3, [r3, #12]
 800e1ae:	697a      	ldr	r2, [r7, #20]
 800e1b0:	4313      	orrs	r3, r2
 800e1b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e1b4:	697b      	ldr	r3, [r7, #20]
 800e1b6:	f023 0304 	bic.w	r3, r3, #4
 800e1ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	4a29      	ldr	r2, [pc, #164]	@ (800e264 <TIM_OC1_SetConfig+0x15c>)
 800e1c0:	4293      	cmp	r3, r2
 800e1c2:	d00f      	beq.n	800e1e4 <TIM_OC1_SetConfig+0xdc>
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	4a28      	ldr	r2, [pc, #160]	@ (800e268 <TIM_OC1_SetConfig+0x160>)
 800e1c8:	4293      	cmp	r3, r2
 800e1ca:	d00b      	beq.n	800e1e4 <TIM_OC1_SetConfig+0xdc>
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	4a27      	ldr	r2, [pc, #156]	@ (800e26c <TIM_OC1_SetConfig+0x164>)
 800e1d0:	4293      	cmp	r3, r2
 800e1d2:	d007      	beq.n	800e1e4 <TIM_OC1_SetConfig+0xdc>
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	4a26      	ldr	r2, [pc, #152]	@ (800e270 <TIM_OC1_SetConfig+0x168>)
 800e1d8:	4293      	cmp	r3, r2
 800e1da:	d003      	beq.n	800e1e4 <TIM_OC1_SetConfig+0xdc>
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	4a25      	ldr	r2, [pc, #148]	@ (800e274 <TIM_OC1_SetConfig+0x16c>)
 800e1e0:	4293      	cmp	r3, r2
 800e1e2:	d12d      	bne.n	800e240 <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	699b      	ldr	r3, [r3, #24]
 800e1e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e1ec:	d008      	beq.n	800e200 <TIM_OC1_SetConfig+0xf8>
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	699b      	ldr	r3, [r3, #24]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d004      	beq.n	800e200 <TIM_OC1_SetConfig+0xf8>
 800e1f6:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 800e1fa:	481f      	ldr	r0, [pc, #124]	@ (800e278 <TIM_OC1_SetConfig+0x170>)
 800e1fc:	f7f8 fd02 	bl	8006c04 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e200:	683b      	ldr	r3, [r7, #0]
 800e202:	695b      	ldr	r3, [r3, #20]
 800e204:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e208:	d008      	beq.n	800e21c <TIM_OC1_SetConfig+0x114>
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	695b      	ldr	r3, [r3, #20]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d004      	beq.n	800e21c <TIM_OC1_SetConfig+0x114>
 800e212:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 800e216:	4818      	ldr	r0, [pc, #96]	@ (800e278 <TIM_OC1_SetConfig+0x170>)
 800e218:	f7f8 fcf4 	bl	8006c04 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e21c:	693b      	ldr	r3, [r7, #16]
 800e21e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e222:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e224:	693b      	ldr	r3, [r7, #16]
 800e226:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e22a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	695b      	ldr	r3, [r3, #20]
 800e230:	693a      	ldr	r2, [r7, #16]
 800e232:	4313      	orrs	r3, r2
 800e234:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	699b      	ldr	r3, [r3, #24]
 800e23a:	693a      	ldr	r2, [r7, #16]
 800e23c:	4313      	orrs	r3, r2
 800e23e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	693a      	ldr	r2, [r7, #16]
 800e244:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	68fa      	ldr	r2, [r7, #12]
 800e24a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	685a      	ldr	r2, [r3, #4]
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	697a      	ldr	r2, [r7, #20]
 800e258:	621a      	str	r2, [r3, #32]
}
 800e25a:	bf00      	nop
 800e25c:	3718      	adds	r7, #24
 800e25e:	46bd      	mov	sp, r7
 800e260:	bd80      	pop	{r7, pc}
 800e262:	bf00      	nop
 800e264:	40012c00 	.word	0x40012c00
 800e268:	40013400 	.word	0x40013400
 800e26c:	40014000 	.word	0x40014000
 800e270:	40014400 	.word	0x40014400
 800e274:	40014800 	.word	0x40014800
 800e278:	08011ad8 	.word	0x08011ad8

0800e27c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b086      	sub	sp, #24
 800e280:	af00      	add	r7, sp, #0
 800e282:	6078      	str	r0, [r7, #4]
 800e284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	6a1b      	ldr	r3, [r3, #32]
 800e28a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	6a1b      	ldr	r3, [r3, #32]
 800e290:	f023 0210 	bic.w	r2, r3, #16
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	685b      	ldr	r3, [r3, #4]
 800e29c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	699b      	ldr	r3, [r3, #24]
 800e2a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e2aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e2b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e2b8:	683b      	ldr	r3, [r7, #0]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	021b      	lsls	r3, r3, #8
 800e2be:	68fa      	ldr	r2, [r7, #12]
 800e2c0:	4313      	orrs	r3, r2
 800e2c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e2c4:	697b      	ldr	r3, [r7, #20]
 800e2c6:	f023 0320 	bic.w	r3, r3, #32
 800e2ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e2cc:	683b      	ldr	r3, [r7, #0]
 800e2ce:	689b      	ldr	r3, [r3, #8]
 800e2d0:	011b      	lsls	r3, r3, #4
 800e2d2:	697a      	ldr	r2, [r7, #20]
 800e2d4:	4313      	orrs	r3, r2
 800e2d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	4a3b      	ldr	r2, [pc, #236]	@ (800e3c8 <TIM_OC2_SetConfig+0x14c>)
 800e2dc:	4293      	cmp	r3, r2
 800e2de:	d003      	beq.n	800e2e8 <TIM_OC2_SetConfig+0x6c>
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	4a3a      	ldr	r2, [pc, #232]	@ (800e3cc <TIM_OC2_SetConfig+0x150>)
 800e2e4:	4293      	cmp	r3, r2
 800e2e6:	d11a      	bne.n	800e31e <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800e2e8:	683b      	ldr	r3, [r7, #0]
 800e2ea:	68db      	ldr	r3, [r3, #12]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d008      	beq.n	800e302 <TIM_OC2_SetConfig+0x86>
 800e2f0:	683b      	ldr	r3, [r7, #0]
 800e2f2:	68db      	ldr	r3, [r3, #12]
 800e2f4:	2b08      	cmp	r3, #8
 800e2f6:	d004      	beq.n	800e302 <TIM_OC2_SetConfig+0x86>
 800e2f8:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 800e2fc:	4834      	ldr	r0, [pc, #208]	@ (800e3d0 <TIM_OC2_SetConfig+0x154>)
 800e2fe:	f7f8 fc81 	bl	8006c04 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e302:	697b      	ldr	r3, [r7, #20]
 800e304:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e308:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e30a:	683b      	ldr	r3, [r7, #0]
 800e30c:	68db      	ldr	r3, [r3, #12]
 800e30e:	011b      	lsls	r3, r3, #4
 800e310:	697a      	ldr	r2, [r7, #20]
 800e312:	4313      	orrs	r3, r2
 800e314:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e316:	697b      	ldr	r3, [r7, #20]
 800e318:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e31c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	4a29      	ldr	r2, [pc, #164]	@ (800e3c8 <TIM_OC2_SetConfig+0x14c>)
 800e322:	4293      	cmp	r3, r2
 800e324:	d00f      	beq.n	800e346 <TIM_OC2_SetConfig+0xca>
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	4a28      	ldr	r2, [pc, #160]	@ (800e3cc <TIM_OC2_SetConfig+0x150>)
 800e32a:	4293      	cmp	r3, r2
 800e32c:	d00b      	beq.n	800e346 <TIM_OC2_SetConfig+0xca>
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	4a28      	ldr	r2, [pc, #160]	@ (800e3d4 <TIM_OC2_SetConfig+0x158>)
 800e332:	4293      	cmp	r3, r2
 800e334:	d007      	beq.n	800e346 <TIM_OC2_SetConfig+0xca>
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	4a27      	ldr	r2, [pc, #156]	@ (800e3d8 <TIM_OC2_SetConfig+0x15c>)
 800e33a:	4293      	cmp	r3, r2
 800e33c:	d003      	beq.n	800e346 <TIM_OC2_SetConfig+0xca>
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	4a26      	ldr	r2, [pc, #152]	@ (800e3dc <TIM_OC2_SetConfig+0x160>)
 800e342:	4293      	cmp	r3, r2
 800e344:	d12f      	bne.n	800e3a6 <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e346:	683b      	ldr	r3, [r7, #0]
 800e348:	699b      	ldr	r3, [r3, #24]
 800e34a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e34e:	d008      	beq.n	800e362 <TIM_OC2_SetConfig+0xe6>
 800e350:	683b      	ldr	r3, [r7, #0]
 800e352:	699b      	ldr	r3, [r3, #24]
 800e354:	2b00      	cmp	r3, #0
 800e356:	d004      	beq.n	800e362 <TIM_OC2_SetConfig+0xe6>
 800e358:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 800e35c:	481c      	ldr	r0, [pc, #112]	@ (800e3d0 <TIM_OC2_SetConfig+0x154>)
 800e35e:	f7f8 fc51 	bl	8006c04 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e362:	683b      	ldr	r3, [r7, #0]
 800e364:	695b      	ldr	r3, [r3, #20]
 800e366:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e36a:	d008      	beq.n	800e37e <TIM_OC2_SetConfig+0x102>
 800e36c:	683b      	ldr	r3, [r7, #0]
 800e36e:	695b      	ldr	r3, [r3, #20]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d004      	beq.n	800e37e <TIM_OC2_SetConfig+0x102>
 800e374:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 800e378:	4815      	ldr	r0, [pc, #84]	@ (800e3d0 <TIM_OC2_SetConfig+0x154>)
 800e37a:	f7f8 fc43 	bl	8006c04 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e37e:	693b      	ldr	r3, [r7, #16]
 800e380:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e384:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e386:	693b      	ldr	r3, [r7, #16]
 800e388:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e38c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e38e:	683b      	ldr	r3, [r7, #0]
 800e390:	695b      	ldr	r3, [r3, #20]
 800e392:	009b      	lsls	r3, r3, #2
 800e394:	693a      	ldr	r2, [r7, #16]
 800e396:	4313      	orrs	r3, r2
 800e398:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e39a:	683b      	ldr	r3, [r7, #0]
 800e39c:	699b      	ldr	r3, [r3, #24]
 800e39e:	009b      	lsls	r3, r3, #2
 800e3a0:	693a      	ldr	r2, [r7, #16]
 800e3a2:	4313      	orrs	r3, r2
 800e3a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	693a      	ldr	r2, [r7, #16]
 800e3aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	68fa      	ldr	r2, [r7, #12]
 800e3b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e3b2:	683b      	ldr	r3, [r7, #0]
 800e3b4:	685a      	ldr	r2, [r3, #4]
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	697a      	ldr	r2, [r7, #20]
 800e3be:	621a      	str	r2, [r3, #32]
}
 800e3c0:	bf00      	nop
 800e3c2:	3718      	adds	r7, #24
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	bd80      	pop	{r7, pc}
 800e3c8:	40012c00 	.word	0x40012c00
 800e3cc:	40013400 	.word	0x40013400
 800e3d0:	08011ad8 	.word	0x08011ad8
 800e3d4:	40014000 	.word	0x40014000
 800e3d8:	40014400 	.word	0x40014400
 800e3dc:	40014800 	.word	0x40014800

0800e3e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e3e0:	b580      	push	{r7, lr}
 800e3e2:	b086      	sub	sp, #24
 800e3e4:	af00      	add	r7, sp, #0
 800e3e6:	6078      	str	r0, [r7, #4]
 800e3e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	6a1b      	ldr	r3, [r3, #32]
 800e3ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	6a1b      	ldr	r3, [r3, #32]
 800e3f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	685b      	ldr	r3, [r3, #4]
 800e400:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	69db      	ldr	r3, [r3, #28]
 800e406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e40e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	f023 0303 	bic.w	r3, r3, #3
 800e41a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	68fa      	ldr	r2, [r7, #12]
 800e422:	4313      	orrs	r3, r2
 800e424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e426:	697b      	ldr	r3, [r7, #20]
 800e428:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e42c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e42e:	683b      	ldr	r3, [r7, #0]
 800e430:	689b      	ldr	r3, [r3, #8]
 800e432:	021b      	lsls	r3, r3, #8
 800e434:	697a      	ldr	r2, [r7, #20]
 800e436:	4313      	orrs	r3, r2
 800e438:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	4a3b      	ldr	r2, [pc, #236]	@ (800e52c <TIM_OC3_SetConfig+0x14c>)
 800e43e:	4293      	cmp	r3, r2
 800e440:	d003      	beq.n	800e44a <TIM_OC3_SetConfig+0x6a>
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	4a3a      	ldr	r2, [pc, #232]	@ (800e530 <TIM_OC3_SetConfig+0x150>)
 800e446:	4293      	cmp	r3, r2
 800e448:	d11a      	bne.n	800e480 <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800e44a:	683b      	ldr	r3, [r7, #0]
 800e44c:	68db      	ldr	r3, [r3, #12]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d008      	beq.n	800e464 <TIM_OC3_SetConfig+0x84>
 800e452:	683b      	ldr	r3, [r7, #0]
 800e454:	68db      	ldr	r3, [r3, #12]
 800e456:	2b08      	cmp	r3, #8
 800e458:	d004      	beq.n	800e464 <TIM_OC3_SetConfig+0x84>
 800e45a:	f641 4105 	movw	r1, #7173	@ 0x1c05
 800e45e:	4835      	ldr	r0, [pc, #212]	@ (800e534 <TIM_OC3_SetConfig+0x154>)
 800e460:	f7f8 fbd0 	bl	8006c04 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e464:	697b      	ldr	r3, [r7, #20]
 800e466:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e46a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e46c:	683b      	ldr	r3, [r7, #0]
 800e46e:	68db      	ldr	r3, [r3, #12]
 800e470:	021b      	lsls	r3, r3, #8
 800e472:	697a      	ldr	r2, [r7, #20]
 800e474:	4313      	orrs	r3, r2
 800e476:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e478:	697b      	ldr	r3, [r7, #20]
 800e47a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e47e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	4a2a      	ldr	r2, [pc, #168]	@ (800e52c <TIM_OC3_SetConfig+0x14c>)
 800e484:	4293      	cmp	r3, r2
 800e486:	d00f      	beq.n	800e4a8 <TIM_OC3_SetConfig+0xc8>
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	4a29      	ldr	r2, [pc, #164]	@ (800e530 <TIM_OC3_SetConfig+0x150>)
 800e48c:	4293      	cmp	r3, r2
 800e48e:	d00b      	beq.n	800e4a8 <TIM_OC3_SetConfig+0xc8>
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	4a29      	ldr	r2, [pc, #164]	@ (800e538 <TIM_OC3_SetConfig+0x158>)
 800e494:	4293      	cmp	r3, r2
 800e496:	d007      	beq.n	800e4a8 <TIM_OC3_SetConfig+0xc8>
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	4a28      	ldr	r2, [pc, #160]	@ (800e53c <TIM_OC3_SetConfig+0x15c>)
 800e49c:	4293      	cmp	r3, r2
 800e49e:	d003      	beq.n	800e4a8 <TIM_OC3_SetConfig+0xc8>
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	4a27      	ldr	r2, [pc, #156]	@ (800e540 <TIM_OC3_SetConfig+0x160>)
 800e4a4:	4293      	cmp	r3, r2
 800e4a6:	d12f      	bne.n	800e508 <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e4a8:	683b      	ldr	r3, [r7, #0]
 800e4aa:	699b      	ldr	r3, [r3, #24]
 800e4ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e4b0:	d008      	beq.n	800e4c4 <TIM_OC3_SetConfig+0xe4>
 800e4b2:	683b      	ldr	r3, [r7, #0]
 800e4b4:	699b      	ldr	r3, [r3, #24]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d004      	beq.n	800e4c4 <TIM_OC3_SetConfig+0xe4>
 800e4ba:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800e4be:	481d      	ldr	r0, [pc, #116]	@ (800e534 <TIM_OC3_SetConfig+0x154>)
 800e4c0:	f7f8 fba0 	bl	8006c04 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	695b      	ldr	r3, [r3, #20]
 800e4c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e4cc:	d008      	beq.n	800e4e0 <TIM_OC3_SetConfig+0x100>
 800e4ce:	683b      	ldr	r3, [r7, #0]
 800e4d0:	695b      	ldr	r3, [r3, #20]
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d004      	beq.n	800e4e0 <TIM_OC3_SetConfig+0x100>
 800e4d6:	f641 4113 	movw	r1, #7187	@ 0x1c13
 800e4da:	4816      	ldr	r0, [pc, #88]	@ (800e534 <TIM_OC3_SetConfig+0x154>)
 800e4dc:	f7f8 fb92 	bl	8006c04 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e4e0:	693b      	ldr	r3, [r7, #16]
 800e4e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e4e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e4e8:	693b      	ldr	r3, [r7, #16]
 800e4ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e4ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	695b      	ldr	r3, [r3, #20]
 800e4f4:	011b      	lsls	r3, r3, #4
 800e4f6:	693a      	ldr	r2, [r7, #16]
 800e4f8:	4313      	orrs	r3, r2
 800e4fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	699b      	ldr	r3, [r3, #24]
 800e500:	011b      	lsls	r3, r3, #4
 800e502:	693a      	ldr	r2, [r7, #16]
 800e504:	4313      	orrs	r3, r2
 800e506:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	693a      	ldr	r2, [r7, #16]
 800e50c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	68fa      	ldr	r2, [r7, #12]
 800e512:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e514:	683b      	ldr	r3, [r7, #0]
 800e516:	685a      	ldr	r2, [r3, #4]
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	697a      	ldr	r2, [r7, #20]
 800e520:	621a      	str	r2, [r3, #32]
}
 800e522:	bf00      	nop
 800e524:	3718      	adds	r7, #24
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}
 800e52a:	bf00      	nop
 800e52c:	40012c00 	.word	0x40012c00
 800e530:	40013400 	.word	0x40013400
 800e534:	08011ad8 	.word	0x08011ad8
 800e538:	40014000 	.word	0x40014000
 800e53c:	40014400 	.word	0x40014400
 800e540:	40014800 	.word	0x40014800

0800e544 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b086      	sub	sp, #24
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
 800e54c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	6a1b      	ldr	r3, [r3, #32]
 800e552:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	6a1b      	ldr	r3, [r3, #32]
 800e558:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	685b      	ldr	r3, [r3, #4]
 800e564:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	69db      	ldr	r3, [r3, #28]
 800e56a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e572:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e57e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	021b      	lsls	r3, r3, #8
 800e586:	68fa      	ldr	r2, [r7, #12]
 800e588:	4313      	orrs	r3, r2
 800e58a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e58c:	693b      	ldr	r3, [r7, #16]
 800e58e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e592:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e594:	683b      	ldr	r3, [r7, #0]
 800e596:	689b      	ldr	r3, [r3, #8]
 800e598:	031b      	lsls	r3, r3, #12
 800e59a:	693a      	ldr	r2, [r7, #16]
 800e59c:	4313      	orrs	r3, r2
 800e59e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	4a1e      	ldr	r2, [pc, #120]	@ (800e61c <TIM_OC4_SetConfig+0xd8>)
 800e5a4:	4293      	cmp	r3, r2
 800e5a6:	d00f      	beq.n	800e5c8 <TIM_OC4_SetConfig+0x84>
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	4a1d      	ldr	r2, [pc, #116]	@ (800e620 <TIM_OC4_SetConfig+0xdc>)
 800e5ac:	4293      	cmp	r3, r2
 800e5ae:	d00b      	beq.n	800e5c8 <TIM_OC4_SetConfig+0x84>
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	4a1c      	ldr	r2, [pc, #112]	@ (800e624 <TIM_OC4_SetConfig+0xe0>)
 800e5b4:	4293      	cmp	r3, r2
 800e5b6:	d007      	beq.n	800e5c8 <TIM_OC4_SetConfig+0x84>
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	4a1b      	ldr	r2, [pc, #108]	@ (800e628 <TIM_OC4_SetConfig+0xe4>)
 800e5bc:	4293      	cmp	r3, r2
 800e5be:	d003      	beq.n	800e5c8 <TIM_OC4_SetConfig+0x84>
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	4a1a      	ldr	r2, [pc, #104]	@ (800e62c <TIM_OC4_SetConfig+0xe8>)
 800e5c4:	4293      	cmp	r3, r2
 800e5c6:	d117      	bne.n	800e5f8 <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e5c8:	683b      	ldr	r3, [r7, #0]
 800e5ca:	695b      	ldr	r3, [r3, #20]
 800e5cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e5d0:	d008      	beq.n	800e5e4 <TIM_OC4_SetConfig+0xa0>
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	695b      	ldr	r3, [r3, #20]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d004      	beq.n	800e5e4 <TIM_OC4_SetConfig+0xa0>
 800e5da:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800e5de:	4814      	ldr	r0, [pc, #80]	@ (800e630 <TIM_OC4_SetConfig+0xec>)
 800e5e0:	f7f8 fb10 	bl	8006c04 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e5e4:	697b      	ldr	r3, [r7, #20]
 800e5e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e5ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e5ec:	683b      	ldr	r3, [r7, #0]
 800e5ee:	695b      	ldr	r3, [r3, #20]
 800e5f0:	019b      	lsls	r3, r3, #6
 800e5f2:	697a      	ldr	r2, [r7, #20]
 800e5f4:	4313      	orrs	r3, r2
 800e5f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	697a      	ldr	r2, [r7, #20]
 800e5fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	68fa      	ldr	r2, [r7, #12]
 800e602:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	685a      	ldr	r2, [r3, #4]
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	693a      	ldr	r2, [r7, #16]
 800e610:	621a      	str	r2, [r3, #32]
}
 800e612:	bf00      	nop
 800e614:	3718      	adds	r7, #24
 800e616:	46bd      	mov	sp, r7
 800e618:	bd80      	pop	{r7, pc}
 800e61a:	bf00      	nop
 800e61c:	40012c00 	.word	0x40012c00
 800e620:	40013400 	.word	0x40013400
 800e624:	40014000 	.word	0x40014000
 800e628:	40014400 	.word	0x40014400
 800e62c:	40014800 	.word	0x40014800
 800e630:	08011ad8 	.word	0x08011ad8

0800e634 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e634:	b480      	push	{r7}
 800e636:	b087      	sub	sp, #28
 800e638:	af00      	add	r7, sp, #0
 800e63a:	6078      	str	r0, [r7, #4]
 800e63c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	6a1b      	ldr	r3, [r3, #32]
 800e642:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	6a1b      	ldr	r3, [r3, #32]
 800e648:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	685b      	ldr	r3, [r3, #4]
 800e654:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e65a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e662:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e666:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	68fa      	ldr	r2, [r7, #12]
 800e66e:	4313      	orrs	r3, r2
 800e670:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e672:	693b      	ldr	r3, [r7, #16]
 800e674:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e678:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e67a:	683b      	ldr	r3, [r7, #0]
 800e67c:	689b      	ldr	r3, [r3, #8]
 800e67e:	041b      	lsls	r3, r3, #16
 800e680:	693a      	ldr	r2, [r7, #16]
 800e682:	4313      	orrs	r3, r2
 800e684:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	4a17      	ldr	r2, [pc, #92]	@ (800e6e8 <TIM_OC5_SetConfig+0xb4>)
 800e68a:	4293      	cmp	r3, r2
 800e68c:	d00f      	beq.n	800e6ae <TIM_OC5_SetConfig+0x7a>
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	4a16      	ldr	r2, [pc, #88]	@ (800e6ec <TIM_OC5_SetConfig+0xb8>)
 800e692:	4293      	cmp	r3, r2
 800e694:	d00b      	beq.n	800e6ae <TIM_OC5_SetConfig+0x7a>
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	4a15      	ldr	r2, [pc, #84]	@ (800e6f0 <TIM_OC5_SetConfig+0xbc>)
 800e69a:	4293      	cmp	r3, r2
 800e69c:	d007      	beq.n	800e6ae <TIM_OC5_SetConfig+0x7a>
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	4a14      	ldr	r2, [pc, #80]	@ (800e6f4 <TIM_OC5_SetConfig+0xc0>)
 800e6a2:	4293      	cmp	r3, r2
 800e6a4:	d003      	beq.n	800e6ae <TIM_OC5_SetConfig+0x7a>
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	4a13      	ldr	r2, [pc, #76]	@ (800e6f8 <TIM_OC5_SetConfig+0xc4>)
 800e6aa:	4293      	cmp	r3, r2
 800e6ac:	d109      	bne.n	800e6c2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e6ae:	697b      	ldr	r3, [r7, #20]
 800e6b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e6b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e6b6:	683b      	ldr	r3, [r7, #0]
 800e6b8:	695b      	ldr	r3, [r3, #20]
 800e6ba:	021b      	lsls	r3, r3, #8
 800e6bc:	697a      	ldr	r2, [r7, #20]
 800e6be:	4313      	orrs	r3, r2
 800e6c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	697a      	ldr	r2, [r7, #20]
 800e6c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	68fa      	ldr	r2, [r7, #12]
 800e6cc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e6ce:	683b      	ldr	r3, [r7, #0]
 800e6d0:	685a      	ldr	r2, [r3, #4]
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	693a      	ldr	r2, [r7, #16]
 800e6da:	621a      	str	r2, [r3, #32]
}
 800e6dc:	bf00      	nop
 800e6de:	371c      	adds	r7, #28
 800e6e0:	46bd      	mov	sp, r7
 800e6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e6:	4770      	bx	lr
 800e6e8:	40012c00 	.word	0x40012c00
 800e6ec:	40013400 	.word	0x40013400
 800e6f0:	40014000 	.word	0x40014000
 800e6f4:	40014400 	.word	0x40014400
 800e6f8:	40014800 	.word	0x40014800

0800e6fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e6fc:	b480      	push	{r7}
 800e6fe:	b087      	sub	sp, #28
 800e700:	af00      	add	r7, sp, #0
 800e702:	6078      	str	r0, [r7, #4]
 800e704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	6a1b      	ldr	r3, [r3, #32]
 800e70a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	6a1b      	ldr	r3, [r3, #32]
 800e710:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	685b      	ldr	r3, [r3, #4]
 800e71c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e72a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e72e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e730:	683b      	ldr	r3, [r7, #0]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	021b      	lsls	r3, r3, #8
 800e736:	68fa      	ldr	r2, [r7, #12]
 800e738:	4313      	orrs	r3, r2
 800e73a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e73c:	693b      	ldr	r3, [r7, #16]
 800e73e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e742:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e744:	683b      	ldr	r3, [r7, #0]
 800e746:	689b      	ldr	r3, [r3, #8]
 800e748:	051b      	lsls	r3, r3, #20
 800e74a:	693a      	ldr	r2, [r7, #16]
 800e74c:	4313      	orrs	r3, r2
 800e74e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	4a18      	ldr	r2, [pc, #96]	@ (800e7b4 <TIM_OC6_SetConfig+0xb8>)
 800e754:	4293      	cmp	r3, r2
 800e756:	d00f      	beq.n	800e778 <TIM_OC6_SetConfig+0x7c>
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	4a17      	ldr	r2, [pc, #92]	@ (800e7b8 <TIM_OC6_SetConfig+0xbc>)
 800e75c:	4293      	cmp	r3, r2
 800e75e:	d00b      	beq.n	800e778 <TIM_OC6_SetConfig+0x7c>
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	4a16      	ldr	r2, [pc, #88]	@ (800e7bc <TIM_OC6_SetConfig+0xc0>)
 800e764:	4293      	cmp	r3, r2
 800e766:	d007      	beq.n	800e778 <TIM_OC6_SetConfig+0x7c>
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	4a15      	ldr	r2, [pc, #84]	@ (800e7c0 <TIM_OC6_SetConfig+0xc4>)
 800e76c:	4293      	cmp	r3, r2
 800e76e:	d003      	beq.n	800e778 <TIM_OC6_SetConfig+0x7c>
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	4a14      	ldr	r2, [pc, #80]	@ (800e7c4 <TIM_OC6_SetConfig+0xc8>)
 800e774:	4293      	cmp	r3, r2
 800e776:	d109      	bne.n	800e78c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e778:	697b      	ldr	r3, [r7, #20]
 800e77a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e77e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e780:	683b      	ldr	r3, [r7, #0]
 800e782:	695b      	ldr	r3, [r3, #20]
 800e784:	029b      	lsls	r3, r3, #10
 800e786:	697a      	ldr	r2, [r7, #20]
 800e788:	4313      	orrs	r3, r2
 800e78a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	697a      	ldr	r2, [r7, #20]
 800e790:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	68fa      	ldr	r2, [r7, #12]
 800e796:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	685a      	ldr	r2, [r3, #4]
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	693a      	ldr	r2, [r7, #16]
 800e7a4:	621a      	str	r2, [r3, #32]
}
 800e7a6:	bf00      	nop
 800e7a8:	371c      	adds	r7, #28
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b0:	4770      	bx	lr
 800e7b2:	bf00      	nop
 800e7b4:	40012c00 	.word	0x40012c00
 800e7b8:	40013400 	.word	0x40013400
 800e7bc:	40014000 	.word	0x40014000
 800e7c0:	40014400 	.word	0x40014400
 800e7c4:	40014800 	.word	0x40014800

0800e7c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e7c8:	b480      	push	{r7}
 800e7ca:	b087      	sub	sp, #28
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	60f8      	str	r0, [r7, #12]
 800e7d0:	60b9      	str	r1, [r7, #8]
 800e7d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	6a1b      	ldr	r3, [r3, #32]
 800e7d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	6a1b      	ldr	r3, [r3, #32]
 800e7de:	f023 0201 	bic.w	r2, r3, #1
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	699b      	ldr	r3, [r3, #24]
 800e7ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e7ec:	693b      	ldr	r3, [r7, #16]
 800e7ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e7f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	011b      	lsls	r3, r3, #4
 800e7f8:	693a      	ldr	r2, [r7, #16]
 800e7fa:	4313      	orrs	r3, r2
 800e7fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e7fe:	697b      	ldr	r3, [r7, #20]
 800e800:	f023 030a 	bic.w	r3, r3, #10
 800e804:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e806:	697a      	ldr	r2, [r7, #20]
 800e808:	68bb      	ldr	r3, [r7, #8]
 800e80a:	4313      	orrs	r3, r2
 800e80c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	693a      	ldr	r2, [r7, #16]
 800e812:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	697a      	ldr	r2, [r7, #20]
 800e818:	621a      	str	r2, [r3, #32]
}
 800e81a:	bf00      	nop
 800e81c:	371c      	adds	r7, #28
 800e81e:	46bd      	mov	sp, r7
 800e820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e824:	4770      	bx	lr

0800e826 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e826:	b480      	push	{r7}
 800e828:	b087      	sub	sp, #28
 800e82a:	af00      	add	r7, sp, #0
 800e82c:	60f8      	str	r0, [r7, #12]
 800e82e:	60b9      	str	r1, [r7, #8]
 800e830:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	6a1b      	ldr	r3, [r3, #32]
 800e836:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	6a1b      	ldr	r3, [r3, #32]
 800e83c:	f023 0210 	bic.w	r2, r3, #16
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	699b      	ldr	r3, [r3, #24]
 800e848:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e84a:	693b      	ldr	r3, [r7, #16]
 800e84c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e850:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	031b      	lsls	r3, r3, #12
 800e856:	693a      	ldr	r2, [r7, #16]
 800e858:	4313      	orrs	r3, r2
 800e85a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e85c:	697b      	ldr	r3, [r7, #20]
 800e85e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e862:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e864:	68bb      	ldr	r3, [r7, #8]
 800e866:	011b      	lsls	r3, r3, #4
 800e868:	697a      	ldr	r2, [r7, #20]
 800e86a:	4313      	orrs	r3, r2
 800e86c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	693a      	ldr	r2, [r7, #16]
 800e872:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	697a      	ldr	r2, [r7, #20]
 800e878:	621a      	str	r2, [r3, #32]
}
 800e87a:	bf00      	nop
 800e87c:	371c      	adds	r7, #28
 800e87e:	46bd      	mov	sp, r7
 800e880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e884:	4770      	bx	lr

0800e886 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e886:	b480      	push	{r7}
 800e888:	b085      	sub	sp, #20
 800e88a:	af00      	add	r7, sp, #0
 800e88c:	6078      	str	r0, [r7, #4]
 800e88e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	689b      	ldr	r3, [r3, #8]
 800e894:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e89c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e89e:	683a      	ldr	r2, [r7, #0]
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	4313      	orrs	r3, r2
 800e8a4:	f043 0307 	orr.w	r3, r3, #7
 800e8a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	68fa      	ldr	r2, [r7, #12]
 800e8ae:	609a      	str	r2, [r3, #8]
}
 800e8b0:	bf00      	nop
 800e8b2:	3714      	adds	r7, #20
 800e8b4:	46bd      	mov	sp, r7
 800e8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ba:	4770      	bx	lr

0800e8bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e8bc:	b480      	push	{r7}
 800e8be:	b087      	sub	sp, #28
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	60f8      	str	r0, [r7, #12]
 800e8c4:	60b9      	str	r1, [r7, #8]
 800e8c6:	607a      	str	r2, [r7, #4]
 800e8c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	689b      	ldr	r3, [r3, #8]
 800e8ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e8d0:	697b      	ldr	r3, [r7, #20]
 800e8d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e8d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e8d8:	683b      	ldr	r3, [r7, #0]
 800e8da:	021a      	lsls	r2, r3, #8
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	431a      	orrs	r2, r3
 800e8e0:	68bb      	ldr	r3, [r7, #8]
 800e8e2:	4313      	orrs	r3, r2
 800e8e4:	697a      	ldr	r2, [r7, #20]
 800e8e6:	4313      	orrs	r3, r2
 800e8e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	697a      	ldr	r2, [r7, #20]
 800e8ee:	609a      	str	r2, [r3, #8]
}
 800e8f0:	bf00      	nop
 800e8f2:	371c      	adds	r7, #28
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8fa:	4770      	bx	lr

0800e8fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b086      	sub	sp, #24
 800e900:	af00      	add	r7, sp, #0
 800e902:	60f8      	str	r0, [r7, #12]
 800e904:	60b9      	str	r1, [r7, #8]
 800e906:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	4a2f      	ldr	r2, [pc, #188]	@ (800e9c8 <TIM_CCxChannelCmd+0xcc>)
 800e90c:	4293      	cmp	r3, r2
 800e90e:	d024      	beq.n	800e95a <TIM_CCxChannelCmd+0x5e>
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e916:	d020      	beq.n	800e95a <TIM_CCxChannelCmd+0x5e>
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	4a2c      	ldr	r2, [pc, #176]	@ (800e9cc <TIM_CCxChannelCmd+0xd0>)
 800e91c:	4293      	cmp	r3, r2
 800e91e:	d01c      	beq.n	800e95a <TIM_CCxChannelCmd+0x5e>
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	4a2b      	ldr	r2, [pc, #172]	@ (800e9d0 <TIM_CCxChannelCmd+0xd4>)
 800e924:	4293      	cmp	r3, r2
 800e926:	d018      	beq.n	800e95a <TIM_CCxChannelCmd+0x5e>
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	4a2a      	ldr	r2, [pc, #168]	@ (800e9d4 <TIM_CCxChannelCmd+0xd8>)
 800e92c:	4293      	cmp	r3, r2
 800e92e:	d014      	beq.n	800e95a <TIM_CCxChannelCmd+0x5e>
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	4a29      	ldr	r2, [pc, #164]	@ (800e9d8 <TIM_CCxChannelCmd+0xdc>)
 800e934:	4293      	cmp	r3, r2
 800e936:	d010      	beq.n	800e95a <TIM_CCxChannelCmd+0x5e>
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	4a28      	ldr	r2, [pc, #160]	@ (800e9dc <TIM_CCxChannelCmd+0xe0>)
 800e93c:	4293      	cmp	r3, r2
 800e93e:	d00c      	beq.n	800e95a <TIM_CCxChannelCmd+0x5e>
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	4a27      	ldr	r2, [pc, #156]	@ (800e9e0 <TIM_CCxChannelCmd+0xe4>)
 800e944:	4293      	cmp	r3, r2
 800e946:	d008      	beq.n	800e95a <TIM_CCxChannelCmd+0x5e>
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	4a26      	ldr	r2, [pc, #152]	@ (800e9e4 <TIM_CCxChannelCmd+0xe8>)
 800e94c:	4293      	cmp	r3, r2
 800e94e:	d004      	beq.n	800e95a <TIM_CCxChannelCmd+0x5e>
 800e950:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 800e954:	4824      	ldr	r0, [pc, #144]	@ (800e9e8 <TIM_CCxChannelCmd+0xec>)
 800e956:	f7f8 f955 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800e95a:	68bb      	ldr	r3, [r7, #8]
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d016      	beq.n	800e98e <TIM_CCxChannelCmd+0x92>
 800e960:	68bb      	ldr	r3, [r7, #8]
 800e962:	2b04      	cmp	r3, #4
 800e964:	d013      	beq.n	800e98e <TIM_CCxChannelCmd+0x92>
 800e966:	68bb      	ldr	r3, [r7, #8]
 800e968:	2b08      	cmp	r3, #8
 800e96a:	d010      	beq.n	800e98e <TIM_CCxChannelCmd+0x92>
 800e96c:	68bb      	ldr	r3, [r7, #8]
 800e96e:	2b0c      	cmp	r3, #12
 800e970:	d00d      	beq.n	800e98e <TIM_CCxChannelCmd+0x92>
 800e972:	68bb      	ldr	r3, [r7, #8]
 800e974:	2b10      	cmp	r3, #16
 800e976:	d00a      	beq.n	800e98e <TIM_CCxChannelCmd+0x92>
 800e978:	68bb      	ldr	r3, [r7, #8]
 800e97a:	2b14      	cmp	r3, #20
 800e97c:	d007      	beq.n	800e98e <TIM_CCxChannelCmd+0x92>
 800e97e:	68bb      	ldr	r3, [r7, #8]
 800e980:	2b3c      	cmp	r3, #60	@ 0x3c
 800e982:	d004      	beq.n	800e98e <TIM_CCxChannelCmd+0x92>
 800e984:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 800e988:	4817      	ldr	r0, [pc, #92]	@ (800e9e8 <TIM_CCxChannelCmd+0xec>)
 800e98a:	f7f8 f93b 	bl	8006c04 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e98e:	68bb      	ldr	r3, [r7, #8]
 800e990:	f003 031f 	and.w	r3, r3, #31
 800e994:	2201      	movs	r2, #1
 800e996:	fa02 f303 	lsl.w	r3, r2, r3
 800e99a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	6a1a      	ldr	r2, [r3, #32]
 800e9a0:	697b      	ldr	r3, [r7, #20]
 800e9a2:	43db      	mvns	r3, r3
 800e9a4:	401a      	ands	r2, r3
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	6a1a      	ldr	r2, [r3, #32]
 800e9ae:	68bb      	ldr	r3, [r7, #8]
 800e9b0:	f003 031f 	and.w	r3, r3, #31
 800e9b4:	6879      	ldr	r1, [r7, #4]
 800e9b6:	fa01 f303 	lsl.w	r3, r1, r3
 800e9ba:	431a      	orrs	r2, r3
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	621a      	str	r2, [r3, #32]
}
 800e9c0:	bf00      	nop
 800e9c2:	3718      	adds	r7, #24
 800e9c4:	46bd      	mov	sp, r7
 800e9c6:	bd80      	pop	{r7, pc}
 800e9c8:	40012c00 	.word	0x40012c00
 800e9cc:	40000400 	.word	0x40000400
 800e9d0:	40000800 	.word	0x40000800
 800e9d4:	40000c00 	.word	0x40000c00
 800e9d8:	40013400 	.word	0x40013400
 800e9dc:	40014000 	.word	0x40014000
 800e9e0:	40014400 	.word	0x40014400
 800e9e4:	40014800 	.word	0x40014800
 800e9e8:	08011ad8 	.word	0x08011ad8

0800e9ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e9ec:	b580      	push	{r7, lr}
 800e9ee:	b084      	sub	sp, #16
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
 800e9f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	4a34      	ldr	r2, [pc, #208]	@ (800eacc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e9fc:	4293      	cmp	r3, r2
 800e9fe:	d02c      	beq.n	800ea5a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea08:	d027      	beq.n	800ea5a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	4a30      	ldr	r2, [pc, #192]	@ (800ead0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ea10:	4293      	cmp	r3, r2
 800ea12:	d022      	beq.n	800ea5a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	4a2e      	ldr	r2, [pc, #184]	@ (800ead4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ea1a:	4293      	cmp	r3, r2
 800ea1c:	d01d      	beq.n	800ea5a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	4a2d      	ldr	r2, [pc, #180]	@ (800ead8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ea24:	4293      	cmp	r3, r2
 800ea26:	d018      	beq.n	800ea5a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	4a2b      	ldr	r2, [pc, #172]	@ (800eadc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ea2e:	4293      	cmp	r3, r2
 800ea30:	d013      	beq.n	800ea5a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	4a2a      	ldr	r2, [pc, #168]	@ (800eae0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ea38:	4293      	cmp	r3, r2
 800ea3a:	d00e      	beq.n	800ea5a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	4a28      	ldr	r2, [pc, #160]	@ (800eae4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ea42:	4293      	cmp	r3, r2
 800ea44:	d009      	beq.n	800ea5a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	4a27      	ldr	r2, [pc, #156]	@ (800eae8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ea4c:	4293      	cmp	r3, r2
 800ea4e:	d004      	beq.n	800ea5a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800ea50:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800ea54:	4825      	ldr	r0, [pc, #148]	@ (800eaec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ea56:	f7f8 f8d5 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d020      	beq.n	800eaa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea62:	683b      	ldr	r3, [r7, #0]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	2b10      	cmp	r3, #16
 800ea68:	d01c      	beq.n	800eaa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	2b20      	cmp	r3, #32
 800ea70:	d018      	beq.n	800eaa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	2b30      	cmp	r3, #48	@ 0x30
 800ea78:	d014      	beq.n	800eaa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	2b40      	cmp	r3, #64	@ 0x40
 800ea80:	d010      	beq.n	800eaa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	2b50      	cmp	r3, #80	@ 0x50
 800ea88:	d00c      	beq.n	800eaa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea8a:	683b      	ldr	r3, [r7, #0]
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	2b60      	cmp	r3, #96	@ 0x60
 800ea90:	d008      	beq.n	800eaa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea92:	683b      	ldr	r3, [r7, #0]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	2b70      	cmp	r3, #112	@ 0x70
 800ea98:	d004      	beq.n	800eaa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800ea9a:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800ea9e:	4813      	ldr	r0, [pc, #76]	@ (800eaec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800eaa0:	f7f8 f8b0 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	689b      	ldr	r3, [r3, #8]
 800eaa8:	2b80      	cmp	r3, #128	@ 0x80
 800eaaa:	d008      	beq.n	800eabe <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800eaac:	683b      	ldr	r3, [r7, #0]
 800eaae:	689b      	ldr	r3, [r3, #8]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d004      	beq.n	800eabe <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800eab4:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 800eab8:	480c      	ldr	r0, [pc, #48]	@ (800eaec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800eaba:	f7f8 f8a3 	bl	8006c04 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eac4:	2b01      	cmp	r3, #1
 800eac6:	d113      	bne.n	800eaf0 <HAL_TIMEx_MasterConfigSynchronization+0x104>
 800eac8:	2302      	movs	r3, #2
 800eaca:	e0d3      	b.n	800ec74 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 800eacc:	40012c00 	.word	0x40012c00
 800ead0:	40000400 	.word	0x40000400
 800ead4:	40000800 	.word	0x40000800
 800ead8:	40000c00 	.word	0x40000c00
 800eadc:	40001000 	.word	0x40001000
 800eae0:	40001400 	.word	0x40001400
 800eae4:	40013400 	.word	0x40013400
 800eae8:	40014000 	.word	0x40014000
 800eaec:	08011b10 	.word	0x08011b10
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	2201      	movs	r2, #1
 800eaf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	2202      	movs	r2, #2
 800eafc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	685b      	ldr	r3, [r3, #4]
 800eb06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	689b      	ldr	r3, [r3, #8]
 800eb0e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	4a59      	ldr	r2, [pc, #356]	@ (800ec7c <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800eb16:	4293      	cmp	r3, r2
 800eb18:	d004      	beq.n	800eb24 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	4a58      	ldr	r2, [pc, #352]	@ (800ec80 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800eb20:	4293      	cmp	r3, r2
 800eb22:	d161      	bne.n	800ebe8 <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800eb24:	683b      	ldr	r3, [r7, #0]
 800eb26:	685b      	ldr	r3, [r3, #4]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d054      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb2c:	683b      	ldr	r3, [r7, #0]
 800eb2e:	685b      	ldr	r3, [r3, #4]
 800eb30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eb34:	d04f      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb36:	683b      	ldr	r3, [r7, #0]
 800eb38:	685b      	ldr	r3, [r3, #4]
 800eb3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800eb3e:	d04a      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	685b      	ldr	r3, [r3, #4]
 800eb44:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800eb48:	d045      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb4a:	683b      	ldr	r3, [r7, #0]
 800eb4c:	685b      	ldr	r3, [r3, #4]
 800eb4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800eb52:	d040      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb54:	683b      	ldr	r3, [r7, #0]
 800eb56:	685b      	ldr	r3, [r3, #4]
 800eb58:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800eb5c:	d03b      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb5e:	683b      	ldr	r3, [r7, #0]
 800eb60:	685b      	ldr	r3, [r3, #4]
 800eb62:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800eb66:	d036      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	685b      	ldr	r3, [r3, #4]
 800eb6c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800eb70:	d031      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb72:	683b      	ldr	r3, [r7, #0]
 800eb74:	685b      	ldr	r3, [r3, #4]
 800eb76:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800eb7a:	d02c      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb7c:	683b      	ldr	r3, [r7, #0]
 800eb7e:	685b      	ldr	r3, [r3, #4]
 800eb80:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800eb84:	d027      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb86:	683b      	ldr	r3, [r7, #0]
 800eb88:	685b      	ldr	r3, [r3, #4]
 800eb8a:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800eb8e:	d022      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb90:	683b      	ldr	r3, [r7, #0]
 800eb92:	685b      	ldr	r3, [r3, #4]
 800eb94:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800eb98:	d01d      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	685b      	ldr	r3, [r3, #4]
 800eb9e:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800eba2:	d018      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	685b      	ldr	r3, [r3, #4]
 800eba8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ebac:	d013      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ebae:	683b      	ldr	r3, [r7, #0]
 800ebb0:	685b      	ldr	r3, [r3, #4]
 800ebb2:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800ebb6:	d00e      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ebb8:	683b      	ldr	r3, [r7, #0]
 800ebba:	685b      	ldr	r3, [r3, #4]
 800ebbc:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800ebc0:	d009      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ebc2:	683b      	ldr	r3, [r7, #0]
 800ebc4:	685b      	ldr	r3, [r3, #4]
 800ebc6:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800ebca:	d004      	beq.n	800ebd6 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800ebcc:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800ebd0:	482c      	ldr	r0, [pc, #176]	@ (800ec84 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800ebd2:	f7f8 f817 	bl	8006c04 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ebdc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ebde:	683b      	ldr	r3, [r7, #0]
 800ebe0:	685b      	ldr	r3, [r3, #4]
 800ebe2:	68fa      	ldr	r2, [r7, #12]
 800ebe4:	4313      	orrs	r3, r2
 800ebe6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ebf0:	683b      	ldr	r3, [r7, #0]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	68fa      	ldr	r2, [r7, #12]
 800ebf6:	4313      	orrs	r3, r2
 800ebf8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	68fa      	ldr	r2, [r7, #12]
 800ec00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	4a1d      	ldr	r2, [pc, #116]	@ (800ec7c <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800ec08:	4293      	cmp	r3, r2
 800ec0a:	d01d      	beq.n	800ec48 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec14:	d018      	beq.n	800ec48 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	4a1b      	ldr	r2, [pc, #108]	@ (800ec88 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800ec1c:	4293      	cmp	r3, r2
 800ec1e:	d013      	beq.n	800ec48 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	4a19      	ldr	r2, [pc, #100]	@ (800ec8c <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800ec26:	4293      	cmp	r3, r2
 800ec28:	d00e      	beq.n	800ec48 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	4a18      	ldr	r2, [pc, #96]	@ (800ec90 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800ec30:	4293      	cmp	r3, r2
 800ec32:	d009      	beq.n	800ec48 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	4a11      	ldr	r2, [pc, #68]	@ (800ec80 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800ec3a:	4293      	cmp	r3, r2
 800ec3c:	d004      	beq.n	800ec48 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	4a14      	ldr	r2, [pc, #80]	@ (800ec94 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800ec44:	4293      	cmp	r3, r2
 800ec46:	d10c      	bne.n	800ec62 <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ec48:	68bb      	ldr	r3, [r7, #8]
 800ec4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ec4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ec50:	683b      	ldr	r3, [r7, #0]
 800ec52:	689b      	ldr	r3, [r3, #8]
 800ec54:	68ba      	ldr	r2, [r7, #8]
 800ec56:	4313      	orrs	r3, r2
 800ec58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	68ba      	ldr	r2, [r7, #8]
 800ec60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	2201      	movs	r2, #1
 800ec66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ec72:	2300      	movs	r3, #0
}
 800ec74:	4618      	mov	r0, r3
 800ec76:	3710      	adds	r7, #16
 800ec78:	46bd      	mov	sp, r7
 800ec7a:	bd80      	pop	{r7, pc}
 800ec7c:	40012c00 	.word	0x40012c00
 800ec80:	40013400 	.word	0x40013400
 800ec84:	08011b10 	.word	0x08011b10
 800ec88:	40000400 	.word	0x40000400
 800ec8c:	40000800 	.word	0x40000800
 800ec90:	40000c00 	.word	0x40000c00
 800ec94:	40014000 	.word	0x40014000

0800ec98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ec98:	b580      	push	{r7, lr}
 800ec9a:	b084      	sub	sp, #16
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	6078      	str	r0, [r7, #4]
 800eca0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800eca2:	2300      	movs	r3, #0
 800eca4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	4a91      	ldr	r2, [pc, #580]	@ (800eef0 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800ecac:	4293      	cmp	r3, r2
 800ecae:	d018      	beq.n	800ece2 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	4a8f      	ldr	r2, [pc, #572]	@ (800eef4 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800ecb6:	4293      	cmp	r3, r2
 800ecb8:	d013      	beq.n	800ece2 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	4a8e      	ldr	r2, [pc, #568]	@ (800eef8 <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 800ecc0:	4293      	cmp	r3, r2
 800ecc2:	d00e      	beq.n	800ece2 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	4a8c      	ldr	r2, [pc, #560]	@ (800eefc <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 800ecca:	4293      	cmp	r3, r2
 800eccc:	d009      	beq.n	800ece2 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	4a8b      	ldr	r2, [pc, #556]	@ (800ef00 <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 800ecd4:	4293      	cmp	r3, r2
 800ecd6:	d004      	beq.n	800ece2 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800ecd8:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 800ecdc:	4889      	ldr	r0, [pc, #548]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ecde:	f7f7 ff91 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800ece2:	683b      	ldr	r3, [r7, #0]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ecea:	d008      	beq.n	800ecfe <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800ecec:	683b      	ldr	r3, [r7, #0]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d004      	beq.n	800ecfe <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800ecf4:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 800ecf8:	4882      	ldr	r0, [pc, #520]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ecfa:	f7f7 ff83 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800ecfe:	683b      	ldr	r3, [r7, #0]
 800ed00:	685b      	ldr	r3, [r3, #4]
 800ed02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ed06:	d008      	beq.n	800ed1a <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800ed08:	683b      	ldr	r3, [r7, #0]
 800ed0a:	685b      	ldr	r3, [r3, #4]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d004      	beq.n	800ed1a <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800ed10:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 800ed14:	487b      	ldr	r0, [pc, #492]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ed16:	f7f7 ff75 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800ed1a:	683b      	ldr	r3, [r7, #0]
 800ed1c:	689b      	ldr	r3, [r3, #8]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d013      	beq.n	800ed4a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800ed22:	683b      	ldr	r3, [r7, #0]
 800ed24:	689b      	ldr	r3, [r3, #8]
 800ed26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ed2a:	d00e      	beq.n	800ed4a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800ed2c:	683b      	ldr	r3, [r7, #0]
 800ed2e:	689b      	ldr	r3, [r3, #8]
 800ed30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed34:	d009      	beq.n	800ed4a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800ed36:	683b      	ldr	r3, [r7, #0]
 800ed38:	689b      	ldr	r3, [r3, #8]
 800ed3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ed3e:	d004      	beq.n	800ed4a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800ed40:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 800ed44:	486f      	ldr	r0, [pc, #444]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ed46:	f7f7 ff5d 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800ed4a:	683b      	ldr	r3, [r7, #0]
 800ed4c:	68db      	ldr	r3, [r3, #12]
 800ed4e:	2bff      	cmp	r3, #255	@ 0xff
 800ed50:	d904      	bls.n	800ed5c <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 800ed52:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 800ed56:	486b      	ldr	r0, [pc, #428]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ed58:	f7f7 ff54 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800ed5c:	683b      	ldr	r3, [r7, #0]
 800ed5e:	691b      	ldr	r3, [r3, #16]
 800ed60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed64:	d008      	beq.n	800ed78 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	691b      	ldr	r3, [r3, #16]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d004      	beq.n	800ed78 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800ed6e:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 800ed72:	4864      	ldr	r0, [pc, #400]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ed74:	f7f7 ff46 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800ed78:	683b      	ldr	r3, [r7, #0]
 800ed7a:	695b      	ldr	r3, [r3, #20]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d009      	beq.n	800ed94 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	695b      	ldr	r3, [r3, #20]
 800ed84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ed88:	d004      	beq.n	800ed94 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800ed8a:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800ed8e:	485d      	ldr	r0, [pc, #372]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ed90:	f7f7 ff38 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800ed94:	683b      	ldr	r3, [r7, #0]
 800ed96:	699b      	ldr	r3, [r3, #24]
 800ed98:	2b0f      	cmp	r3, #15
 800ed9a:	d904      	bls.n	800eda6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800ed9c:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800eda0:	4858      	ldr	r0, [pc, #352]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800eda2:	f7f7 ff2f 	bl	8006c04 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edaa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800edae:	d008      	beq.n	800edc2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800edb0:	683b      	ldr	r3, [r7, #0]
 800edb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d004      	beq.n	800edc2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800edb8:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800edbc:	4851      	ldr	r0, [pc, #324]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800edbe:	f7f7 ff21 	bl	8006c04 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800edc8:	2b01      	cmp	r3, #1
 800edca:	d101      	bne.n	800edd0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 800edcc:	2302      	movs	r3, #2
 800edce:	e08a      	b.n	800eee6 <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	2201      	movs	r2, #1
 800edd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800edde:	683b      	ldr	r3, [r7, #0]
 800ede0:	68db      	ldr	r3, [r3, #12]
 800ede2:	4313      	orrs	r3, r2
 800ede4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800edec:	683b      	ldr	r3, [r7, #0]
 800edee:	689b      	ldr	r3, [r3, #8]
 800edf0:	4313      	orrs	r3, r2
 800edf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800edfa:	683b      	ldr	r3, [r7, #0]
 800edfc:	685b      	ldr	r3, [r3, #4]
 800edfe:	4313      	orrs	r3, r2
 800ee00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ee08:	683b      	ldr	r3, [r7, #0]
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	4313      	orrs	r3, r2
 800ee0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ee16:	683b      	ldr	r3, [r7, #0]
 800ee18:	691b      	ldr	r3, [r3, #16]
 800ee1a:	4313      	orrs	r3, r2
 800ee1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800ee24:	683b      	ldr	r3, [r7, #0]
 800ee26:	695b      	ldr	r3, [r3, #20]
 800ee28:	4313      	orrs	r3, r2
 800ee2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ee32:	683b      	ldr	r3, [r7, #0]
 800ee34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee36:	4313      	orrs	r3, r2
 800ee38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800ee40:	683b      	ldr	r3, [r7, #0]
 800ee42:	699b      	ldr	r3, [r3, #24]
 800ee44:	041b      	lsls	r3, r3, #16
 800ee46:	4313      	orrs	r3, r2
 800ee48:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	4a28      	ldr	r2, [pc, #160]	@ (800eef0 <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800ee50:	4293      	cmp	r3, r2
 800ee52:	d004      	beq.n	800ee5e <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	4a26      	ldr	r2, [pc, #152]	@ (800eef4 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800ee5a:	4293      	cmp	r3, r2
 800ee5c:	d13a      	bne.n	800eed4 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	69db      	ldr	r3, [r3, #28]
 800ee62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ee66:	d008      	beq.n	800ee7a <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800ee68:	683b      	ldr	r3, [r7, #0]
 800ee6a:	69db      	ldr	r3, [r3, #28]
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d004      	beq.n	800ee7a <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800ee70:	f640 0112 	movw	r1, #2066	@ 0x812
 800ee74:	4823      	ldr	r0, [pc, #140]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ee76:	f7f7 fec5 	bl	8006c04 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	6a1b      	ldr	r3, [r3, #32]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d009      	beq.n	800ee96 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800ee82:	683b      	ldr	r3, [r7, #0]
 800ee84:	6a1b      	ldr	r3, [r3, #32]
 800ee86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ee8a:	d004      	beq.n	800ee96 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800ee8c:	f640 0113 	movw	r1, #2067	@ 0x813
 800ee90:	481c      	ldr	r0, [pc, #112]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ee92:	f7f7 feb7 	bl	8006c04 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800ee96:	683b      	ldr	r3, [r7, #0]
 800ee98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee9a:	2b0f      	cmp	r3, #15
 800ee9c:	d904      	bls.n	800eea8 <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800ee9e:	f640 0114 	movw	r1, #2068	@ 0x814
 800eea2:	4818      	ldr	r0, [pc, #96]	@ (800ef04 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800eea4:	f7f7 feae 	bl	8006c04 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800eeae:	683b      	ldr	r3, [r7, #0]
 800eeb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eeb2:	051b      	lsls	r3, r3, #20
 800eeb4:	4313      	orrs	r3, r2
 800eeb6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800eebe:	683b      	ldr	r3, [r7, #0]
 800eec0:	69db      	ldr	r3, [r3, #28]
 800eec2:	4313      	orrs	r3, r2
 800eec4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800eecc:	683b      	ldr	r3, [r7, #0]
 800eece:	6a1b      	ldr	r3, [r3, #32]
 800eed0:	4313      	orrs	r3, r2
 800eed2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	68fa      	ldr	r2, [r7, #12]
 800eeda:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	2200      	movs	r2, #0
 800eee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800eee4:	2300      	movs	r3, #0
}
 800eee6:	4618      	mov	r0, r3
 800eee8:	3710      	adds	r7, #16
 800eeea:	46bd      	mov	sp, r7
 800eeec:	bd80      	pop	{r7, pc}
 800eeee:	bf00      	nop
 800eef0:	40012c00 	.word	0x40012c00
 800eef4:	40013400 	.word	0x40013400
 800eef8:	40014000 	.word	0x40014000
 800eefc:	40014400 	.word	0x40014400
 800ef00:	40014800 	.word	0x40014800
 800ef04:	08011b10 	.word	0x08011b10

0800ef08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ef08:	b480      	push	{r7}
 800ef0a:	b083      	sub	sp, #12
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ef10:	bf00      	nop
 800ef12:	370c      	adds	r7, #12
 800ef14:	46bd      	mov	sp, r7
 800ef16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef1a:	4770      	bx	lr

0800ef1c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ef1c:	b480      	push	{r7}
 800ef1e:	b083      	sub	sp, #12
 800ef20:	af00      	add	r7, sp, #0
 800ef22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ef24:	bf00      	nop
 800ef26:	370c      	adds	r7, #12
 800ef28:	46bd      	mov	sp, r7
 800ef2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef2e:	4770      	bx	lr

0800ef30 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ef30:	b480      	push	{r7}
 800ef32:	b083      	sub	sp, #12
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ef38:	bf00      	nop
 800ef3a:	370c      	adds	r7, #12
 800ef3c:	46bd      	mov	sp, r7
 800ef3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef42:	4770      	bx	lr

0800ef44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ef44:	b580      	push	{r7, lr}
 800ef46:	b082      	sub	sp, #8
 800ef48:	af00      	add	r7, sp, #0
 800ef4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d101      	bne.n	800ef56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ef52:	2301      	movs	r3, #1
 800ef54:	e08b      	b.n	800f06e <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	699b      	ldr	r3, [r3, #24]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d023      	beq.n	800efa6 <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	4a45      	ldr	r2, [pc, #276]	@ (800f078 <HAL_UART_Init+0x134>)
 800ef64:	4293      	cmp	r3, r2
 800ef66:	d041      	beq.n	800efec <HAL_UART_Init+0xa8>
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	4a43      	ldr	r2, [pc, #268]	@ (800f07c <HAL_UART_Init+0x138>)
 800ef6e:	4293      	cmp	r3, r2
 800ef70:	d03c      	beq.n	800efec <HAL_UART_Init+0xa8>
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	4a42      	ldr	r2, [pc, #264]	@ (800f080 <HAL_UART_Init+0x13c>)
 800ef78:	4293      	cmp	r3, r2
 800ef7a:	d037      	beq.n	800efec <HAL_UART_Init+0xa8>
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	4a40      	ldr	r2, [pc, #256]	@ (800f084 <HAL_UART_Init+0x140>)
 800ef82:	4293      	cmp	r3, r2
 800ef84:	d032      	beq.n	800efec <HAL_UART_Init+0xa8>
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	4a3f      	ldr	r2, [pc, #252]	@ (800f088 <HAL_UART_Init+0x144>)
 800ef8c:	4293      	cmp	r3, r2
 800ef8e:	d02d      	beq.n	800efec <HAL_UART_Init+0xa8>
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	4a3d      	ldr	r2, [pc, #244]	@ (800f08c <HAL_UART_Init+0x148>)
 800ef96:	4293      	cmp	r3, r2
 800ef98:	d028      	beq.n	800efec <HAL_UART_Init+0xa8>
 800ef9a:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800ef9e:	483c      	ldr	r0, [pc, #240]	@ (800f090 <HAL_UART_Init+0x14c>)
 800efa0:	f7f7 fe30 	bl	8006c04 <assert_failed>
 800efa4:	e022      	b.n	800efec <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	4a33      	ldr	r2, [pc, #204]	@ (800f078 <HAL_UART_Init+0x134>)
 800efac:	4293      	cmp	r3, r2
 800efae:	d01d      	beq.n	800efec <HAL_UART_Init+0xa8>
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	4a31      	ldr	r2, [pc, #196]	@ (800f07c <HAL_UART_Init+0x138>)
 800efb6:	4293      	cmp	r3, r2
 800efb8:	d018      	beq.n	800efec <HAL_UART_Init+0xa8>
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	4a30      	ldr	r2, [pc, #192]	@ (800f080 <HAL_UART_Init+0x13c>)
 800efc0:	4293      	cmp	r3, r2
 800efc2:	d013      	beq.n	800efec <HAL_UART_Init+0xa8>
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	4a2e      	ldr	r2, [pc, #184]	@ (800f084 <HAL_UART_Init+0x140>)
 800efca:	4293      	cmp	r3, r2
 800efcc:	d00e      	beq.n	800efec <HAL_UART_Init+0xa8>
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	4a2d      	ldr	r2, [pc, #180]	@ (800f088 <HAL_UART_Init+0x144>)
 800efd4:	4293      	cmp	r3, r2
 800efd6:	d009      	beq.n	800efec <HAL_UART_Init+0xa8>
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	4a2b      	ldr	r2, [pc, #172]	@ (800f08c <HAL_UART_Init+0x148>)
 800efde:	4293      	cmp	r3, r2
 800efe0:	d004      	beq.n	800efec <HAL_UART_Init+0xa8>
 800efe2:	f240 1157 	movw	r1, #343	@ 0x157
 800efe6:	482a      	ldr	r0, [pc, #168]	@ (800f090 <HAL_UART_Init+0x14c>)
 800efe8:	f7f7 fe0c 	bl	8006c04 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d106      	bne.n	800f002 <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	2200      	movs	r2, #0
 800eff8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800effc:	6878      	ldr	r0, [r7, #4]
 800effe:	f7f8 fb3b 	bl	8007678 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	2224      	movs	r2, #36	@ 0x24
 800f006:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	681a      	ldr	r2, [r3, #0]
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	f022 0201 	bic.w	r2, r2, #1
 800f016:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d002      	beq.n	800f026 <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 800f020:	6878      	ldr	r0, [r7, #4]
 800f022:	f000 fc1f 	bl	800f864 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f026:	6878      	ldr	r0, [r7, #4]
 800f028:	f000 f8be 	bl	800f1a8 <UART_SetConfig>
 800f02c:	4603      	mov	r3, r0
 800f02e:	2b01      	cmp	r3, #1
 800f030:	d101      	bne.n	800f036 <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 800f032:	2301      	movs	r3, #1
 800f034:	e01b      	b.n	800f06e <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	685a      	ldr	r2, [r3, #4]
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f044:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	689a      	ldr	r2, [r3, #8]
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f054:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	681a      	ldr	r2, [r3, #0]
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	f042 0201 	orr.w	r2, r2, #1
 800f064:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f066:	6878      	ldr	r0, [r7, #4]
 800f068:	f000 fd5c 	bl	800fb24 <UART_CheckIdleState>
 800f06c:	4603      	mov	r3, r0
}
 800f06e:	4618      	mov	r0, r3
 800f070:	3708      	adds	r7, #8
 800f072:	46bd      	mov	sp, r7
 800f074:	bd80      	pop	{r7, pc}
 800f076:	bf00      	nop
 800f078:	40013800 	.word	0x40013800
 800f07c:	40004400 	.word	0x40004400
 800f080:	40004800 	.word	0x40004800
 800f084:	40004c00 	.word	0x40004c00
 800f088:	40005000 	.word	0x40005000
 800f08c:	40008000 	.word	0x40008000
 800f090:	08011b4c 	.word	0x08011b4c

0800f094 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f094:	b580      	push	{r7, lr}
 800f096:	b08a      	sub	sp, #40	@ 0x28
 800f098:	af02      	add	r7, sp, #8
 800f09a:	60f8      	str	r0, [r7, #12]
 800f09c:	60b9      	str	r1, [r7, #8]
 800f09e:	603b      	str	r3, [r7, #0]
 800f0a0:	4613      	mov	r3, r2
 800f0a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f0a8:	2b20      	cmp	r3, #32
 800f0aa:	d177      	bne.n	800f19c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800f0ac:	68bb      	ldr	r3, [r7, #8]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d002      	beq.n	800f0b8 <HAL_UART_Transmit+0x24>
 800f0b2:	88fb      	ldrh	r3, [r7, #6]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d101      	bne.n	800f0bc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800f0b8:	2301      	movs	r3, #1
 800f0ba:	e070      	b.n	800f19e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	2200      	movs	r2, #0
 800f0c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	2221      	movs	r2, #33	@ 0x21
 800f0c8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f0ca:	f7f8 fbc5 	bl	8007858 <HAL_GetTick>
 800f0ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	88fa      	ldrh	r2, [r7, #6]
 800f0d4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	88fa      	ldrh	r2, [r7, #6]
 800f0dc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	689b      	ldr	r3, [r3, #8]
 800f0e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f0e8:	d108      	bne.n	800f0fc <HAL_UART_Transmit+0x68>
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	691b      	ldr	r3, [r3, #16]
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d104      	bne.n	800f0fc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f0f6:	68bb      	ldr	r3, [r7, #8]
 800f0f8:	61bb      	str	r3, [r7, #24]
 800f0fa:	e003      	b.n	800f104 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800f0fc:	68bb      	ldr	r3, [r7, #8]
 800f0fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f100:	2300      	movs	r3, #0
 800f102:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f104:	e02f      	b.n	800f166 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f106:	683b      	ldr	r3, [r7, #0]
 800f108:	9300      	str	r3, [sp, #0]
 800f10a:	697b      	ldr	r3, [r7, #20]
 800f10c:	2200      	movs	r2, #0
 800f10e:	2180      	movs	r1, #128	@ 0x80
 800f110:	68f8      	ldr	r0, [r7, #12]
 800f112:	f000 fdaf 	bl	800fc74 <UART_WaitOnFlagUntilTimeout>
 800f116:	4603      	mov	r3, r0
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d004      	beq.n	800f126 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	2220      	movs	r2, #32
 800f120:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800f122:	2303      	movs	r3, #3
 800f124:	e03b      	b.n	800f19e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800f126:	69fb      	ldr	r3, [r7, #28]
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d10b      	bne.n	800f144 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f12c:	69bb      	ldr	r3, [r7, #24]
 800f12e:	881a      	ldrh	r2, [r3, #0]
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f138:	b292      	uxth	r2, r2
 800f13a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f13c:	69bb      	ldr	r3, [r7, #24]
 800f13e:	3302      	adds	r3, #2
 800f140:	61bb      	str	r3, [r7, #24]
 800f142:	e007      	b.n	800f154 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f144:	69fb      	ldr	r3, [r7, #28]
 800f146:	781a      	ldrb	r2, [r3, #0]
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f14e:	69fb      	ldr	r3, [r7, #28]
 800f150:	3301      	adds	r3, #1
 800f152:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800f15a:	b29b      	uxth	r3, r3
 800f15c:	3b01      	subs	r3, #1
 800f15e:	b29a      	uxth	r2, r3
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800f16c:	b29b      	uxth	r3, r3
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d1c9      	bne.n	800f106 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f172:	683b      	ldr	r3, [r7, #0]
 800f174:	9300      	str	r3, [sp, #0]
 800f176:	697b      	ldr	r3, [r7, #20]
 800f178:	2200      	movs	r2, #0
 800f17a:	2140      	movs	r1, #64	@ 0x40
 800f17c:	68f8      	ldr	r0, [r7, #12]
 800f17e:	f000 fd79 	bl	800fc74 <UART_WaitOnFlagUntilTimeout>
 800f182:	4603      	mov	r3, r0
 800f184:	2b00      	cmp	r3, #0
 800f186:	d004      	beq.n	800f192 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	2220      	movs	r2, #32
 800f18c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800f18e:	2303      	movs	r3, #3
 800f190:	e005      	b.n	800f19e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	2220      	movs	r2, #32
 800f196:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800f198:	2300      	movs	r3, #0
 800f19a:	e000      	b.n	800f19e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800f19c:	2302      	movs	r3, #2
  }
}
 800f19e:	4618      	mov	r0, r3
 800f1a0:	3720      	adds	r7, #32
 800f1a2:	46bd      	mov	sp, r7
 800f1a4:	bd80      	pop	{r7, pc}
	...

0800f1a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f1a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f1ac:	b08a      	sub	sp, #40	@ 0x28
 800f1ae:	af00      	add	r7, sp, #0
 800f1b0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	685b      	ldr	r3, [r3, #4]
 800f1bc:	4a9e      	ldr	r2, [pc, #632]	@ (800f438 <UART_SetConfig+0x290>)
 800f1be:	4293      	cmp	r3, r2
 800f1c0:	d904      	bls.n	800f1cc <UART_SetConfig+0x24>
 800f1c2:	f640 4158 	movw	r1, #3160	@ 0xc58
 800f1c6:	489d      	ldr	r0, [pc, #628]	@ (800f43c <UART_SetConfig+0x294>)
 800f1c8:	f7f7 fd1c 	bl	8006c04 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	689b      	ldr	r3, [r3, #8]
 800f1d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f1d4:	d00d      	beq.n	800f1f2 <UART_SetConfig+0x4a>
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	689b      	ldr	r3, [r3, #8]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d009      	beq.n	800f1f2 <UART_SetConfig+0x4a>
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	689b      	ldr	r3, [r3, #8]
 800f1e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f1e6:	d004      	beq.n	800f1f2 <UART_SetConfig+0x4a>
 800f1e8:	f640 4159 	movw	r1, #3161	@ 0xc59
 800f1ec:	4893      	ldr	r0, [pc, #588]	@ (800f43c <UART_SetConfig+0x294>)
 800f1ee:	f7f7 fd09 	bl	8006c04 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	4a92      	ldr	r2, [pc, #584]	@ (800f440 <UART_SetConfig+0x298>)
 800f1f8:	4293      	cmp	r3, r2
 800f1fa:	d10e      	bne.n	800f21a <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	68db      	ldr	r3, [r3, #12]
 800f200:	2b00      	cmp	r3, #0
 800f202:	d030      	beq.n	800f266 <UART_SetConfig+0xbe>
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	68db      	ldr	r3, [r3, #12]
 800f208:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f20c:	d02b      	beq.n	800f266 <UART_SetConfig+0xbe>
 800f20e:	f640 415c 	movw	r1, #3164	@ 0xc5c
 800f212:	488a      	ldr	r0, [pc, #552]	@ (800f43c <UART_SetConfig+0x294>)
 800f214:	f7f7 fcf6 	bl	8006c04 <assert_failed>
 800f218:	e025      	b.n	800f266 <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	68db      	ldr	r3, [r3, #12]
 800f21e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f222:	d012      	beq.n	800f24a <UART_SetConfig+0xa2>
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	68db      	ldr	r3, [r3, #12]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d00e      	beq.n	800f24a <UART_SetConfig+0xa2>
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	68db      	ldr	r3, [r3, #12]
 800f230:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f234:	d009      	beq.n	800f24a <UART_SetConfig+0xa2>
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	68db      	ldr	r3, [r3, #12]
 800f23a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f23e:	d004      	beq.n	800f24a <UART_SetConfig+0xa2>
 800f240:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 800f244:	487d      	ldr	r0, [pc, #500]	@ (800f43c <UART_SetConfig+0x294>)
 800f246:	f7f7 fcdd 	bl	8006c04 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	6a1b      	ldr	r3, [r3, #32]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d009      	beq.n	800f266 <UART_SetConfig+0xbe>
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	6a1b      	ldr	r3, [r3, #32]
 800f256:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f25a:	d004      	beq.n	800f266 <UART_SetConfig+0xbe>
 800f25c:	f640 4161 	movw	r1, #3169	@ 0xc61
 800f260:	4876      	ldr	r0, [pc, #472]	@ (800f43c <UART_SetConfig+0x294>)
 800f262:	f7f7 fccf 	bl	8006c04 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	691b      	ldr	r3, [r3, #16]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d00e      	beq.n	800f28c <UART_SetConfig+0xe4>
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	691b      	ldr	r3, [r3, #16]
 800f272:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f276:	d009      	beq.n	800f28c <UART_SetConfig+0xe4>
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	691b      	ldr	r3, [r3, #16]
 800f27c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f280:	d004      	beq.n	800f28c <UART_SetConfig+0xe4>
 800f282:	f640 4164 	movw	r1, #3172	@ 0xc64
 800f286:	486d      	ldr	r0, [pc, #436]	@ (800f43c <UART_SetConfig+0x294>)
 800f288:	f7f7 fcbc 	bl	8006c04 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	695b      	ldr	r3, [r3, #20]
 800f290:	f023 030c 	bic.w	r3, r3, #12
 800f294:	2b00      	cmp	r3, #0
 800f296:	d103      	bne.n	800f2a0 <UART_SetConfig+0xf8>
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	695b      	ldr	r3, [r3, #20]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d104      	bne.n	800f2aa <UART_SetConfig+0x102>
 800f2a0:	f640 4165 	movw	r1, #3173	@ 0xc65
 800f2a4:	4865      	ldr	r0, [pc, #404]	@ (800f43c <UART_SetConfig+0x294>)
 800f2a6:	f7f7 fcad 	bl	8006c04 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	699b      	ldr	r3, [r3, #24]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d013      	beq.n	800f2da <UART_SetConfig+0x132>
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	699b      	ldr	r3, [r3, #24]
 800f2b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f2ba:	d00e      	beq.n	800f2da <UART_SetConfig+0x132>
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	699b      	ldr	r3, [r3, #24]
 800f2c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f2c4:	d009      	beq.n	800f2da <UART_SetConfig+0x132>
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	699b      	ldr	r3, [r3, #24]
 800f2ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f2ce:	d004      	beq.n	800f2da <UART_SetConfig+0x132>
 800f2d0:	f640 4166 	movw	r1, #3174	@ 0xc66
 800f2d4:	4859      	ldr	r0, [pc, #356]	@ (800f43c <UART_SetConfig+0x294>)
 800f2d6:	f7f7 fc95 	bl	8006c04 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	69db      	ldr	r3, [r3, #28]
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d009      	beq.n	800f2f6 <UART_SetConfig+0x14e>
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	69db      	ldr	r3, [r3, #28]
 800f2e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f2ea:	d004      	beq.n	800f2f6 <UART_SetConfig+0x14e>
 800f2ec:	f640 4167 	movw	r1, #3175	@ 0xc67
 800f2f0:	4852      	ldr	r0, [pc, #328]	@ (800f43c <UART_SetConfig+0x294>)
 800f2f2:	f7f7 fc87 	bl	8006c04 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	689a      	ldr	r2, [r3, #8]
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	691b      	ldr	r3, [r3, #16]
 800f2fe:	431a      	orrs	r2, r3
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	695b      	ldr	r3, [r3, #20]
 800f304:	431a      	orrs	r2, r3
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	69db      	ldr	r3, [r3, #28]
 800f30a:	4313      	orrs	r3, r2
 800f30c:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	681a      	ldr	r2, [r3, #0]
 800f314:	4b4b      	ldr	r3, [pc, #300]	@ (800f444 <UART_SetConfig+0x29c>)
 800f316:	4013      	ands	r3, r2
 800f318:	68fa      	ldr	r2, [r7, #12]
 800f31a:	6812      	ldr	r2, [r2, #0]
 800f31c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f31e:	430b      	orrs	r3, r1
 800f320:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	685b      	ldr	r3, [r3, #4]
 800f328:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	68da      	ldr	r2, [r3, #12]
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	430a      	orrs	r2, r1
 800f336:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	699b      	ldr	r3, [r3, #24]
 800f33c:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	4a3f      	ldr	r2, [pc, #252]	@ (800f440 <UART_SetConfig+0x298>)
 800f344:	4293      	cmp	r3, r2
 800f346:	d004      	beq.n	800f352 <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	6a1b      	ldr	r3, [r3, #32]
 800f34c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f34e:	4313      	orrs	r3, r2
 800f350:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	689b      	ldr	r3, [r3, #8]
 800f358:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f362:	430a      	orrs	r2, r1
 800f364:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	4a37      	ldr	r2, [pc, #220]	@ (800f448 <UART_SetConfig+0x2a0>)
 800f36c:	4293      	cmp	r3, r2
 800f36e:	d125      	bne.n	800f3bc <UART_SetConfig+0x214>
 800f370:	4b36      	ldr	r3, [pc, #216]	@ (800f44c <UART_SetConfig+0x2a4>)
 800f372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f376:	f003 0303 	and.w	r3, r3, #3
 800f37a:	2b03      	cmp	r3, #3
 800f37c:	d81a      	bhi.n	800f3b4 <UART_SetConfig+0x20c>
 800f37e:	a201      	add	r2, pc, #4	@ (adr r2, 800f384 <UART_SetConfig+0x1dc>)
 800f380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f384:	0800f395 	.word	0x0800f395
 800f388:	0800f3a5 	.word	0x0800f3a5
 800f38c:	0800f39d 	.word	0x0800f39d
 800f390:	0800f3ad 	.word	0x0800f3ad
 800f394:	2301      	movs	r3, #1
 800f396:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f39a:	e114      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f39c:	2302      	movs	r3, #2
 800f39e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f3a2:	e110      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f3a4:	2304      	movs	r3, #4
 800f3a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f3aa:	e10c      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f3ac:	2308      	movs	r3, #8
 800f3ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f3b2:	e108      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f3b4:	2310      	movs	r3, #16
 800f3b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f3ba:	e104      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	4a23      	ldr	r2, [pc, #140]	@ (800f450 <UART_SetConfig+0x2a8>)
 800f3c2:	4293      	cmp	r3, r2
 800f3c4:	d146      	bne.n	800f454 <UART_SetConfig+0x2ac>
 800f3c6:	4b21      	ldr	r3, [pc, #132]	@ (800f44c <UART_SetConfig+0x2a4>)
 800f3c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f3cc:	f003 030c 	and.w	r3, r3, #12
 800f3d0:	2b0c      	cmp	r3, #12
 800f3d2:	d82d      	bhi.n	800f430 <UART_SetConfig+0x288>
 800f3d4:	a201      	add	r2, pc, #4	@ (adr r2, 800f3dc <UART_SetConfig+0x234>)
 800f3d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3da:	bf00      	nop
 800f3dc:	0800f411 	.word	0x0800f411
 800f3e0:	0800f431 	.word	0x0800f431
 800f3e4:	0800f431 	.word	0x0800f431
 800f3e8:	0800f431 	.word	0x0800f431
 800f3ec:	0800f421 	.word	0x0800f421
 800f3f0:	0800f431 	.word	0x0800f431
 800f3f4:	0800f431 	.word	0x0800f431
 800f3f8:	0800f431 	.word	0x0800f431
 800f3fc:	0800f419 	.word	0x0800f419
 800f400:	0800f431 	.word	0x0800f431
 800f404:	0800f431 	.word	0x0800f431
 800f408:	0800f431 	.word	0x0800f431
 800f40c:	0800f429 	.word	0x0800f429
 800f410:	2300      	movs	r3, #0
 800f412:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f416:	e0d6      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f418:	2302      	movs	r3, #2
 800f41a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f41e:	e0d2      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f420:	2304      	movs	r3, #4
 800f422:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f426:	e0ce      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f428:	2308      	movs	r3, #8
 800f42a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f42e:	e0ca      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f430:	2310      	movs	r3, #16
 800f432:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f436:	e0c6      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f438:	00989680 	.word	0x00989680
 800f43c:	08011b4c 	.word	0x08011b4c
 800f440:	40008000 	.word	0x40008000
 800f444:	efff69f3 	.word	0xefff69f3
 800f448:	40013800 	.word	0x40013800
 800f44c:	40021000 	.word	0x40021000
 800f450:	40004400 	.word	0x40004400
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	4aae      	ldr	r2, [pc, #696]	@ (800f714 <UART_SetConfig+0x56c>)
 800f45a:	4293      	cmp	r3, r2
 800f45c:	d125      	bne.n	800f4aa <UART_SetConfig+0x302>
 800f45e:	4bae      	ldr	r3, [pc, #696]	@ (800f718 <UART_SetConfig+0x570>)
 800f460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f464:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f468:	2b30      	cmp	r3, #48	@ 0x30
 800f46a:	d016      	beq.n	800f49a <UART_SetConfig+0x2f2>
 800f46c:	2b30      	cmp	r3, #48	@ 0x30
 800f46e:	d818      	bhi.n	800f4a2 <UART_SetConfig+0x2fa>
 800f470:	2b20      	cmp	r3, #32
 800f472:	d00a      	beq.n	800f48a <UART_SetConfig+0x2e2>
 800f474:	2b20      	cmp	r3, #32
 800f476:	d814      	bhi.n	800f4a2 <UART_SetConfig+0x2fa>
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d002      	beq.n	800f482 <UART_SetConfig+0x2da>
 800f47c:	2b10      	cmp	r3, #16
 800f47e:	d008      	beq.n	800f492 <UART_SetConfig+0x2ea>
 800f480:	e00f      	b.n	800f4a2 <UART_SetConfig+0x2fa>
 800f482:	2300      	movs	r3, #0
 800f484:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f488:	e09d      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f48a:	2302      	movs	r3, #2
 800f48c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f490:	e099      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f492:	2304      	movs	r3, #4
 800f494:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f498:	e095      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f49a:	2308      	movs	r3, #8
 800f49c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f4a0:	e091      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f4a2:	2310      	movs	r3, #16
 800f4a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f4a8:	e08d      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	4a9b      	ldr	r2, [pc, #620]	@ (800f71c <UART_SetConfig+0x574>)
 800f4b0:	4293      	cmp	r3, r2
 800f4b2:	d125      	bne.n	800f500 <UART_SetConfig+0x358>
 800f4b4:	4b98      	ldr	r3, [pc, #608]	@ (800f718 <UART_SetConfig+0x570>)
 800f4b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f4ba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f4be:	2bc0      	cmp	r3, #192	@ 0xc0
 800f4c0:	d016      	beq.n	800f4f0 <UART_SetConfig+0x348>
 800f4c2:	2bc0      	cmp	r3, #192	@ 0xc0
 800f4c4:	d818      	bhi.n	800f4f8 <UART_SetConfig+0x350>
 800f4c6:	2b80      	cmp	r3, #128	@ 0x80
 800f4c8:	d00a      	beq.n	800f4e0 <UART_SetConfig+0x338>
 800f4ca:	2b80      	cmp	r3, #128	@ 0x80
 800f4cc:	d814      	bhi.n	800f4f8 <UART_SetConfig+0x350>
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d002      	beq.n	800f4d8 <UART_SetConfig+0x330>
 800f4d2:	2b40      	cmp	r3, #64	@ 0x40
 800f4d4:	d008      	beq.n	800f4e8 <UART_SetConfig+0x340>
 800f4d6:	e00f      	b.n	800f4f8 <UART_SetConfig+0x350>
 800f4d8:	2300      	movs	r3, #0
 800f4da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f4de:	e072      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f4e0:	2302      	movs	r3, #2
 800f4e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f4e6:	e06e      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f4e8:	2304      	movs	r3, #4
 800f4ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f4ee:	e06a      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f4f0:	2308      	movs	r3, #8
 800f4f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f4f6:	e066      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f4f8:	2310      	movs	r3, #16
 800f4fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f4fe:	e062      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f500:	68fb      	ldr	r3, [r7, #12]
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	4a86      	ldr	r2, [pc, #536]	@ (800f720 <UART_SetConfig+0x578>)
 800f506:	4293      	cmp	r3, r2
 800f508:	d12a      	bne.n	800f560 <UART_SetConfig+0x3b8>
 800f50a:	4b83      	ldr	r3, [pc, #524]	@ (800f718 <UART_SetConfig+0x570>)
 800f50c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f510:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f514:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f518:	d01a      	beq.n	800f550 <UART_SetConfig+0x3a8>
 800f51a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f51e:	d81b      	bhi.n	800f558 <UART_SetConfig+0x3b0>
 800f520:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f524:	d00c      	beq.n	800f540 <UART_SetConfig+0x398>
 800f526:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f52a:	d815      	bhi.n	800f558 <UART_SetConfig+0x3b0>
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d003      	beq.n	800f538 <UART_SetConfig+0x390>
 800f530:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f534:	d008      	beq.n	800f548 <UART_SetConfig+0x3a0>
 800f536:	e00f      	b.n	800f558 <UART_SetConfig+0x3b0>
 800f538:	2300      	movs	r3, #0
 800f53a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f53e:	e042      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f540:	2302      	movs	r3, #2
 800f542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f546:	e03e      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f548:	2304      	movs	r3, #4
 800f54a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f54e:	e03a      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f550:	2308      	movs	r3, #8
 800f552:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f556:	e036      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f558:	2310      	movs	r3, #16
 800f55a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f55e:	e032      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	4a6f      	ldr	r2, [pc, #444]	@ (800f724 <UART_SetConfig+0x57c>)
 800f566:	4293      	cmp	r3, r2
 800f568:	d12a      	bne.n	800f5c0 <UART_SetConfig+0x418>
 800f56a:	4b6b      	ldr	r3, [pc, #428]	@ (800f718 <UART_SetConfig+0x570>)
 800f56c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f570:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f574:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f578:	d01a      	beq.n	800f5b0 <UART_SetConfig+0x408>
 800f57a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f57e:	d81b      	bhi.n	800f5b8 <UART_SetConfig+0x410>
 800f580:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f584:	d00c      	beq.n	800f5a0 <UART_SetConfig+0x3f8>
 800f586:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f58a:	d815      	bhi.n	800f5b8 <UART_SetConfig+0x410>
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d003      	beq.n	800f598 <UART_SetConfig+0x3f0>
 800f590:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f594:	d008      	beq.n	800f5a8 <UART_SetConfig+0x400>
 800f596:	e00f      	b.n	800f5b8 <UART_SetConfig+0x410>
 800f598:	2300      	movs	r3, #0
 800f59a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f59e:	e012      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f5a0:	2302      	movs	r3, #2
 800f5a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f5a6:	e00e      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f5a8:	2304      	movs	r3, #4
 800f5aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f5ae:	e00a      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f5b0:	2308      	movs	r3, #8
 800f5b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f5b6:	e006      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f5b8:	2310      	movs	r3, #16
 800f5ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f5be:	e002      	b.n	800f5c6 <UART_SetConfig+0x41e>
 800f5c0:	2310      	movs	r3, #16
 800f5c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	4a56      	ldr	r2, [pc, #344]	@ (800f724 <UART_SetConfig+0x57c>)
 800f5cc:	4293      	cmp	r3, r2
 800f5ce:	d17a      	bne.n	800f6c6 <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f5d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f5d4:	2b08      	cmp	r3, #8
 800f5d6:	d824      	bhi.n	800f622 <UART_SetConfig+0x47a>
 800f5d8:	a201      	add	r2, pc, #4	@ (adr r2, 800f5e0 <UART_SetConfig+0x438>)
 800f5da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5de:	bf00      	nop
 800f5e0:	0800f605 	.word	0x0800f605
 800f5e4:	0800f623 	.word	0x0800f623
 800f5e8:	0800f60d 	.word	0x0800f60d
 800f5ec:	0800f623 	.word	0x0800f623
 800f5f0:	0800f613 	.word	0x0800f613
 800f5f4:	0800f623 	.word	0x0800f623
 800f5f8:	0800f623 	.word	0x0800f623
 800f5fc:	0800f623 	.word	0x0800f623
 800f600:	0800f61b 	.word	0x0800f61b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f604:	f7fa fd5c 	bl	800a0c0 <HAL_RCC_GetPCLK1Freq>
 800f608:	61f8      	str	r0, [r7, #28]
        break;
 800f60a:	e010      	b.n	800f62e <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f60c:	4b46      	ldr	r3, [pc, #280]	@ (800f728 <UART_SetConfig+0x580>)
 800f60e:	61fb      	str	r3, [r7, #28]
        break;
 800f610:	e00d      	b.n	800f62e <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f612:	f7fa fcbd 	bl	8009f90 <HAL_RCC_GetSysClockFreq>
 800f616:	61f8      	str	r0, [r7, #28]
        break;
 800f618:	e009      	b.n	800f62e <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f61a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f61e:	61fb      	str	r3, [r7, #28]
        break;
 800f620:	e005      	b.n	800f62e <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 800f622:	2300      	movs	r3, #0
 800f624:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f626:	2301      	movs	r3, #1
 800f628:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800f62c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f62e:	69fb      	ldr	r3, [r7, #28]
 800f630:	2b00      	cmp	r3, #0
 800f632:	f000 8107 	beq.w	800f844 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	685a      	ldr	r2, [r3, #4]
 800f63a:	4613      	mov	r3, r2
 800f63c:	005b      	lsls	r3, r3, #1
 800f63e:	4413      	add	r3, r2
 800f640:	69fa      	ldr	r2, [r7, #28]
 800f642:	429a      	cmp	r2, r3
 800f644:	d305      	bcc.n	800f652 <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	685b      	ldr	r3, [r3, #4]
 800f64a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f64c:	69fa      	ldr	r2, [r7, #28]
 800f64e:	429a      	cmp	r2, r3
 800f650:	d903      	bls.n	800f65a <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 800f652:	2301      	movs	r3, #1
 800f654:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800f658:	e0f4      	b.n	800f844 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800f65a:	69fb      	ldr	r3, [r7, #28]
 800f65c:	2200      	movs	r2, #0
 800f65e:	461c      	mov	r4, r3
 800f660:	4615      	mov	r5, r2
 800f662:	f04f 0200 	mov.w	r2, #0
 800f666:	f04f 0300 	mov.w	r3, #0
 800f66a:	022b      	lsls	r3, r5, #8
 800f66c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800f670:	0222      	lsls	r2, r4, #8
 800f672:	68f9      	ldr	r1, [r7, #12]
 800f674:	6849      	ldr	r1, [r1, #4]
 800f676:	0849      	lsrs	r1, r1, #1
 800f678:	2000      	movs	r0, #0
 800f67a:	4688      	mov	r8, r1
 800f67c:	4681      	mov	r9, r0
 800f67e:	eb12 0a08 	adds.w	sl, r2, r8
 800f682:	eb43 0b09 	adc.w	fp, r3, r9
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	685b      	ldr	r3, [r3, #4]
 800f68a:	2200      	movs	r2, #0
 800f68c:	603b      	str	r3, [r7, #0]
 800f68e:	607a      	str	r2, [r7, #4]
 800f690:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f694:	4650      	mov	r0, sl
 800f696:	4659      	mov	r1, fp
 800f698:	f7f0 fe3a 	bl	8000310 <__aeabi_uldivmod>
 800f69c:	4602      	mov	r2, r0
 800f69e:	460b      	mov	r3, r1
 800f6a0:	4613      	mov	r3, r2
 800f6a2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f6a4:	69bb      	ldr	r3, [r7, #24]
 800f6a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f6aa:	d308      	bcc.n	800f6be <UART_SetConfig+0x516>
 800f6ac:	69bb      	ldr	r3, [r7, #24]
 800f6ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f6b2:	d204      	bcs.n	800f6be <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	69ba      	ldr	r2, [r7, #24]
 800f6ba:	60da      	str	r2, [r3, #12]
 800f6bc:	e0c2      	b.n	800f844 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 800f6be:	2301      	movs	r3, #1
 800f6c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800f6c4:	e0be      	b.n	800f844 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	69db      	ldr	r3, [r3, #28]
 800f6ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f6ce:	d16a      	bne.n	800f7a6 <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 800f6d0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f6d4:	2b08      	cmp	r3, #8
 800f6d6:	d834      	bhi.n	800f742 <UART_SetConfig+0x59a>
 800f6d8:	a201      	add	r2, pc, #4	@ (adr r2, 800f6e0 <UART_SetConfig+0x538>)
 800f6da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6de:	bf00      	nop
 800f6e0:	0800f705 	.word	0x0800f705
 800f6e4:	0800f70d 	.word	0x0800f70d
 800f6e8:	0800f72d 	.word	0x0800f72d
 800f6ec:	0800f743 	.word	0x0800f743
 800f6f0:	0800f733 	.word	0x0800f733
 800f6f4:	0800f743 	.word	0x0800f743
 800f6f8:	0800f743 	.word	0x0800f743
 800f6fc:	0800f743 	.word	0x0800f743
 800f700:	0800f73b 	.word	0x0800f73b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f704:	f7fa fcdc 	bl	800a0c0 <HAL_RCC_GetPCLK1Freq>
 800f708:	61f8      	str	r0, [r7, #28]
        break;
 800f70a:	e020      	b.n	800f74e <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f70c:	f7fa fcee 	bl	800a0ec <HAL_RCC_GetPCLK2Freq>
 800f710:	61f8      	str	r0, [r7, #28]
        break;
 800f712:	e01c      	b.n	800f74e <UART_SetConfig+0x5a6>
 800f714:	40004800 	.word	0x40004800
 800f718:	40021000 	.word	0x40021000
 800f71c:	40004c00 	.word	0x40004c00
 800f720:	40005000 	.word	0x40005000
 800f724:	40008000 	.word	0x40008000
 800f728:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f72c:	4b4c      	ldr	r3, [pc, #304]	@ (800f860 <UART_SetConfig+0x6b8>)
 800f72e:	61fb      	str	r3, [r7, #28]
        break;
 800f730:	e00d      	b.n	800f74e <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f732:	f7fa fc2d 	bl	8009f90 <HAL_RCC_GetSysClockFreq>
 800f736:	61f8      	str	r0, [r7, #28]
        break;
 800f738:	e009      	b.n	800f74e <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f73a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f73e:	61fb      	str	r3, [r7, #28]
        break;
 800f740:	e005      	b.n	800f74e <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 800f742:	2300      	movs	r3, #0
 800f744:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f746:	2301      	movs	r3, #1
 800f748:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800f74c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f74e:	69fb      	ldr	r3, [r7, #28]
 800f750:	2b00      	cmp	r3, #0
 800f752:	d077      	beq.n	800f844 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800f754:	69fb      	ldr	r3, [r7, #28]
 800f756:	005a      	lsls	r2, r3, #1
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	685b      	ldr	r3, [r3, #4]
 800f75c:	085b      	lsrs	r3, r3, #1
 800f75e:	441a      	add	r2, r3
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	685b      	ldr	r3, [r3, #4]
 800f764:	fbb2 f3f3 	udiv	r3, r2, r3
 800f768:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f76a:	69bb      	ldr	r3, [r7, #24]
 800f76c:	2b0f      	cmp	r3, #15
 800f76e:	d916      	bls.n	800f79e <UART_SetConfig+0x5f6>
 800f770:	69bb      	ldr	r3, [r7, #24]
 800f772:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f776:	d212      	bcs.n	800f79e <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f778:	69bb      	ldr	r3, [r7, #24]
 800f77a:	b29b      	uxth	r3, r3
 800f77c:	f023 030f 	bic.w	r3, r3, #15
 800f780:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f782:	69bb      	ldr	r3, [r7, #24]
 800f784:	085b      	lsrs	r3, r3, #1
 800f786:	b29b      	uxth	r3, r3
 800f788:	f003 0307 	and.w	r3, r3, #7
 800f78c:	b29a      	uxth	r2, r3
 800f78e:	8afb      	ldrh	r3, [r7, #22]
 800f790:	4313      	orrs	r3, r2
 800f792:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	8afa      	ldrh	r2, [r7, #22]
 800f79a:	60da      	str	r2, [r3, #12]
 800f79c:	e052      	b.n	800f844 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800f79e:	2301      	movs	r3, #1
 800f7a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800f7a4:	e04e      	b.n	800f844 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f7a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f7aa:	2b08      	cmp	r3, #8
 800f7ac:	d827      	bhi.n	800f7fe <UART_SetConfig+0x656>
 800f7ae:	a201      	add	r2, pc, #4	@ (adr r2, 800f7b4 <UART_SetConfig+0x60c>)
 800f7b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7b4:	0800f7d9 	.word	0x0800f7d9
 800f7b8:	0800f7e1 	.word	0x0800f7e1
 800f7bc:	0800f7e9 	.word	0x0800f7e9
 800f7c0:	0800f7ff 	.word	0x0800f7ff
 800f7c4:	0800f7ef 	.word	0x0800f7ef
 800f7c8:	0800f7ff 	.word	0x0800f7ff
 800f7cc:	0800f7ff 	.word	0x0800f7ff
 800f7d0:	0800f7ff 	.word	0x0800f7ff
 800f7d4:	0800f7f7 	.word	0x0800f7f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f7d8:	f7fa fc72 	bl	800a0c0 <HAL_RCC_GetPCLK1Freq>
 800f7dc:	61f8      	str	r0, [r7, #28]
        break;
 800f7de:	e014      	b.n	800f80a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f7e0:	f7fa fc84 	bl	800a0ec <HAL_RCC_GetPCLK2Freq>
 800f7e4:	61f8      	str	r0, [r7, #28]
        break;
 800f7e6:	e010      	b.n	800f80a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f7e8:	4b1d      	ldr	r3, [pc, #116]	@ (800f860 <UART_SetConfig+0x6b8>)
 800f7ea:	61fb      	str	r3, [r7, #28]
        break;
 800f7ec:	e00d      	b.n	800f80a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f7ee:	f7fa fbcf 	bl	8009f90 <HAL_RCC_GetSysClockFreq>
 800f7f2:	61f8      	str	r0, [r7, #28]
        break;
 800f7f4:	e009      	b.n	800f80a <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f7f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f7fa:	61fb      	str	r3, [r7, #28]
        break;
 800f7fc:	e005      	b.n	800f80a <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 800f7fe:	2300      	movs	r3, #0
 800f800:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f802:	2301      	movs	r3, #1
 800f804:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800f808:	bf00      	nop
    }

    if (pclk != 0U)
 800f80a:	69fb      	ldr	r3, [r7, #28]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d019      	beq.n	800f844 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	685b      	ldr	r3, [r3, #4]
 800f814:	085a      	lsrs	r2, r3, #1
 800f816:	69fb      	ldr	r3, [r7, #28]
 800f818:	441a      	add	r2, r3
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	685b      	ldr	r3, [r3, #4]
 800f81e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f822:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f824:	69bb      	ldr	r3, [r7, #24]
 800f826:	2b0f      	cmp	r3, #15
 800f828:	d909      	bls.n	800f83e <UART_SetConfig+0x696>
 800f82a:	69bb      	ldr	r3, [r7, #24]
 800f82c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f830:	d205      	bcs.n	800f83e <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f832:	69bb      	ldr	r3, [r7, #24]
 800f834:	b29a      	uxth	r2, r3
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	60da      	str	r2, [r3, #12]
 800f83c:	e002      	b.n	800f844 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800f83e:	2301      	movs	r3, #1
 800f840:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	2200      	movs	r2, #0
 800f848:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	2200      	movs	r2, #0
 800f84e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800f850:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800f854:	4618      	mov	r0, r3
 800f856:	3728      	adds	r7, #40	@ 0x28
 800f858:	46bd      	mov	sp, r7
 800f85a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f85e:	bf00      	nop
 800f860:	00f42400 	.word	0x00f42400

0800f864 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b082      	sub	sp, #8
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f870:	2bff      	cmp	r3, #255	@ 0xff
 800f872:	d904      	bls.n	800f87e <UART_AdvFeatureConfig+0x1a>
 800f874:	f640 514d 	movw	r1, #3405	@ 0xd4d
 800f878:	4891      	ldr	r0, [pc, #580]	@ (800fac0 <UART_AdvFeatureConfig+0x25c>)
 800f87a:	f7f7 f9c3 	bl	8006c04 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f882:	f003 0308 	and.w	r3, r3, #8
 800f886:	2b00      	cmp	r3, #0
 800f888:	d018      	beq.n	800f8bc <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d009      	beq.n	800f8a6 <UART_AdvFeatureConfig+0x42>
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f896:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f89a:	d004      	beq.n	800f8a6 <UART_AdvFeatureConfig+0x42>
 800f89c:	f640 5152 	movw	r1, #3410	@ 0xd52
 800f8a0:	4887      	ldr	r0, [pc, #540]	@ (800fac0 <UART_AdvFeatureConfig+0x25c>)
 800f8a2:	f7f7 f9af 	bl	8006c04 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	685b      	ldr	r3, [r3, #4]
 800f8ac:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	430a      	orrs	r2, r1
 800f8ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8c0:	f003 0301 	and.w	r3, r3, #1
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d018      	beq.n	800f8fa <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d009      	beq.n	800f8e4 <UART_AdvFeatureConfig+0x80>
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f8d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f8d8:	d004      	beq.n	800f8e4 <UART_AdvFeatureConfig+0x80>
 800f8da:	f640 5159 	movw	r1, #3417	@ 0xd59
 800f8de:	4878      	ldr	r0, [pc, #480]	@ (800fac0 <UART_AdvFeatureConfig+0x25c>)
 800f8e0:	f7f7 f990 	bl	8006c04 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	685b      	ldr	r3, [r3, #4]
 800f8ea:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	430a      	orrs	r2, r1
 800f8f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8fe:	f003 0302 	and.w	r3, r3, #2
 800f902:	2b00      	cmp	r3, #0
 800f904:	d018      	beq.n	800f938 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d009      	beq.n	800f922 <UART_AdvFeatureConfig+0xbe>
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f912:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f916:	d004      	beq.n	800f922 <UART_AdvFeatureConfig+0xbe>
 800f918:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 800f91c:	4868      	ldr	r0, [pc, #416]	@ (800fac0 <UART_AdvFeatureConfig+0x25c>)
 800f91e:	f7f7 f971 	bl	8006c04 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	685b      	ldr	r3, [r3, #4]
 800f928:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	430a      	orrs	r2, r1
 800f936:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f93c:	f003 0304 	and.w	r3, r3, #4
 800f940:	2b00      	cmp	r3, #0
 800f942:	d018      	beq.n	800f976 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d009      	beq.n	800f960 <UART_AdvFeatureConfig+0xfc>
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f950:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f954:	d004      	beq.n	800f960 <UART_AdvFeatureConfig+0xfc>
 800f956:	f640 5167 	movw	r1, #3431	@ 0xd67
 800f95a:	4859      	ldr	r0, [pc, #356]	@ (800fac0 <UART_AdvFeatureConfig+0x25c>)
 800f95c:	f7f7 f952 	bl	8006c04 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	685b      	ldr	r3, [r3, #4]
 800f966:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	430a      	orrs	r2, r1
 800f974:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f97a:	f003 0310 	and.w	r3, r3, #16
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d018      	beq.n	800f9b4 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f986:	2b00      	cmp	r3, #0
 800f988:	d009      	beq.n	800f99e <UART_AdvFeatureConfig+0x13a>
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f98e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f992:	d004      	beq.n	800f99e <UART_AdvFeatureConfig+0x13a>
 800f994:	f640 516e 	movw	r1, #3438	@ 0xd6e
 800f998:	4849      	ldr	r0, [pc, #292]	@ (800fac0 <UART_AdvFeatureConfig+0x25c>)
 800f99a:	f7f7 f933 	bl	8006c04 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	689b      	ldr	r3, [r3, #8]
 800f9a4:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	430a      	orrs	r2, r1
 800f9b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9b8:	f003 0320 	and.w	r3, r3, #32
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d018      	beq.n	800f9f2 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d009      	beq.n	800f9dc <UART_AdvFeatureConfig+0x178>
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f9cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f9d0:	d004      	beq.n	800f9dc <UART_AdvFeatureConfig+0x178>
 800f9d2:	f640 5175 	movw	r1, #3445	@ 0xd75
 800f9d6:	483a      	ldr	r0, [pc, #232]	@ (800fac0 <UART_AdvFeatureConfig+0x25c>)
 800f9d8:	f7f7 f914 	bl	8006c04 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	689b      	ldr	r3, [r3, #8]
 800f9e2:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	430a      	orrs	r2, r1
 800f9f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d06c      	beq.n	800fad8 <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	4a30      	ldr	r2, [pc, #192]	@ (800fac4 <UART_AdvFeatureConfig+0x260>)
 800fa04:	4293      	cmp	r3, r2
 800fa06:	d018      	beq.n	800fa3a <UART_AdvFeatureConfig+0x1d6>
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	4a2e      	ldr	r2, [pc, #184]	@ (800fac8 <UART_AdvFeatureConfig+0x264>)
 800fa0e:	4293      	cmp	r3, r2
 800fa10:	d013      	beq.n	800fa3a <UART_AdvFeatureConfig+0x1d6>
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	4a2d      	ldr	r2, [pc, #180]	@ (800facc <UART_AdvFeatureConfig+0x268>)
 800fa18:	4293      	cmp	r3, r2
 800fa1a:	d00e      	beq.n	800fa3a <UART_AdvFeatureConfig+0x1d6>
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	4a2b      	ldr	r2, [pc, #172]	@ (800fad0 <UART_AdvFeatureConfig+0x26c>)
 800fa22:	4293      	cmp	r3, r2
 800fa24:	d009      	beq.n	800fa3a <UART_AdvFeatureConfig+0x1d6>
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	4a2a      	ldr	r2, [pc, #168]	@ (800fad4 <UART_AdvFeatureConfig+0x270>)
 800fa2c:	4293      	cmp	r3, r2
 800fa2e:	d004      	beq.n	800fa3a <UART_AdvFeatureConfig+0x1d6>
 800fa30:	f640 517c 	movw	r1, #3452	@ 0xd7c
 800fa34:	4822      	ldr	r0, [pc, #136]	@ (800fac0 <UART_AdvFeatureConfig+0x25c>)
 800fa36:	f7f7 f8e5 	bl	8006c04 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d009      	beq.n	800fa56 <UART_AdvFeatureConfig+0x1f2>
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fa4a:	d004      	beq.n	800fa56 <UART_AdvFeatureConfig+0x1f2>
 800fa4c:	f640 517d 	movw	r1, #3453	@ 0xd7d
 800fa50:	481b      	ldr	r0, [pc, #108]	@ (800fac0 <UART_AdvFeatureConfig+0x25c>)
 800fa52:	f7f7 f8d7 	bl	8006c04 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	685b      	ldr	r3, [r3, #4]
 800fa5c:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	430a      	orrs	r2, r1
 800fa6a:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fa74:	d130      	bne.n	800fad8 <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d013      	beq.n	800faa6 <UART_AdvFeatureConfig+0x242>
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fa82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800fa86:	d00e      	beq.n	800faa6 <UART_AdvFeatureConfig+0x242>
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fa8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fa90:	d009      	beq.n	800faa6 <UART_AdvFeatureConfig+0x242>
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fa96:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800fa9a:	d004      	beq.n	800faa6 <UART_AdvFeatureConfig+0x242>
 800fa9c:	f640 5182 	movw	r1, #3458	@ 0xd82
 800faa0:	4807      	ldr	r0, [pc, #28]	@ (800fac0 <UART_AdvFeatureConfig+0x25c>)
 800faa2:	f7f7 f8af 	bl	8006c04 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	685b      	ldr	r3, [r3, #4]
 800faac:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	430a      	orrs	r2, r1
 800faba:	605a      	str	r2, [r3, #4]
 800fabc:	e00c      	b.n	800fad8 <UART_AdvFeatureConfig+0x274>
 800fabe:	bf00      	nop
 800fac0:	08011b4c 	.word	0x08011b4c
 800fac4:	40013800 	.word	0x40013800
 800fac8:	40004400 	.word	0x40004400
 800facc:	40004800 	.word	0x40004800
 800fad0:	40004c00 	.word	0x40004c00
 800fad4:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fadc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d018      	beq.n	800fb16 <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d009      	beq.n	800fb00 <UART_AdvFeatureConfig+0x29c>
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800faf0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800faf4:	d004      	beq.n	800fb00 <UART_AdvFeatureConfig+0x29c>
 800faf6:	f640 518a 	movw	r1, #3466	@ 0xd8a
 800fafa:	4809      	ldr	r0, [pc, #36]	@ (800fb20 <UART_AdvFeatureConfig+0x2bc>)
 800fafc:	f7f7 f882 	bl	8006c04 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	685b      	ldr	r3, [r3, #4]
 800fb06:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	430a      	orrs	r2, r1
 800fb14:	605a      	str	r2, [r3, #4]
  }
}
 800fb16:	bf00      	nop
 800fb18:	3708      	adds	r7, #8
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	bd80      	pop	{r7, pc}
 800fb1e:	bf00      	nop
 800fb20:	08011b4c 	.word	0x08011b4c

0800fb24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800fb24:	b580      	push	{r7, lr}
 800fb26:	b098      	sub	sp, #96	@ 0x60
 800fb28:	af02      	add	r7, sp, #8
 800fb2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	2200      	movs	r2, #0
 800fb30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fb34:	f7f7 fe90 	bl	8007858 <HAL_GetTick>
 800fb38:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	f003 0308 	and.w	r3, r3, #8
 800fb44:	2b08      	cmp	r3, #8
 800fb46:	d12e      	bne.n	800fba6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fb48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fb4c:	9300      	str	r3, [sp, #0]
 800fb4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fb50:	2200      	movs	r2, #0
 800fb52:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800fb56:	6878      	ldr	r0, [r7, #4]
 800fb58:	f000 f88c 	bl	800fc74 <UART_WaitOnFlagUntilTimeout>
 800fb5c:	4603      	mov	r3, r0
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d021      	beq.n	800fba6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb6a:	e853 3f00 	ldrex	r3, [r3]
 800fb6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fb70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fb76:	653b      	str	r3, [r7, #80]	@ 0x50
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	461a      	mov	r2, r3
 800fb7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb80:	647b      	str	r3, [r7, #68]	@ 0x44
 800fb82:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fb86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb88:	e841 2300 	strex	r3, r2, [r1]
 800fb8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fb8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d1e6      	bne.n	800fb62 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	2220      	movs	r2, #32
 800fb98:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fba2:	2303      	movs	r3, #3
 800fba4:	e062      	b.n	800fc6c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	f003 0304 	and.w	r3, r3, #4
 800fbb0:	2b04      	cmp	r3, #4
 800fbb2:	d149      	bne.n	800fc48 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fbb4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fbb8:	9300      	str	r3, [sp, #0]
 800fbba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fbbc:	2200      	movs	r2, #0
 800fbbe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800fbc2:	6878      	ldr	r0, [r7, #4]
 800fbc4:	f000 f856 	bl	800fc74 <UART_WaitOnFlagUntilTimeout>
 800fbc8:	4603      	mov	r3, r0
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d03c      	beq.n	800fc48 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbd6:	e853 3f00 	ldrex	r3, [r3]
 800fbda:	623b      	str	r3, [r7, #32]
   return(result);
 800fbdc:	6a3b      	ldr	r3, [r7, #32]
 800fbde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fbe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	461a      	mov	r2, r3
 800fbea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fbec:	633b      	str	r3, [r7, #48]	@ 0x30
 800fbee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbf0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fbf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fbf4:	e841 2300 	strex	r3, r2, [r1]
 800fbf8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fbfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d1e6      	bne.n	800fbce <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	3308      	adds	r3, #8
 800fc06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc08:	693b      	ldr	r3, [r7, #16]
 800fc0a:	e853 3f00 	ldrex	r3, [r3]
 800fc0e:	60fb      	str	r3, [r7, #12]
   return(result);
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	f023 0301 	bic.w	r3, r3, #1
 800fc16:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	3308      	adds	r3, #8
 800fc1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fc20:	61fa      	str	r2, [r7, #28]
 800fc22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc24:	69b9      	ldr	r1, [r7, #24]
 800fc26:	69fa      	ldr	r2, [r7, #28]
 800fc28:	e841 2300 	strex	r3, r2, [r1]
 800fc2c:	617b      	str	r3, [r7, #20]
   return(result);
 800fc2e:	697b      	ldr	r3, [r7, #20]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d1e5      	bne.n	800fc00 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	2220      	movs	r2, #32
 800fc38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	2200      	movs	r2, #0
 800fc40:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fc44:	2303      	movs	r3, #3
 800fc46:	e011      	b.n	800fc6c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	2220      	movs	r2, #32
 800fc4c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	2220      	movs	r2, #32
 800fc52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	2200      	movs	r2, #0
 800fc60:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	2200      	movs	r2, #0
 800fc66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800fc6a:	2300      	movs	r3, #0
}
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	3758      	adds	r7, #88	@ 0x58
 800fc70:	46bd      	mov	sp, r7
 800fc72:	bd80      	pop	{r7, pc}

0800fc74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800fc74:	b580      	push	{r7, lr}
 800fc76:	b084      	sub	sp, #16
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	60f8      	str	r0, [r7, #12]
 800fc7c:	60b9      	str	r1, [r7, #8]
 800fc7e:	603b      	str	r3, [r7, #0]
 800fc80:	4613      	mov	r3, r2
 800fc82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fc84:	e04f      	b.n	800fd26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fc86:	69bb      	ldr	r3, [r7, #24]
 800fc88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc8c:	d04b      	beq.n	800fd26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fc8e:	f7f7 fde3 	bl	8007858 <HAL_GetTick>
 800fc92:	4602      	mov	r2, r0
 800fc94:	683b      	ldr	r3, [r7, #0]
 800fc96:	1ad3      	subs	r3, r2, r3
 800fc98:	69ba      	ldr	r2, [r7, #24]
 800fc9a:	429a      	cmp	r2, r3
 800fc9c:	d302      	bcc.n	800fca4 <UART_WaitOnFlagUntilTimeout+0x30>
 800fc9e:	69bb      	ldr	r3, [r7, #24]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d101      	bne.n	800fca8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fca4:	2303      	movs	r3, #3
 800fca6:	e04e      	b.n	800fd46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	f003 0304 	and.w	r3, r3, #4
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d037      	beq.n	800fd26 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fcb6:	68bb      	ldr	r3, [r7, #8]
 800fcb8:	2b80      	cmp	r3, #128	@ 0x80
 800fcba:	d034      	beq.n	800fd26 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fcbc:	68bb      	ldr	r3, [r7, #8]
 800fcbe:	2b40      	cmp	r3, #64	@ 0x40
 800fcc0:	d031      	beq.n	800fd26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	69db      	ldr	r3, [r3, #28]
 800fcc8:	f003 0308 	and.w	r3, r3, #8
 800fccc:	2b08      	cmp	r3, #8
 800fcce:	d110      	bne.n	800fcf2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	2208      	movs	r2, #8
 800fcd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fcd8:	68f8      	ldr	r0, [r7, #12]
 800fcda:	f000 f838 	bl	800fd4e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	2208      	movs	r2, #8
 800fce2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	2200      	movs	r2, #0
 800fcea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800fcee:	2301      	movs	r3, #1
 800fcf0:	e029      	b.n	800fd46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	69db      	ldr	r3, [r3, #28]
 800fcf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fcfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fd00:	d111      	bne.n	800fd26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fd0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fd0c:	68f8      	ldr	r0, [r7, #12]
 800fd0e:	f000 f81e 	bl	800fd4e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	2220      	movs	r2, #32
 800fd16:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	2200      	movs	r2, #0
 800fd1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800fd22:	2303      	movs	r3, #3
 800fd24:	e00f      	b.n	800fd46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	69da      	ldr	r2, [r3, #28]
 800fd2c:	68bb      	ldr	r3, [r7, #8]
 800fd2e:	4013      	ands	r3, r2
 800fd30:	68ba      	ldr	r2, [r7, #8]
 800fd32:	429a      	cmp	r2, r3
 800fd34:	bf0c      	ite	eq
 800fd36:	2301      	moveq	r3, #1
 800fd38:	2300      	movne	r3, #0
 800fd3a:	b2db      	uxtb	r3, r3
 800fd3c:	461a      	mov	r2, r3
 800fd3e:	79fb      	ldrb	r3, [r7, #7]
 800fd40:	429a      	cmp	r2, r3
 800fd42:	d0a0      	beq.n	800fc86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fd44:	2300      	movs	r3, #0
}
 800fd46:	4618      	mov	r0, r3
 800fd48:	3710      	adds	r7, #16
 800fd4a:	46bd      	mov	sp, r7
 800fd4c:	bd80      	pop	{r7, pc}

0800fd4e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fd4e:	b480      	push	{r7}
 800fd50:	b095      	sub	sp, #84	@ 0x54
 800fd52:	af00      	add	r7, sp, #0
 800fd54:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd5e:	e853 3f00 	ldrex	r3, [r3]
 800fd62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fd64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fd6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	461a      	mov	r2, r3
 800fd72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fd74:	643b      	str	r3, [r7, #64]	@ 0x40
 800fd76:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fd7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fd7c:	e841 2300 	strex	r3, r2, [r1]
 800fd80:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fd82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d1e6      	bne.n	800fd56 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	3308      	adds	r3, #8
 800fd8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd90:	6a3b      	ldr	r3, [r7, #32]
 800fd92:	e853 3f00 	ldrex	r3, [r3]
 800fd96:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd98:	69fb      	ldr	r3, [r7, #28]
 800fd9a:	f023 0301 	bic.w	r3, r3, #1
 800fd9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	3308      	adds	r3, #8
 800fda6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fda8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fdaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fdae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fdb0:	e841 2300 	strex	r3, r2, [r1]
 800fdb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fdb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d1e5      	bne.n	800fd88 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fdc0:	2b01      	cmp	r3, #1
 800fdc2:	d118      	bne.n	800fdf6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdca:	68fb      	ldr	r3, [r7, #12]
 800fdcc:	e853 3f00 	ldrex	r3, [r3]
 800fdd0:	60bb      	str	r3, [r7, #8]
   return(result);
 800fdd2:	68bb      	ldr	r3, [r7, #8]
 800fdd4:	f023 0310 	bic.w	r3, r3, #16
 800fdd8:	647b      	str	r3, [r7, #68]	@ 0x44
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	461a      	mov	r2, r3
 800fde0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fde2:	61bb      	str	r3, [r7, #24]
 800fde4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fde6:	6979      	ldr	r1, [r7, #20]
 800fde8:	69ba      	ldr	r2, [r7, #24]
 800fdea:	e841 2300 	strex	r3, r2, [r1]
 800fdee:	613b      	str	r3, [r7, #16]
   return(result);
 800fdf0:	693b      	ldr	r3, [r7, #16]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d1e6      	bne.n	800fdc4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	2220      	movs	r2, #32
 800fdfa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	2200      	movs	r2, #0
 800fe02:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	2200      	movs	r2, #0
 800fe08:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800fe0a:	bf00      	nop
 800fe0c:	3754      	adds	r7, #84	@ 0x54
 800fe0e:	46bd      	mov	sp, r7
 800fe10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe14:	4770      	bx	lr
	...

0800fe18 <calloc>:
 800fe18:	4b02      	ldr	r3, [pc, #8]	@ (800fe24 <calloc+0xc>)
 800fe1a:	460a      	mov	r2, r1
 800fe1c:	4601      	mov	r1, r0
 800fe1e:	6818      	ldr	r0, [r3, #0]
 800fe20:	f000 b802 	b.w	800fe28 <_calloc_r>
 800fe24:	2000003c 	.word	0x2000003c

0800fe28 <_calloc_r>:
 800fe28:	b570      	push	{r4, r5, r6, lr}
 800fe2a:	fba1 5402 	umull	r5, r4, r1, r2
 800fe2e:	b934      	cbnz	r4, 800fe3e <_calloc_r+0x16>
 800fe30:	4629      	mov	r1, r5
 800fe32:	f000 f83f 	bl	800feb4 <_malloc_r>
 800fe36:	4606      	mov	r6, r0
 800fe38:	b928      	cbnz	r0, 800fe46 <_calloc_r+0x1e>
 800fe3a:	4630      	mov	r0, r6
 800fe3c:	bd70      	pop	{r4, r5, r6, pc}
 800fe3e:	220c      	movs	r2, #12
 800fe40:	6002      	str	r2, [r0, #0]
 800fe42:	2600      	movs	r6, #0
 800fe44:	e7f9      	b.n	800fe3a <_calloc_r+0x12>
 800fe46:	462a      	mov	r2, r5
 800fe48:	4621      	mov	r1, r4
 800fe4a:	f000 fac7 	bl	80103dc <memset>
 800fe4e:	e7f4      	b.n	800fe3a <_calloc_r+0x12>

0800fe50 <malloc>:
 800fe50:	4b02      	ldr	r3, [pc, #8]	@ (800fe5c <malloc+0xc>)
 800fe52:	4601      	mov	r1, r0
 800fe54:	6818      	ldr	r0, [r3, #0]
 800fe56:	f000 b82d 	b.w	800feb4 <_malloc_r>
 800fe5a:	bf00      	nop
 800fe5c:	2000003c 	.word	0x2000003c

0800fe60 <free>:
 800fe60:	4b02      	ldr	r3, [pc, #8]	@ (800fe6c <free+0xc>)
 800fe62:	4601      	mov	r1, r0
 800fe64:	6818      	ldr	r0, [r3, #0]
 800fe66:	f000 bb53 	b.w	8010510 <_free_r>
 800fe6a:	bf00      	nop
 800fe6c:	2000003c 	.word	0x2000003c

0800fe70 <sbrk_aligned>:
 800fe70:	b570      	push	{r4, r5, r6, lr}
 800fe72:	4e0f      	ldr	r6, [pc, #60]	@ (800feb0 <sbrk_aligned+0x40>)
 800fe74:	460c      	mov	r4, r1
 800fe76:	6831      	ldr	r1, [r6, #0]
 800fe78:	4605      	mov	r5, r0
 800fe7a:	b911      	cbnz	r1, 800fe82 <sbrk_aligned+0x12>
 800fe7c:	f000 faea 	bl	8010454 <_sbrk_r>
 800fe80:	6030      	str	r0, [r6, #0]
 800fe82:	4621      	mov	r1, r4
 800fe84:	4628      	mov	r0, r5
 800fe86:	f000 fae5 	bl	8010454 <_sbrk_r>
 800fe8a:	1c43      	adds	r3, r0, #1
 800fe8c:	d103      	bne.n	800fe96 <sbrk_aligned+0x26>
 800fe8e:	f04f 34ff 	mov.w	r4, #4294967295
 800fe92:	4620      	mov	r0, r4
 800fe94:	bd70      	pop	{r4, r5, r6, pc}
 800fe96:	1cc4      	adds	r4, r0, #3
 800fe98:	f024 0403 	bic.w	r4, r4, #3
 800fe9c:	42a0      	cmp	r0, r4
 800fe9e:	d0f8      	beq.n	800fe92 <sbrk_aligned+0x22>
 800fea0:	1a21      	subs	r1, r4, r0
 800fea2:	4628      	mov	r0, r5
 800fea4:	f000 fad6 	bl	8010454 <_sbrk_r>
 800fea8:	3001      	adds	r0, #1
 800feaa:	d1f2      	bne.n	800fe92 <sbrk_aligned+0x22>
 800feac:	e7ef      	b.n	800fe8e <sbrk_aligned+0x1e>
 800feae:	bf00      	nop
 800feb0:	20003340 	.word	0x20003340

0800feb4 <_malloc_r>:
 800feb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800feb8:	1ccd      	adds	r5, r1, #3
 800feba:	f025 0503 	bic.w	r5, r5, #3
 800febe:	3508      	adds	r5, #8
 800fec0:	2d0c      	cmp	r5, #12
 800fec2:	bf38      	it	cc
 800fec4:	250c      	movcc	r5, #12
 800fec6:	2d00      	cmp	r5, #0
 800fec8:	4606      	mov	r6, r0
 800feca:	db01      	blt.n	800fed0 <_malloc_r+0x1c>
 800fecc:	42a9      	cmp	r1, r5
 800fece:	d904      	bls.n	800feda <_malloc_r+0x26>
 800fed0:	230c      	movs	r3, #12
 800fed2:	6033      	str	r3, [r6, #0]
 800fed4:	2000      	movs	r0, #0
 800fed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800feda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ffb0 <_malloc_r+0xfc>
 800fede:	f000 f869 	bl	800ffb4 <__malloc_lock>
 800fee2:	f8d8 3000 	ldr.w	r3, [r8]
 800fee6:	461c      	mov	r4, r3
 800fee8:	bb44      	cbnz	r4, 800ff3c <_malloc_r+0x88>
 800feea:	4629      	mov	r1, r5
 800feec:	4630      	mov	r0, r6
 800feee:	f7ff ffbf 	bl	800fe70 <sbrk_aligned>
 800fef2:	1c43      	adds	r3, r0, #1
 800fef4:	4604      	mov	r4, r0
 800fef6:	d158      	bne.n	800ffaa <_malloc_r+0xf6>
 800fef8:	f8d8 4000 	ldr.w	r4, [r8]
 800fefc:	4627      	mov	r7, r4
 800fefe:	2f00      	cmp	r7, #0
 800ff00:	d143      	bne.n	800ff8a <_malloc_r+0xd6>
 800ff02:	2c00      	cmp	r4, #0
 800ff04:	d04b      	beq.n	800ff9e <_malloc_r+0xea>
 800ff06:	6823      	ldr	r3, [r4, #0]
 800ff08:	4639      	mov	r1, r7
 800ff0a:	4630      	mov	r0, r6
 800ff0c:	eb04 0903 	add.w	r9, r4, r3
 800ff10:	f000 faa0 	bl	8010454 <_sbrk_r>
 800ff14:	4581      	cmp	r9, r0
 800ff16:	d142      	bne.n	800ff9e <_malloc_r+0xea>
 800ff18:	6821      	ldr	r1, [r4, #0]
 800ff1a:	1a6d      	subs	r5, r5, r1
 800ff1c:	4629      	mov	r1, r5
 800ff1e:	4630      	mov	r0, r6
 800ff20:	f7ff ffa6 	bl	800fe70 <sbrk_aligned>
 800ff24:	3001      	adds	r0, #1
 800ff26:	d03a      	beq.n	800ff9e <_malloc_r+0xea>
 800ff28:	6823      	ldr	r3, [r4, #0]
 800ff2a:	442b      	add	r3, r5
 800ff2c:	6023      	str	r3, [r4, #0]
 800ff2e:	f8d8 3000 	ldr.w	r3, [r8]
 800ff32:	685a      	ldr	r2, [r3, #4]
 800ff34:	bb62      	cbnz	r2, 800ff90 <_malloc_r+0xdc>
 800ff36:	f8c8 7000 	str.w	r7, [r8]
 800ff3a:	e00f      	b.n	800ff5c <_malloc_r+0xa8>
 800ff3c:	6822      	ldr	r2, [r4, #0]
 800ff3e:	1b52      	subs	r2, r2, r5
 800ff40:	d420      	bmi.n	800ff84 <_malloc_r+0xd0>
 800ff42:	2a0b      	cmp	r2, #11
 800ff44:	d917      	bls.n	800ff76 <_malloc_r+0xc2>
 800ff46:	1961      	adds	r1, r4, r5
 800ff48:	42a3      	cmp	r3, r4
 800ff4a:	6025      	str	r5, [r4, #0]
 800ff4c:	bf18      	it	ne
 800ff4e:	6059      	strne	r1, [r3, #4]
 800ff50:	6863      	ldr	r3, [r4, #4]
 800ff52:	bf08      	it	eq
 800ff54:	f8c8 1000 	streq.w	r1, [r8]
 800ff58:	5162      	str	r2, [r4, r5]
 800ff5a:	604b      	str	r3, [r1, #4]
 800ff5c:	4630      	mov	r0, r6
 800ff5e:	f000 f82f 	bl	800ffc0 <__malloc_unlock>
 800ff62:	f104 000b 	add.w	r0, r4, #11
 800ff66:	1d23      	adds	r3, r4, #4
 800ff68:	f020 0007 	bic.w	r0, r0, #7
 800ff6c:	1ac2      	subs	r2, r0, r3
 800ff6e:	bf1c      	itt	ne
 800ff70:	1a1b      	subne	r3, r3, r0
 800ff72:	50a3      	strne	r3, [r4, r2]
 800ff74:	e7af      	b.n	800fed6 <_malloc_r+0x22>
 800ff76:	6862      	ldr	r2, [r4, #4]
 800ff78:	42a3      	cmp	r3, r4
 800ff7a:	bf0c      	ite	eq
 800ff7c:	f8c8 2000 	streq.w	r2, [r8]
 800ff80:	605a      	strne	r2, [r3, #4]
 800ff82:	e7eb      	b.n	800ff5c <_malloc_r+0xa8>
 800ff84:	4623      	mov	r3, r4
 800ff86:	6864      	ldr	r4, [r4, #4]
 800ff88:	e7ae      	b.n	800fee8 <_malloc_r+0x34>
 800ff8a:	463c      	mov	r4, r7
 800ff8c:	687f      	ldr	r7, [r7, #4]
 800ff8e:	e7b6      	b.n	800fefe <_malloc_r+0x4a>
 800ff90:	461a      	mov	r2, r3
 800ff92:	685b      	ldr	r3, [r3, #4]
 800ff94:	42a3      	cmp	r3, r4
 800ff96:	d1fb      	bne.n	800ff90 <_malloc_r+0xdc>
 800ff98:	2300      	movs	r3, #0
 800ff9a:	6053      	str	r3, [r2, #4]
 800ff9c:	e7de      	b.n	800ff5c <_malloc_r+0xa8>
 800ff9e:	230c      	movs	r3, #12
 800ffa0:	6033      	str	r3, [r6, #0]
 800ffa2:	4630      	mov	r0, r6
 800ffa4:	f000 f80c 	bl	800ffc0 <__malloc_unlock>
 800ffa8:	e794      	b.n	800fed4 <_malloc_r+0x20>
 800ffaa:	6005      	str	r5, [r0, #0]
 800ffac:	e7d6      	b.n	800ff5c <_malloc_r+0xa8>
 800ffae:	bf00      	nop
 800ffb0:	20003344 	.word	0x20003344

0800ffb4 <__malloc_lock>:
 800ffb4:	4801      	ldr	r0, [pc, #4]	@ (800ffbc <__malloc_lock+0x8>)
 800ffb6:	f000 ba9a 	b.w	80104ee <__retarget_lock_acquire_recursive>
 800ffba:	bf00      	nop
 800ffbc:	20003488 	.word	0x20003488

0800ffc0 <__malloc_unlock>:
 800ffc0:	4801      	ldr	r0, [pc, #4]	@ (800ffc8 <__malloc_unlock+0x8>)
 800ffc2:	f000 ba95 	b.w	80104f0 <__retarget_lock_release_recursive>
 800ffc6:	bf00      	nop
 800ffc8:	20003488 	.word	0x20003488

0800ffcc <std>:
 800ffcc:	2300      	movs	r3, #0
 800ffce:	b510      	push	{r4, lr}
 800ffd0:	4604      	mov	r4, r0
 800ffd2:	e9c0 3300 	strd	r3, r3, [r0]
 800ffd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ffda:	6083      	str	r3, [r0, #8]
 800ffdc:	8181      	strh	r1, [r0, #12]
 800ffde:	6643      	str	r3, [r0, #100]	@ 0x64
 800ffe0:	81c2      	strh	r2, [r0, #14]
 800ffe2:	6183      	str	r3, [r0, #24]
 800ffe4:	4619      	mov	r1, r3
 800ffe6:	2208      	movs	r2, #8
 800ffe8:	305c      	adds	r0, #92	@ 0x5c
 800ffea:	f000 f9f7 	bl	80103dc <memset>
 800ffee:	4b0d      	ldr	r3, [pc, #52]	@ (8010024 <std+0x58>)
 800fff0:	6263      	str	r3, [r4, #36]	@ 0x24
 800fff2:	4b0d      	ldr	r3, [pc, #52]	@ (8010028 <std+0x5c>)
 800fff4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fff6:	4b0d      	ldr	r3, [pc, #52]	@ (801002c <std+0x60>)
 800fff8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fffa:	4b0d      	ldr	r3, [pc, #52]	@ (8010030 <std+0x64>)
 800fffc:	6323      	str	r3, [r4, #48]	@ 0x30
 800fffe:	4b0d      	ldr	r3, [pc, #52]	@ (8010034 <std+0x68>)
 8010000:	6224      	str	r4, [r4, #32]
 8010002:	429c      	cmp	r4, r3
 8010004:	d006      	beq.n	8010014 <std+0x48>
 8010006:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801000a:	4294      	cmp	r4, r2
 801000c:	d002      	beq.n	8010014 <std+0x48>
 801000e:	33d0      	adds	r3, #208	@ 0xd0
 8010010:	429c      	cmp	r4, r3
 8010012:	d105      	bne.n	8010020 <std+0x54>
 8010014:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801001c:	f000 ba66 	b.w	80104ec <__retarget_lock_init_recursive>
 8010020:	bd10      	pop	{r4, pc}
 8010022:	bf00      	nop
 8010024:	080102dd 	.word	0x080102dd
 8010028:	080102ff 	.word	0x080102ff
 801002c:	08010337 	.word	0x08010337
 8010030:	0801035b 	.word	0x0801035b
 8010034:	20003348 	.word	0x20003348

08010038 <stdio_exit_handler>:
 8010038:	4a02      	ldr	r2, [pc, #8]	@ (8010044 <stdio_exit_handler+0xc>)
 801003a:	4903      	ldr	r1, [pc, #12]	@ (8010048 <stdio_exit_handler+0x10>)
 801003c:	4803      	ldr	r0, [pc, #12]	@ (801004c <stdio_exit_handler+0x14>)
 801003e:	f000 b869 	b.w	8010114 <_fwalk_sglue>
 8010042:	bf00      	nop
 8010044:	20000030 	.word	0x20000030
 8010048:	08010ef9 	.word	0x08010ef9
 801004c:	20000040 	.word	0x20000040

08010050 <cleanup_stdio>:
 8010050:	6841      	ldr	r1, [r0, #4]
 8010052:	4b0c      	ldr	r3, [pc, #48]	@ (8010084 <cleanup_stdio+0x34>)
 8010054:	4299      	cmp	r1, r3
 8010056:	b510      	push	{r4, lr}
 8010058:	4604      	mov	r4, r0
 801005a:	d001      	beq.n	8010060 <cleanup_stdio+0x10>
 801005c:	f000 ff4c 	bl	8010ef8 <_fflush_r>
 8010060:	68a1      	ldr	r1, [r4, #8]
 8010062:	4b09      	ldr	r3, [pc, #36]	@ (8010088 <cleanup_stdio+0x38>)
 8010064:	4299      	cmp	r1, r3
 8010066:	d002      	beq.n	801006e <cleanup_stdio+0x1e>
 8010068:	4620      	mov	r0, r4
 801006a:	f000 ff45 	bl	8010ef8 <_fflush_r>
 801006e:	68e1      	ldr	r1, [r4, #12]
 8010070:	4b06      	ldr	r3, [pc, #24]	@ (801008c <cleanup_stdio+0x3c>)
 8010072:	4299      	cmp	r1, r3
 8010074:	d004      	beq.n	8010080 <cleanup_stdio+0x30>
 8010076:	4620      	mov	r0, r4
 8010078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801007c:	f000 bf3c 	b.w	8010ef8 <_fflush_r>
 8010080:	bd10      	pop	{r4, pc}
 8010082:	bf00      	nop
 8010084:	20003348 	.word	0x20003348
 8010088:	200033b0 	.word	0x200033b0
 801008c:	20003418 	.word	0x20003418

08010090 <global_stdio_init.part.0>:
 8010090:	b510      	push	{r4, lr}
 8010092:	4b0b      	ldr	r3, [pc, #44]	@ (80100c0 <global_stdio_init.part.0+0x30>)
 8010094:	4c0b      	ldr	r4, [pc, #44]	@ (80100c4 <global_stdio_init.part.0+0x34>)
 8010096:	4a0c      	ldr	r2, [pc, #48]	@ (80100c8 <global_stdio_init.part.0+0x38>)
 8010098:	601a      	str	r2, [r3, #0]
 801009a:	4620      	mov	r0, r4
 801009c:	2200      	movs	r2, #0
 801009e:	2104      	movs	r1, #4
 80100a0:	f7ff ff94 	bl	800ffcc <std>
 80100a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80100a8:	2201      	movs	r2, #1
 80100aa:	2109      	movs	r1, #9
 80100ac:	f7ff ff8e 	bl	800ffcc <std>
 80100b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80100b4:	2202      	movs	r2, #2
 80100b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100ba:	2112      	movs	r1, #18
 80100bc:	f7ff bf86 	b.w	800ffcc <std>
 80100c0:	20003480 	.word	0x20003480
 80100c4:	20003348 	.word	0x20003348
 80100c8:	08010039 	.word	0x08010039

080100cc <__sfp_lock_acquire>:
 80100cc:	4801      	ldr	r0, [pc, #4]	@ (80100d4 <__sfp_lock_acquire+0x8>)
 80100ce:	f000 ba0e 	b.w	80104ee <__retarget_lock_acquire_recursive>
 80100d2:	bf00      	nop
 80100d4:	20003489 	.word	0x20003489

080100d8 <__sfp_lock_release>:
 80100d8:	4801      	ldr	r0, [pc, #4]	@ (80100e0 <__sfp_lock_release+0x8>)
 80100da:	f000 ba09 	b.w	80104f0 <__retarget_lock_release_recursive>
 80100de:	bf00      	nop
 80100e0:	20003489 	.word	0x20003489

080100e4 <__sinit>:
 80100e4:	b510      	push	{r4, lr}
 80100e6:	4604      	mov	r4, r0
 80100e8:	f7ff fff0 	bl	80100cc <__sfp_lock_acquire>
 80100ec:	6a23      	ldr	r3, [r4, #32]
 80100ee:	b11b      	cbz	r3, 80100f8 <__sinit+0x14>
 80100f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100f4:	f7ff bff0 	b.w	80100d8 <__sfp_lock_release>
 80100f8:	4b04      	ldr	r3, [pc, #16]	@ (801010c <__sinit+0x28>)
 80100fa:	6223      	str	r3, [r4, #32]
 80100fc:	4b04      	ldr	r3, [pc, #16]	@ (8010110 <__sinit+0x2c>)
 80100fe:	681b      	ldr	r3, [r3, #0]
 8010100:	2b00      	cmp	r3, #0
 8010102:	d1f5      	bne.n	80100f0 <__sinit+0xc>
 8010104:	f7ff ffc4 	bl	8010090 <global_stdio_init.part.0>
 8010108:	e7f2      	b.n	80100f0 <__sinit+0xc>
 801010a:	bf00      	nop
 801010c:	08010051 	.word	0x08010051
 8010110:	20003480 	.word	0x20003480

08010114 <_fwalk_sglue>:
 8010114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010118:	4607      	mov	r7, r0
 801011a:	4688      	mov	r8, r1
 801011c:	4614      	mov	r4, r2
 801011e:	2600      	movs	r6, #0
 8010120:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010124:	f1b9 0901 	subs.w	r9, r9, #1
 8010128:	d505      	bpl.n	8010136 <_fwalk_sglue+0x22>
 801012a:	6824      	ldr	r4, [r4, #0]
 801012c:	2c00      	cmp	r4, #0
 801012e:	d1f7      	bne.n	8010120 <_fwalk_sglue+0xc>
 8010130:	4630      	mov	r0, r6
 8010132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010136:	89ab      	ldrh	r3, [r5, #12]
 8010138:	2b01      	cmp	r3, #1
 801013a:	d907      	bls.n	801014c <_fwalk_sglue+0x38>
 801013c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010140:	3301      	adds	r3, #1
 8010142:	d003      	beq.n	801014c <_fwalk_sglue+0x38>
 8010144:	4629      	mov	r1, r5
 8010146:	4638      	mov	r0, r7
 8010148:	47c0      	blx	r8
 801014a:	4306      	orrs	r6, r0
 801014c:	3568      	adds	r5, #104	@ 0x68
 801014e:	e7e9      	b.n	8010124 <_fwalk_sglue+0x10>

08010150 <iprintf>:
 8010150:	b40f      	push	{r0, r1, r2, r3}
 8010152:	b507      	push	{r0, r1, r2, lr}
 8010154:	4906      	ldr	r1, [pc, #24]	@ (8010170 <iprintf+0x20>)
 8010156:	ab04      	add	r3, sp, #16
 8010158:	6808      	ldr	r0, [r1, #0]
 801015a:	f853 2b04 	ldr.w	r2, [r3], #4
 801015e:	6881      	ldr	r1, [r0, #8]
 8010160:	9301      	str	r3, [sp, #4]
 8010162:	f000 fba1 	bl	80108a8 <_vfiprintf_r>
 8010166:	b003      	add	sp, #12
 8010168:	f85d eb04 	ldr.w	lr, [sp], #4
 801016c:	b004      	add	sp, #16
 801016e:	4770      	bx	lr
 8010170:	2000003c 	.word	0x2000003c

08010174 <setvbuf>:
 8010174:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010178:	461d      	mov	r5, r3
 801017a:	4b57      	ldr	r3, [pc, #348]	@ (80102d8 <setvbuf+0x164>)
 801017c:	681f      	ldr	r7, [r3, #0]
 801017e:	4604      	mov	r4, r0
 8010180:	460e      	mov	r6, r1
 8010182:	4690      	mov	r8, r2
 8010184:	b127      	cbz	r7, 8010190 <setvbuf+0x1c>
 8010186:	6a3b      	ldr	r3, [r7, #32]
 8010188:	b913      	cbnz	r3, 8010190 <setvbuf+0x1c>
 801018a:	4638      	mov	r0, r7
 801018c:	f7ff ffaa 	bl	80100e4 <__sinit>
 8010190:	f1b8 0f02 	cmp.w	r8, #2
 8010194:	d006      	beq.n	80101a4 <setvbuf+0x30>
 8010196:	f1b8 0f01 	cmp.w	r8, #1
 801019a:	f200 809a 	bhi.w	80102d2 <setvbuf+0x15e>
 801019e:	2d00      	cmp	r5, #0
 80101a0:	f2c0 8097 	blt.w	80102d2 <setvbuf+0x15e>
 80101a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80101a6:	07d9      	lsls	r1, r3, #31
 80101a8:	d405      	bmi.n	80101b6 <setvbuf+0x42>
 80101aa:	89a3      	ldrh	r3, [r4, #12]
 80101ac:	059a      	lsls	r2, r3, #22
 80101ae:	d402      	bmi.n	80101b6 <setvbuf+0x42>
 80101b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80101b2:	f000 f99c 	bl	80104ee <__retarget_lock_acquire_recursive>
 80101b6:	4621      	mov	r1, r4
 80101b8:	4638      	mov	r0, r7
 80101ba:	f000 fe9d 	bl	8010ef8 <_fflush_r>
 80101be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80101c0:	b141      	cbz	r1, 80101d4 <setvbuf+0x60>
 80101c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80101c6:	4299      	cmp	r1, r3
 80101c8:	d002      	beq.n	80101d0 <setvbuf+0x5c>
 80101ca:	4638      	mov	r0, r7
 80101cc:	f000 f9a0 	bl	8010510 <_free_r>
 80101d0:	2300      	movs	r3, #0
 80101d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80101d4:	2300      	movs	r3, #0
 80101d6:	61a3      	str	r3, [r4, #24]
 80101d8:	6063      	str	r3, [r4, #4]
 80101da:	89a3      	ldrh	r3, [r4, #12]
 80101dc:	061b      	lsls	r3, r3, #24
 80101de:	d503      	bpl.n	80101e8 <setvbuf+0x74>
 80101e0:	6921      	ldr	r1, [r4, #16]
 80101e2:	4638      	mov	r0, r7
 80101e4:	f000 f994 	bl	8010510 <_free_r>
 80101e8:	89a3      	ldrh	r3, [r4, #12]
 80101ea:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80101ee:	f023 0303 	bic.w	r3, r3, #3
 80101f2:	f1b8 0f02 	cmp.w	r8, #2
 80101f6:	81a3      	strh	r3, [r4, #12]
 80101f8:	d061      	beq.n	80102be <setvbuf+0x14a>
 80101fa:	ab01      	add	r3, sp, #4
 80101fc:	466a      	mov	r2, sp
 80101fe:	4621      	mov	r1, r4
 8010200:	4638      	mov	r0, r7
 8010202:	f000 fea1 	bl	8010f48 <__swhatbuf_r>
 8010206:	89a3      	ldrh	r3, [r4, #12]
 8010208:	4318      	orrs	r0, r3
 801020a:	81a0      	strh	r0, [r4, #12]
 801020c:	bb2d      	cbnz	r5, 801025a <setvbuf+0xe6>
 801020e:	9d00      	ldr	r5, [sp, #0]
 8010210:	4628      	mov	r0, r5
 8010212:	f7ff fe1d 	bl	800fe50 <malloc>
 8010216:	4606      	mov	r6, r0
 8010218:	2800      	cmp	r0, #0
 801021a:	d152      	bne.n	80102c2 <setvbuf+0x14e>
 801021c:	f8dd 9000 	ldr.w	r9, [sp]
 8010220:	45a9      	cmp	r9, r5
 8010222:	d140      	bne.n	80102a6 <setvbuf+0x132>
 8010224:	f04f 35ff 	mov.w	r5, #4294967295
 8010228:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801022c:	f043 0202 	orr.w	r2, r3, #2
 8010230:	81a2      	strh	r2, [r4, #12]
 8010232:	2200      	movs	r2, #0
 8010234:	60a2      	str	r2, [r4, #8]
 8010236:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 801023a:	6022      	str	r2, [r4, #0]
 801023c:	6122      	str	r2, [r4, #16]
 801023e:	2201      	movs	r2, #1
 8010240:	6162      	str	r2, [r4, #20]
 8010242:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010244:	07d6      	lsls	r6, r2, #31
 8010246:	d404      	bmi.n	8010252 <setvbuf+0xde>
 8010248:	0598      	lsls	r0, r3, #22
 801024a:	d402      	bmi.n	8010252 <setvbuf+0xde>
 801024c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801024e:	f000 f94f 	bl	80104f0 <__retarget_lock_release_recursive>
 8010252:	4628      	mov	r0, r5
 8010254:	b003      	add	sp, #12
 8010256:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801025a:	2e00      	cmp	r6, #0
 801025c:	d0d8      	beq.n	8010210 <setvbuf+0x9c>
 801025e:	6a3b      	ldr	r3, [r7, #32]
 8010260:	b913      	cbnz	r3, 8010268 <setvbuf+0xf4>
 8010262:	4638      	mov	r0, r7
 8010264:	f7ff ff3e 	bl	80100e4 <__sinit>
 8010268:	f1b8 0f01 	cmp.w	r8, #1
 801026c:	bf08      	it	eq
 801026e:	89a3      	ldrheq	r3, [r4, #12]
 8010270:	6026      	str	r6, [r4, #0]
 8010272:	bf04      	itt	eq
 8010274:	f043 0301 	orreq.w	r3, r3, #1
 8010278:	81a3      	strheq	r3, [r4, #12]
 801027a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801027e:	f013 0208 	ands.w	r2, r3, #8
 8010282:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8010286:	d01e      	beq.n	80102c6 <setvbuf+0x152>
 8010288:	07d9      	lsls	r1, r3, #31
 801028a:	bf41      	itttt	mi
 801028c:	2200      	movmi	r2, #0
 801028e:	426d      	negmi	r5, r5
 8010290:	60a2      	strmi	r2, [r4, #8]
 8010292:	61a5      	strmi	r5, [r4, #24]
 8010294:	bf58      	it	pl
 8010296:	60a5      	strpl	r5, [r4, #8]
 8010298:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801029a:	07d2      	lsls	r2, r2, #31
 801029c:	d401      	bmi.n	80102a2 <setvbuf+0x12e>
 801029e:	059b      	lsls	r3, r3, #22
 80102a0:	d513      	bpl.n	80102ca <setvbuf+0x156>
 80102a2:	2500      	movs	r5, #0
 80102a4:	e7d5      	b.n	8010252 <setvbuf+0xde>
 80102a6:	4648      	mov	r0, r9
 80102a8:	f7ff fdd2 	bl	800fe50 <malloc>
 80102ac:	4606      	mov	r6, r0
 80102ae:	2800      	cmp	r0, #0
 80102b0:	d0b8      	beq.n	8010224 <setvbuf+0xb0>
 80102b2:	89a3      	ldrh	r3, [r4, #12]
 80102b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80102b8:	81a3      	strh	r3, [r4, #12]
 80102ba:	464d      	mov	r5, r9
 80102bc:	e7cf      	b.n	801025e <setvbuf+0xea>
 80102be:	2500      	movs	r5, #0
 80102c0:	e7b2      	b.n	8010228 <setvbuf+0xb4>
 80102c2:	46a9      	mov	r9, r5
 80102c4:	e7f5      	b.n	80102b2 <setvbuf+0x13e>
 80102c6:	60a2      	str	r2, [r4, #8]
 80102c8:	e7e6      	b.n	8010298 <setvbuf+0x124>
 80102ca:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80102cc:	f000 f910 	bl	80104f0 <__retarget_lock_release_recursive>
 80102d0:	e7e7      	b.n	80102a2 <setvbuf+0x12e>
 80102d2:	f04f 35ff 	mov.w	r5, #4294967295
 80102d6:	e7bc      	b.n	8010252 <setvbuf+0xde>
 80102d8:	2000003c 	.word	0x2000003c

080102dc <__sread>:
 80102dc:	b510      	push	{r4, lr}
 80102de:	460c      	mov	r4, r1
 80102e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102e4:	f000 f8a4 	bl	8010430 <_read_r>
 80102e8:	2800      	cmp	r0, #0
 80102ea:	bfab      	itete	ge
 80102ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80102ee:	89a3      	ldrhlt	r3, [r4, #12]
 80102f0:	181b      	addge	r3, r3, r0
 80102f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80102f6:	bfac      	ite	ge
 80102f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80102fa:	81a3      	strhlt	r3, [r4, #12]
 80102fc:	bd10      	pop	{r4, pc}

080102fe <__swrite>:
 80102fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010302:	461f      	mov	r7, r3
 8010304:	898b      	ldrh	r3, [r1, #12]
 8010306:	05db      	lsls	r3, r3, #23
 8010308:	4605      	mov	r5, r0
 801030a:	460c      	mov	r4, r1
 801030c:	4616      	mov	r6, r2
 801030e:	d505      	bpl.n	801031c <__swrite+0x1e>
 8010310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010314:	2302      	movs	r3, #2
 8010316:	2200      	movs	r2, #0
 8010318:	f000 f878 	bl	801040c <_lseek_r>
 801031c:	89a3      	ldrh	r3, [r4, #12]
 801031e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010322:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010326:	81a3      	strh	r3, [r4, #12]
 8010328:	4632      	mov	r2, r6
 801032a:	463b      	mov	r3, r7
 801032c:	4628      	mov	r0, r5
 801032e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010332:	f000 b89f 	b.w	8010474 <_write_r>

08010336 <__sseek>:
 8010336:	b510      	push	{r4, lr}
 8010338:	460c      	mov	r4, r1
 801033a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801033e:	f000 f865 	bl	801040c <_lseek_r>
 8010342:	1c43      	adds	r3, r0, #1
 8010344:	89a3      	ldrh	r3, [r4, #12]
 8010346:	bf15      	itete	ne
 8010348:	6560      	strne	r0, [r4, #84]	@ 0x54
 801034a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801034e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010352:	81a3      	strheq	r3, [r4, #12]
 8010354:	bf18      	it	ne
 8010356:	81a3      	strhne	r3, [r4, #12]
 8010358:	bd10      	pop	{r4, pc}

0801035a <__sclose>:
 801035a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801035e:	f000 b845 	b.w	80103ec <_close_r>

08010362 <_vsniprintf_r>:
 8010362:	b530      	push	{r4, r5, lr}
 8010364:	4614      	mov	r4, r2
 8010366:	2c00      	cmp	r4, #0
 8010368:	b09b      	sub	sp, #108	@ 0x6c
 801036a:	4605      	mov	r5, r0
 801036c:	461a      	mov	r2, r3
 801036e:	da05      	bge.n	801037c <_vsniprintf_r+0x1a>
 8010370:	238b      	movs	r3, #139	@ 0x8b
 8010372:	6003      	str	r3, [r0, #0]
 8010374:	f04f 30ff 	mov.w	r0, #4294967295
 8010378:	b01b      	add	sp, #108	@ 0x6c
 801037a:	bd30      	pop	{r4, r5, pc}
 801037c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010380:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010384:	f04f 0300 	mov.w	r3, #0
 8010388:	9319      	str	r3, [sp, #100]	@ 0x64
 801038a:	bf14      	ite	ne
 801038c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010390:	4623      	moveq	r3, r4
 8010392:	9302      	str	r3, [sp, #8]
 8010394:	9305      	str	r3, [sp, #20]
 8010396:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801039a:	9100      	str	r1, [sp, #0]
 801039c:	9104      	str	r1, [sp, #16]
 801039e:	f8ad 300e 	strh.w	r3, [sp, #14]
 80103a2:	4669      	mov	r1, sp
 80103a4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80103a6:	f000 f959 	bl	801065c <_svfiprintf_r>
 80103aa:	1c43      	adds	r3, r0, #1
 80103ac:	bfbc      	itt	lt
 80103ae:	238b      	movlt	r3, #139	@ 0x8b
 80103b0:	602b      	strlt	r3, [r5, #0]
 80103b2:	2c00      	cmp	r4, #0
 80103b4:	d0e0      	beq.n	8010378 <_vsniprintf_r+0x16>
 80103b6:	9b00      	ldr	r3, [sp, #0]
 80103b8:	2200      	movs	r2, #0
 80103ba:	701a      	strb	r2, [r3, #0]
 80103bc:	e7dc      	b.n	8010378 <_vsniprintf_r+0x16>
	...

080103c0 <vsniprintf>:
 80103c0:	b507      	push	{r0, r1, r2, lr}
 80103c2:	9300      	str	r3, [sp, #0]
 80103c4:	4613      	mov	r3, r2
 80103c6:	460a      	mov	r2, r1
 80103c8:	4601      	mov	r1, r0
 80103ca:	4803      	ldr	r0, [pc, #12]	@ (80103d8 <vsniprintf+0x18>)
 80103cc:	6800      	ldr	r0, [r0, #0]
 80103ce:	f7ff ffc8 	bl	8010362 <_vsniprintf_r>
 80103d2:	b003      	add	sp, #12
 80103d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80103d8:	2000003c 	.word	0x2000003c

080103dc <memset>:
 80103dc:	4402      	add	r2, r0
 80103de:	4603      	mov	r3, r0
 80103e0:	4293      	cmp	r3, r2
 80103e2:	d100      	bne.n	80103e6 <memset+0xa>
 80103e4:	4770      	bx	lr
 80103e6:	f803 1b01 	strb.w	r1, [r3], #1
 80103ea:	e7f9      	b.n	80103e0 <memset+0x4>

080103ec <_close_r>:
 80103ec:	b538      	push	{r3, r4, r5, lr}
 80103ee:	4d06      	ldr	r5, [pc, #24]	@ (8010408 <_close_r+0x1c>)
 80103f0:	2300      	movs	r3, #0
 80103f2:	4604      	mov	r4, r0
 80103f4:	4608      	mov	r0, r1
 80103f6:	602b      	str	r3, [r5, #0]
 80103f8:	f7f6 fdb8 	bl	8006f6c <_close>
 80103fc:	1c43      	adds	r3, r0, #1
 80103fe:	d102      	bne.n	8010406 <_close_r+0x1a>
 8010400:	682b      	ldr	r3, [r5, #0]
 8010402:	b103      	cbz	r3, 8010406 <_close_r+0x1a>
 8010404:	6023      	str	r3, [r4, #0]
 8010406:	bd38      	pop	{r3, r4, r5, pc}
 8010408:	20003484 	.word	0x20003484

0801040c <_lseek_r>:
 801040c:	b538      	push	{r3, r4, r5, lr}
 801040e:	4d07      	ldr	r5, [pc, #28]	@ (801042c <_lseek_r+0x20>)
 8010410:	4604      	mov	r4, r0
 8010412:	4608      	mov	r0, r1
 8010414:	4611      	mov	r1, r2
 8010416:	2200      	movs	r2, #0
 8010418:	602a      	str	r2, [r5, #0]
 801041a:	461a      	mov	r2, r3
 801041c:	f7f6 fdcd 	bl	8006fba <_lseek>
 8010420:	1c43      	adds	r3, r0, #1
 8010422:	d102      	bne.n	801042a <_lseek_r+0x1e>
 8010424:	682b      	ldr	r3, [r5, #0]
 8010426:	b103      	cbz	r3, 801042a <_lseek_r+0x1e>
 8010428:	6023      	str	r3, [r4, #0]
 801042a:	bd38      	pop	{r3, r4, r5, pc}
 801042c:	20003484 	.word	0x20003484

08010430 <_read_r>:
 8010430:	b538      	push	{r3, r4, r5, lr}
 8010432:	4d07      	ldr	r5, [pc, #28]	@ (8010450 <_read_r+0x20>)
 8010434:	4604      	mov	r4, r0
 8010436:	4608      	mov	r0, r1
 8010438:	4611      	mov	r1, r2
 801043a:	2200      	movs	r2, #0
 801043c:	602a      	str	r2, [r5, #0]
 801043e:	461a      	mov	r2, r3
 8010440:	f7f6 fd77 	bl	8006f32 <_read>
 8010444:	1c43      	adds	r3, r0, #1
 8010446:	d102      	bne.n	801044e <_read_r+0x1e>
 8010448:	682b      	ldr	r3, [r5, #0]
 801044a:	b103      	cbz	r3, 801044e <_read_r+0x1e>
 801044c:	6023      	str	r3, [r4, #0]
 801044e:	bd38      	pop	{r3, r4, r5, pc}
 8010450:	20003484 	.word	0x20003484

08010454 <_sbrk_r>:
 8010454:	b538      	push	{r3, r4, r5, lr}
 8010456:	4d06      	ldr	r5, [pc, #24]	@ (8010470 <_sbrk_r+0x1c>)
 8010458:	2300      	movs	r3, #0
 801045a:	4604      	mov	r4, r0
 801045c:	4608      	mov	r0, r1
 801045e:	602b      	str	r3, [r5, #0]
 8010460:	f7f6 fdb8 	bl	8006fd4 <_sbrk>
 8010464:	1c43      	adds	r3, r0, #1
 8010466:	d102      	bne.n	801046e <_sbrk_r+0x1a>
 8010468:	682b      	ldr	r3, [r5, #0]
 801046a:	b103      	cbz	r3, 801046e <_sbrk_r+0x1a>
 801046c:	6023      	str	r3, [r4, #0]
 801046e:	bd38      	pop	{r3, r4, r5, pc}
 8010470:	20003484 	.word	0x20003484

08010474 <_write_r>:
 8010474:	b538      	push	{r3, r4, r5, lr}
 8010476:	4d07      	ldr	r5, [pc, #28]	@ (8010494 <_write_r+0x20>)
 8010478:	4604      	mov	r4, r0
 801047a:	4608      	mov	r0, r1
 801047c:	4611      	mov	r1, r2
 801047e:	2200      	movs	r2, #0
 8010480:	602a      	str	r2, [r5, #0]
 8010482:	461a      	mov	r2, r3
 8010484:	f7f2 f994 	bl	80027b0 <_write>
 8010488:	1c43      	adds	r3, r0, #1
 801048a:	d102      	bne.n	8010492 <_write_r+0x1e>
 801048c:	682b      	ldr	r3, [r5, #0]
 801048e:	b103      	cbz	r3, 8010492 <_write_r+0x1e>
 8010490:	6023      	str	r3, [r4, #0]
 8010492:	bd38      	pop	{r3, r4, r5, pc}
 8010494:	20003484 	.word	0x20003484

08010498 <__errno>:
 8010498:	4b01      	ldr	r3, [pc, #4]	@ (80104a0 <__errno+0x8>)
 801049a:	6818      	ldr	r0, [r3, #0]
 801049c:	4770      	bx	lr
 801049e:	bf00      	nop
 80104a0:	2000003c 	.word	0x2000003c

080104a4 <__libc_init_array>:
 80104a4:	b570      	push	{r4, r5, r6, lr}
 80104a6:	4d0d      	ldr	r5, [pc, #52]	@ (80104dc <__libc_init_array+0x38>)
 80104a8:	4c0d      	ldr	r4, [pc, #52]	@ (80104e0 <__libc_init_array+0x3c>)
 80104aa:	1b64      	subs	r4, r4, r5
 80104ac:	10a4      	asrs	r4, r4, #2
 80104ae:	2600      	movs	r6, #0
 80104b0:	42a6      	cmp	r6, r4
 80104b2:	d109      	bne.n	80104c8 <__libc_init_array+0x24>
 80104b4:	4d0b      	ldr	r5, [pc, #44]	@ (80104e4 <__libc_init_array+0x40>)
 80104b6:	4c0c      	ldr	r4, [pc, #48]	@ (80104e8 <__libc_init_array+0x44>)
 80104b8:	f000 feae 	bl	8011218 <_init>
 80104bc:	1b64      	subs	r4, r4, r5
 80104be:	10a4      	asrs	r4, r4, #2
 80104c0:	2600      	movs	r6, #0
 80104c2:	42a6      	cmp	r6, r4
 80104c4:	d105      	bne.n	80104d2 <__libc_init_array+0x2e>
 80104c6:	bd70      	pop	{r4, r5, r6, pc}
 80104c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80104cc:	4798      	blx	r3
 80104ce:	3601      	adds	r6, #1
 80104d0:	e7ee      	b.n	80104b0 <__libc_init_array+0xc>
 80104d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80104d6:	4798      	blx	r3
 80104d8:	3601      	adds	r6, #1
 80104da:	e7f2      	b.n	80104c2 <__libc_init_array+0x1e>
 80104dc:	08011c8c 	.word	0x08011c8c
 80104e0:	08011c8c 	.word	0x08011c8c
 80104e4:	08011c8c 	.word	0x08011c8c
 80104e8:	08011c90 	.word	0x08011c90

080104ec <__retarget_lock_init_recursive>:
 80104ec:	4770      	bx	lr

080104ee <__retarget_lock_acquire_recursive>:
 80104ee:	4770      	bx	lr

080104f0 <__retarget_lock_release_recursive>:
 80104f0:	4770      	bx	lr

080104f2 <memcpy>:
 80104f2:	440a      	add	r2, r1
 80104f4:	4291      	cmp	r1, r2
 80104f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80104fa:	d100      	bne.n	80104fe <memcpy+0xc>
 80104fc:	4770      	bx	lr
 80104fe:	b510      	push	{r4, lr}
 8010500:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010504:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010508:	4291      	cmp	r1, r2
 801050a:	d1f9      	bne.n	8010500 <memcpy+0xe>
 801050c:	bd10      	pop	{r4, pc}
	...

08010510 <_free_r>:
 8010510:	b538      	push	{r3, r4, r5, lr}
 8010512:	4605      	mov	r5, r0
 8010514:	2900      	cmp	r1, #0
 8010516:	d041      	beq.n	801059c <_free_r+0x8c>
 8010518:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801051c:	1f0c      	subs	r4, r1, #4
 801051e:	2b00      	cmp	r3, #0
 8010520:	bfb8      	it	lt
 8010522:	18e4      	addlt	r4, r4, r3
 8010524:	f7ff fd46 	bl	800ffb4 <__malloc_lock>
 8010528:	4a1d      	ldr	r2, [pc, #116]	@ (80105a0 <_free_r+0x90>)
 801052a:	6813      	ldr	r3, [r2, #0]
 801052c:	b933      	cbnz	r3, 801053c <_free_r+0x2c>
 801052e:	6063      	str	r3, [r4, #4]
 8010530:	6014      	str	r4, [r2, #0]
 8010532:	4628      	mov	r0, r5
 8010534:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010538:	f7ff bd42 	b.w	800ffc0 <__malloc_unlock>
 801053c:	42a3      	cmp	r3, r4
 801053e:	d908      	bls.n	8010552 <_free_r+0x42>
 8010540:	6820      	ldr	r0, [r4, #0]
 8010542:	1821      	adds	r1, r4, r0
 8010544:	428b      	cmp	r3, r1
 8010546:	bf01      	itttt	eq
 8010548:	6819      	ldreq	r1, [r3, #0]
 801054a:	685b      	ldreq	r3, [r3, #4]
 801054c:	1809      	addeq	r1, r1, r0
 801054e:	6021      	streq	r1, [r4, #0]
 8010550:	e7ed      	b.n	801052e <_free_r+0x1e>
 8010552:	461a      	mov	r2, r3
 8010554:	685b      	ldr	r3, [r3, #4]
 8010556:	b10b      	cbz	r3, 801055c <_free_r+0x4c>
 8010558:	42a3      	cmp	r3, r4
 801055a:	d9fa      	bls.n	8010552 <_free_r+0x42>
 801055c:	6811      	ldr	r1, [r2, #0]
 801055e:	1850      	adds	r0, r2, r1
 8010560:	42a0      	cmp	r0, r4
 8010562:	d10b      	bne.n	801057c <_free_r+0x6c>
 8010564:	6820      	ldr	r0, [r4, #0]
 8010566:	4401      	add	r1, r0
 8010568:	1850      	adds	r0, r2, r1
 801056a:	4283      	cmp	r3, r0
 801056c:	6011      	str	r1, [r2, #0]
 801056e:	d1e0      	bne.n	8010532 <_free_r+0x22>
 8010570:	6818      	ldr	r0, [r3, #0]
 8010572:	685b      	ldr	r3, [r3, #4]
 8010574:	6053      	str	r3, [r2, #4]
 8010576:	4408      	add	r0, r1
 8010578:	6010      	str	r0, [r2, #0]
 801057a:	e7da      	b.n	8010532 <_free_r+0x22>
 801057c:	d902      	bls.n	8010584 <_free_r+0x74>
 801057e:	230c      	movs	r3, #12
 8010580:	602b      	str	r3, [r5, #0]
 8010582:	e7d6      	b.n	8010532 <_free_r+0x22>
 8010584:	6820      	ldr	r0, [r4, #0]
 8010586:	1821      	adds	r1, r4, r0
 8010588:	428b      	cmp	r3, r1
 801058a:	bf04      	itt	eq
 801058c:	6819      	ldreq	r1, [r3, #0]
 801058e:	685b      	ldreq	r3, [r3, #4]
 8010590:	6063      	str	r3, [r4, #4]
 8010592:	bf04      	itt	eq
 8010594:	1809      	addeq	r1, r1, r0
 8010596:	6021      	streq	r1, [r4, #0]
 8010598:	6054      	str	r4, [r2, #4]
 801059a:	e7ca      	b.n	8010532 <_free_r+0x22>
 801059c:	bd38      	pop	{r3, r4, r5, pc}
 801059e:	bf00      	nop
 80105a0:	20003344 	.word	0x20003344

080105a4 <__ssputs_r>:
 80105a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80105a8:	688e      	ldr	r6, [r1, #8]
 80105aa:	461f      	mov	r7, r3
 80105ac:	42be      	cmp	r6, r7
 80105ae:	680b      	ldr	r3, [r1, #0]
 80105b0:	4682      	mov	sl, r0
 80105b2:	460c      	mov	r4, r1
 80105b4:	4690      	mov	r8, r2
 80105b6:	d82d      	bhi.n	8010614 <__ssputs_r+0x70>
 80105b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80105bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80105c0:	d026      	beq.n	8010610 <__ssputs_r+0x6c>
 80105c2:	6965      	ldr	r5, [r4, #20]
 80105c4:	6909      	ldr	r1, [r1, #16]
 80105c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80105ca:	eba3 0901 	sub.w	r9, r3, r1
 80105ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80105d2:	1c7b      	adds	r3, r7, #1
 80105d4:	444b      	add	r3, r9
 80105d6:	106d      	asrs	r5, r5, #1
 80105d8:	429d      	cmp	r5, r3
 80105da:	bf38      	it	cc
 80105dc:	461d      	movcc	r5, r3
 80105de:	0553      	lsls	r3, r2, #21
 80105e0:	d527      	bpl.n	8010632 <__ssputs_r+0x8e>
 80105e2:	4629      	mov	r1, r5
 80105e4:	f7ff fc66 	bl	800feb4 <_malloc_r>
 80105e8:	4606      	mov	r6, r0
 80105ea:	b360      	cbz	r0, 8010646 <__ssputs_r+0xa2>
 80105ec:	6921      	ldr	r1, [r4, #16]
 80105ee:	464a      	mov	r2, r9
 80105f0:	f7ff ff7f 	bl	80104f2 <memcpy>
 80105f4:	89a3      	ldrh	r3, [r4, #12]
 80105f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80105fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80105fe:	81a3      	strh	r3, [r4, #12]
 8010600:	6126      	str	r6, [r4, #16]
 8010602:	6165      	str	r5, [r4, #20]
 8010604:	444e      	add	r6, r9
 8010606:	eba5 0509 	sub.w	r5, r5, r9
 801060a:	6026      	str	r6, [r4, #0]
 801060c:	60a5      	str	r5, [r4, #8]
 801060e:	463e      	mov	r6, r7
 8010610:	42be      	cmp	r6, r7
 8010612:	d900      	bls.n	8010616 <__ssputs_r+0x72>
 8010614:	463e      	mov	r6, r7
 8010616:	6820      	ldr	r0, [r4, #0]
 8010618:	4632      	mov	r2, r6
 801061a:	4641      	mov	r1, r8
 801061c:	f000 fd8a 	bl	8011134 <memmove>
 8010620:	68a3      	ldr	r3, [r4, #8]
 8010622:	1b9b      	subs	r3, r3, r6
 8010624:	60a3      	str	r3, [r4, #8]
 8010626:	6823      	ldr	r3, [r4, #0]
 8010628:	4433      	add	r3, r6
 801062a:	6023      	str	r3, [r4, #0]
 801062c:	2000      	movs	r0, #0
 801062e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010632:	462a      	mov	r2, r5
 8010634:	f000 fdba 	bl	80111ac <_realloc_r>
 8010638:	4606      	mov	r6, r0
 801063a:	2800      	cmp	r0, #0
 801063c:	d1e0      	bne.n	8010600 <__ssputs_r+0x5c>
 801063e:	6921      	ldr	r1, [r4, #16]
 8010640:	4650      	mov	r0, sl
 8010642:	f7ff ff65 	bl	8010510 <_free_r>
 8010646:	230c      	movs	r3, #12
 8010648:	f8ca 3000 	str.w	r3, [sl]
 801064c:	89a3      	ldrh	r3, [r4, #12]
 801064e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010652:	81a3      	strh	r3, [r4, #12]
 8010654:	f04f 30ff 	mov.w	r0, #4294967295
 8010658:	e7e9      	b.n	801062e <__ssputs_r+0x8a>
	...

0801065c <_svfiprintf_r>:
 801065c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010660:	4698      	mov	r8, r3
 8010662:	898b      	ldrh	r3, [r1, #12]
 8010664:	061b      	lsls	r3, r3, #24
 8010666:	b09d      	sub	sp, #116	@ 0x74
 8010668:	4607      	mov	r7, r0
 801066a:	460d      	mov	r5, r1
 801066c:	4614      	mov	r4, r2
 801066e:	d510      	bpl.n	8010692 <_svfiprintf_r+0x36>
 8010670:	690b      	ldr	r3, [r1, #16]
 8010672:	b973      	cbnz	r3, 8010692 <_svfiprintf_r+0x36>
 8010674:	2140      	movs	r1, #64	@ 0x40
 8010676:	f7ff fc1d 	bl	800feb4 <_malloc_r>
 801067a:	6028      	str	r0, [r5, #0]
 801067c:	6128      	str	r0, [r5, #16]
 801067e:	b930      	cbnz	r0, 801068e <_svfiprintf_r+0x32>
 8010680:	230c      	movs	r3, #12
 8010682:	603b      	str	r3, [r7, #0]
 8010684:	f04f 30ff 	mov.w	r0, #4294967295
 8010688:	b01d      	add	sp, #116	@ 0x74
 801068a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801068e:	2340      	movs	r3, #64	@ 0x40
 8010690:	616b      	str	r3, [r5, #20]
 8010692:	2300      	movs	r3, #0
 8010694:	9309      	str	r3, [sp, #36]	@ 0x24
 8010696:	2320      	movs	r3, #32
 8010698:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801069c:	f8cd 800c 	str.w	r8, [sp, #12]
 80106a0:	2330      	movs	r3, #48	@ 0x30
 80106a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010840 <_svfiprintf_r+0x1e4>
 80106a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80106aa:	f04f 0901 	mov.w	r9, #1
 80106ae:	4623      	mov	r3, r4
 80106b0:	469a      	mov	sl, r3
 80106b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80106b6:	b10a      	cbz	r2, 80106bc <_svfiprintf_r+0x60>
 80106b8:	2a25      	cmp	r2, #37	@ 0x25
 80106ba:	d1f9      	bne.n	80106b0 <_svfiprintf_r+0x54>
 80106bc:	ebba 0b04 	subs.w	fp, sl, r4
 80106c0:	d00b      	beq.n	80106da <_svfiprintf_r+0x7e>
 80106c2:	465b      	mov	r3, fp
 80106c4:	4622      	mov	r2, r4
 80106c6:	4629      	mov	r1, r5
 80106c8:	4638      	mov	r0, r7
 80106ca:	f7ff ff6b 	bl	80105a4 <__ssputs_r>
 80106ce:	3001      	adds	r0, #1
 80106d0:	f000 80a7 	beq.w	8010822 <_svfiprintf_r+0x1c6>
 80106d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80106d6:	445a      	add	r2, fp
 80106d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80106da:	f89a 3000 	ldrb.w	r3, [sl]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	f000 809f 	beq.w	8010822 <_svfiprintf_r+0x1c6>
 80106e4:	2300      	movs	r3, #0
 80106e6:	f04f 32ff 	mov.w	r2, #4294967295
 80106ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80106ee:	f10a 0a01 	add.w	sl, sl, #1
 80106f2:	9304      	str	r3, [sp, #16]
 80106f4:	9307      	str	r3, [sp, #28]
 80106f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80106fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80106fc:	4654      	mov	r4, sl
 80106fe:	2205      	movs	r2, #5
 8010700:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010704:	484e      	ldr	r0, [pc, #312]	@ (8010840 <_svfiprintf_r+0x1e4>)
 8010706:	f7ef fd63 	bl	80001d0 <memchr>
 801070a:	9a04      	ldr	r2, [sp, #16]
 801070c:	b9d8      	cbnz	r0, 8010746 <_svfiprintf_r+0xea>
 801070e:	06d0      	lsls	r0, r2, #27
 8010710:	bf44      	itt	mi
 8010712:	2320      	movmi	r3, #32
 8010714:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010718:	0711      	lsls	r1, r2, #28
 801071a:	bf44      	itt	mi
 801071c:	232b      	movmi	r3, #43	@ 0x2b
 801071e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010722:	f89a 3000 	ldrb.w	r3, [sl]
 8010726:	2b2a      	cmp	r3, #42	@ 0x2a
 8010728:	d015      	beq.n	8010756 <_svfiprintf_r+0xfa>
 801072a:	9a07      	ldr	r2, [sp, #28]
 801072c:	4654      	mov	r4, sl
 801072e:	2000      	movs	r0, #0
 8010730:	f04f 0c0a 	mov.w	ip, #10
 8010734:	4621      	mov	r1, r4
 8010736:	f811 3b01 	ldrb.w	r3, [r1], #1
 801073a:	3b30      	subs	r3, #48	@ 0x30
 801073c:	2b09      	cmp	r3, #9
 801073e:	d94b      	bls.n	80107d8 <_svfiprintf_r+0x17c>
 8010740:	b1b0      	cbz	r0, 8010770 <_svfiprintf_r+0x114>
 8010742:	9207      	str	r2, [sp, #28]
 8010744:	e014      	b.n	8010770 <_svfiprintf_r+0x114>
 8010746:	eba0 0308 	sub.w	r3, r0, r8
 801074a:	fa09 f303 	lsl.w	r3, r9, r3
 801074e:	4313      	orrs	r3, r2
 8010750:	9304      	str	r3, [sp, #16]
 8010752:	46a2      	mov	sl, r4
 8010754:	e7d2      	b.n	80106fc <_svfiprintf_r+0xa0>
 8010756:	9b03      	ldr	r3, [sp, #12]
 8010758:	1d19      	adds	r1, r3, #4
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	9103      	str	r1, [sp, #12]
 801075e:	2b00      	cmp	r3, #0
 8010760:	bfbb      	ittet	lt
 8010762:	425b      	neglt	r3, r3
 8010764:	f042 0202 	orrlt.w	r2, r2, #2
 8010768:	9307      	strge	r3, [sp, #28]
 801076a:	9307      	strlt	r3, [sp, #28]
 801076c:	bfb8      	it	lt
 801076e:	9204      	strlt	r2, [sp, #16]
 8010770:	7823      	ldrb	r3, [r4, #0]
 8010772:	2b2e      	cmp	r3, #46	@ 0x2e
 8010774:	d10a      	bne.n	801078c <_svfiprintf_r+0x130>
 8010776:	7863      	ldrb	r3, [r4, #1]
 8010778:	2b2a      	cmp	r3, #42	@ 0x2a
 801077a:	d132      	bne.n	80107e2 <_svfiprintf_r+0x186>
 801077c:	9b03      	ldr	r3, [sp, #12]
 801077e:	1d1a      	adds	r2, r3, #4
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	9203      	str	r2, [sp, #12]
 8010784:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010788:	3402      	adds	r4, #2
 801078a:	9305      	str	r3, [sp, #20]
 801078c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010850 <_svfiprintf_r+0x1f4>
 8010790:	7821      	ldrb	r1, [r4, #0]
 8010792:	2203      	movs	r2, #3
 8010794:	4650      	mov	r0, sl
 8010796:	f7ef fd1b 	bl	80001d0 <memchr>
 801079a:	b138      	cbz	r0, 80107ac <_svfiprintf_r+0x150>
 801079c:	9b04      	ldr	r3, [sp, #16]
 801079e:	eba0 000a 	sub.w	r0, r0, sl
 80107a2:	2240      	movs	r2, #64	@ 0x40
 80107a4:	4082      	lsls	r2, r0
 80107a6:	4313      	orrs	r3, r2
 80107a8:	3401      	adds	r4, #1
 80107aa:	9304      	str	r3, [sp, #16]
 80107ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107b0:	4824      	ldr	r0, [pc, #144]	@ (8010844 <_svfiprintf_r+0x1e8>)
 80107b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80107b6:	2206      	movs	r2, #6
 80107b8:	f7ef fd0a 	bl	80001d0 <memchr>
 80107bc:	2800      	cmp	r0, #0
 80107be:	d036      	beq.n	801082e <_svfiprintf_r+0x1d2>
 80107c0:	4b21      	ldr	r3, [pc, #132]	@ (8010848 <_svfiprintf_r+0x1ec>)
 80107c2:	bb1b      	cbnz	r3, 801080c <_svfiprintf_r+0x1b0>
 80107c4:	9b03      	ldr	r3, [sp, #12]
 80107c6:	3307      	adds	r3, #7
 80107c8:	f023 0307 	bic.w	r3, r3, #7
 80107cc:	3308      	adds	r3, #8
 80107ce:	9303      	str	r3, [sp, #12]
 80107d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107d2:	4433      	add	r3, r6
 80107d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80107d6:	e76a      	b.n	80106ae <_svfiprintf_r+0x52>
 80107d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80107dc:	460c      	mov	r4, r1
 80107de:	2001      	movs	r0, #1
 80107e0:	e7a8      	b.n	8010734 <_svfiprintf_r+0xd8>
 80107e2:	2300      	movs	r3, #0
 80107e4:	3401      	adds	r4, #1
 80107e6:	9305      	str	r3, [sp, #20]
 80107e8:	4619      	mov	r1, r3
 80107ea:	f04f 0c0a 	mov.w	ip, #10
 80107ee:	4620      	mov	r0, r4
 80107f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107f4:	3a30      	subs	r2, #48	@ 0x30
 80107f6:	2a09      	cmp	r2, #9
 80107f8:	d903      	bls.n	8010802 <_svfiprintf_r+0x1a6>
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d0c6      	beq.n	801078c <_svfiprintf_r+0x130>
 80107fe:	9105      	str	r1, [sp, #20]
 8010800:	e7c4      	b.n	801078c <_svfiprintf_r+0x130>
 8010802:	fb0c 2101 	mla	r1, ip, r1, r2
 8010806:	4604      	mov	r4, r0
 8010808:	2301      	movs	r3, #1
 801080a:	e7f0      	b.n	80107ee <_svfiprintf_r+0x192>
 801080c:	ab03      	add	r3, sp, #12
 801080e:	9300      	str	r3, [sp, #0]
 8010810:	462a      	mov	r2, r5
 8010812:	4b0e      	ldr	r3, [pc, #56]	@ (801084c <_svfiprintf_r+0x1f0>)
 8010814:	a904      	add	r1, sp, #16
 8010816:	4638      	mov	r0, r7
 8010818:	f3af 8000 	nop.w
 801081c:	1c42      	adds	r2, r0, #1
 801081e:	4606      	mov	r6, r0
 8010820:	d1d6      	bne.n	80107d0 <_svfiprintf_r+0x174>
 8010822:	89ab      	ldrh	r3, [r5, #12]
 8010824:	065b      	lsls	r3, r3, #25
 8010826:	f53f af2d 	bmi.w	8010684 <_svfiprintf_r+0x28>
 801082a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801082c:	e72c      	b.n	8010688 <_svfiprintf_r+0x2c>
 801082e:	ab03      	add	r3, sp, #12
 8010830:	9300      	str	r3, [sp, #0]
 8010832:	462a      	mov	r2, r5
 8010834:	4b05      	ldr	r3, [pc, #20]	@ (801084c <_svfiprintf_r+0x1f0>)
 8010836:	a904      	add	r1, sp, #16
 8010838:	4638      	mov	r0, r7
 801083a:	f000 f9bb 	bl	8010bb4 <_printf_i>
 801083e:	e7ed      	b.n	801081c <_svfiprintf_r+0x1c0>
 8010840:	08011c50 	.word	0x08011c50
 8010844:	08011c5a 	.word	0x08011c5a
 8010848:	00000000 	.word	0x00000000
 801084c:	080105a5 	.word	0x080105a5
 8010850:	08011c56 	.word	0x08011c56

08010854 <__sfputc_r>:
 8010854:	6893      	ldr	r3, [r2, #8]
 8010856:	3b01      	subs	r3, #1
 8010858:	2b00      	cmp	r3, #0
 801085a:	b410      	push	{r4}
 801085c:	6093      	str	r3, [r2, #8]
 801085e:	da08      	bge.n	8010872 <__sfputc_r+0x1e>
 8010860:	6994      	ldr	r4, [r2, #24]
 8010862:	42a3      	cmp	r3, r4
 8010864:	db01      	blt.n	801086a <__sfputc_r+0x16>
 8010866:	290a      	cmp	r1, #10
 8010868:	d103      	bne.n	8010872 <__sfputc_r+0x1e>
 801086a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801086e:	f000 bbcd 	b.w	801100c <__swbuf_r>
 8010872:	6813      	ldr	r3, [r2, #0]
 8010874:	1c58      	adds	r0, r3, #1
 8010876:	6010      	str	r0, [r2, #0]
 8010878:	7019      	strb	r1, [r3, #0]
 801087a:	4608      	mov	r0, r1
 801087c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010880:	4770      	bx	lr

08010882 <__sfputs_r>:
 8010882:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010884:	4606      	mov	r6, r0
 8010886:	460f      	mov	r7, r1
 8010888:	4614      	mov	r4, r2
 801088a:	18d5      	adds	r5, r2, r3
 801088c:	42ac      	cmp	r4, r5
 801088e:	d101      	bne.n	8010894 <__sfputs_r+0x12>
 8010890:	2000      	movs	r0, #0
 8010892:	e007      	b.n	80108a4 <__sfputs_r+0x22>
 8010894:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010898:	463a      	mov	r2, r7
 801089a:	4630      	mov	r0, r6
 801089c:	f7ff ffda 	bl	8010854 <__sfputc_r>
 80108a0:	1c43      	adds	r3, r0, #1
 80108a2:	d1f3      	bne.n	801088c <__sfputs_r+0xa>
 80108a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080108a8 <_vfiprintf_r>:
 80108a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108ac:	460d      	mov	r5, r1
 80108ae:	b09d      	sub	sp, #116	@ 0x74
 80108b0:	4614      	mov	r4, r2
 80108b2:	4698      	mov	r8, r3
 80108b4:	4606      	mov	r6, r0
 80108b6:	b118      	cbz	r0, 80108c0 <_vfiprintf_r+0x18>
 80108b8:	6a03      	ldr	r3, [r0, #32]
 80108ba:	b90b      	cbnz	r3, 80108c0 <_vfiprintf_r+0x18>
 80108bc:	f7ff fc12 	bl	80100e4 <__sinit>
 80108c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80108c2:	07d9      	lsls	r1, r3, #31
 80108c4:	d405      	bmi.n	80108d2 <_vfiprintf_r+0x2a>
 80108c6:	89ab      	ldrh	r3, [r5, #12]
 80108c8:	059a      	lsls	r2, r3, #22
 80108ca:	d402      	bmi.n	80108d2 <_vfiprintf_r+0x2a>
 80108cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80108ce:	f7ff fe0e 	bl	80104ee <__retarget_lock_acquire_recursive>
 80108d2:	89ab      	ldrh	r3, [r5, #12]
 80108d4:	071b      	lsls	r3, r3, #28
 80108d6:	d501      	bpl.n	80108dc <_vfiprintf_r+0x34>
 80108d8:	692b      	ldr	r3, [r5, #16]
 80108da:	b99b      	cbnz	r3, 8010904 <_vfiprintf_r+0x5c>
 80108dc:	4629      	mov	r1, r5
 80108de:	4630      	mov	r0, r6
 80108e0:	f000 fbd2 	bl	8011088 <__swsetup_r>
 80108e4:	b170      	cbz	r0, 8010904 <_vfiprintf_r+0x5c>
 80108e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80108e8:	07dc      	lsls	r4, r3, #31
 80108ea:	d504      	bpl.n	80108f6 <_vfiprintf_r+0x4e>
 80108ec:	f04f 30ff 	mov.w	r0, #4294967295
 80108f0:	b01d      	add	sp, #116	@ 0x74
 80108f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108f6:	89ab      	ldrh	r3, [r5, #12]
 80108f8:	0598      	lsls	r0, r3, #22
 80108fa:	d4f7      	bmi.n	80108ec <_vfiprintf_r+0x44>
 80108fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80108fe:	f7ff fdf7 	bl	80104f0 <__retarget_lock_release_recursive>
 8010902:	e7f3      	b.n	80108ec <_vfiprintf_r+0x44>
 8010904:	2300      	movs	r3, #0
 8010906:	9309      	str	r3, [sp, #36]	@ 0x24
 8010908:	2320      	movs	r3, #32
 801090a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801090e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010912:	2330      	movs	r3, #48	@ 0x30
 8010914:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010ac4 <_vfiprintf_r+0x21c>
 8010918:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801091c:	f04f 0901 	mov.w	r9, #1
 8010920:	4623      	mov	r3, r4
 8010922:	469a      	mov	sl, r3
 8010924:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010928:	b10a      	cbz	r2, 801092e <_vfiprintf_r+0x86>
 801092a:	2a25      	cmp	r2, #37	@ 0x25
 801092c:	d1f9      	bne.n	8010922 <_vfiprintf_r+0x7a>
 801092e:	ebba 0b04 	subs.w	fp, sl, r4
 8010932:	d00b      	beq.n	801094c <_vfiprintf_r+0xa4>
 8010934:	465b      	mov	r3, fp
 8010936:	4622      	mov	r2, r4
 8010938:	4629      	mov	r1, r5
 801093a:	4630      	mov	r0, r6
 801093c:	f7ff ffa1 	bl	8010882 <__sfputs_r>
 8010940:	3001      	adds	r0, #1
 8010942:	f000 80a7 	beq.w	8010a94 <_vfiprintf_r+0x1ec>
 8010946:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010948:	445a      	add	r2, fp
 801094a:	9209      	str	r2, [sp, #36]	@ 0x24
 801094c:	f89a 3000 	ldrb.w	r3, [sl]
 8010950:	2b00      	cmp	r3, #0
 8010952:	f000 809f 	beq.w	8010a94 <_vfiprintf_r+0x1ec>
 8010956:	2300      	movs	r3, #0
 8010958:	f04f 32ff 	mov.w	r2, #4294967295
 801095c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010960:	f10a 0a01 	add.w	sl, sl, #1
 8010964:	9304      	str	r3, [sp, #16]
 8010966:	9307      	str	r3, [sp, #28]
 8010968:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801096c:	931a      	str	r3, [sp, #104]	@ 0x68
 801096e:	4654      	mov	r4, sl
 8010970:	2205      	movs	r2, #5
 8010972:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010976:	4853      	ldr	r0, [pc, #332]	@ (8010ac4 <_vfiprintf_r+0x21c>)
 8010978:	f7ef fc2a 	bl	80001d0 <memchr>
 801097c:	9a04      	ldr	r2, [sp, #16]
 801097e:	b9d8      	cbnz	r0, 80109b8 <_vfiprintf_r+0x110>
 8010980:	06d1      	lsls	r1, r2, #27
 8010982:	bf44      	itt	mi
 8010984:	2320      	movmi	r3, #32
 8010986:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801098a:	0713      	lsls	r3, r2, #28
 801098c:	bf44      	itt	mi
 801098e:	232b      	movmi	r3, #43	@ 0x2b
 8010990:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010994:	f89a 3000 	ldrb.w	r3, [sl]
 8010998:	2b2a      	cmp	r3, #42	@ 0x2a
 801099a:	d015      	beq.n	80109c8 <_vfiprintf_r+0x120>
 801099c:	9a07      	ldr	r2, [sp, #28]
 801099e:	4654      	mov	r4, sl
 80109a0:	2000      	movs	r0, #0
 80109a2:	f04f 0c0a 	mov.w	ip, #10
 80109a6:	4621      	mov	r1, r4
 80109a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80109ac:	3b30      	subs	r3, #48	@ 0x30
 80109ae:	2b09      	cmp	r3, #9
 80109b0:	d94b      	bls.n	8010a4a <_vfiprintf_r+0x1a2>
 80109b2:	b1b0      	cbz	r0, 80109e2 <_vfiprintf_r+0x13a>
 80109b4:	9207      	str	r2, [sp, #28]
 80109b6:	e014      	b.n	80109e2 <_vfiprintf_r+0x13a>
 80109b8:	eba0 0308 	sub.w	r3, r0, r8
 80109bc:	fa09 f303 	lsl.w	r3, r9, r3
 80109c0:	4313      	orrs	r3, r2
 80109c2:	9304      	str	r3, [sp, #16]
 80109c4:	46a2      	mov	sl, r4
 80109c6:	e7d2      	b.n	801096e <_vfiprintf_r+0xc6>
 80109c8:	9b03      	ldr	r3, [sp, #12]
 80109ca:	1d19      	adds	r1, r3, #4
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	9103      	str	r1, [sp, #12]
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	bfbb      	ittet	lt
 80109d4:	425b      	neglt	r3, r3
 80109d6:	f042 0202 	orrlt.w	r2, r2, #2
 80109da:	9307      	strge	r3, [sp, #28]
 80109dc:	9307      	strlt	r3, [sp, #28]
 80109de:	bfb8      	it	lt
 80109e0:	9204      	strlt	r2, [sp, #16]
 80109e2:	7823      	ldrb	r3, [r4, #0]
 80109e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80109e6:	d10a      	bne.n	80109fe <_vfiprintf_r+0x156>
 80109e8:	7863      	ldrb	r3, [r4, #1]
 80109ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80109ec:	d132      	bne.n	8010a54 <_vfiprintf_r+0x1ac>
 80109ee:	9b03      	ldr	r3, [sp, #12]
 80109f0:	1d1a      	adds	r2, r3, #4
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	9203      	str	r2, [sp, #12]
 80109f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80109fa:	3402      	adds	r4, #2
 80109fc:	9305      	str	r3, [sp, #20]
 80109fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010ad4 <_vfiprintf_r+0x22c>
 8010a02:	7821      	ldrb	r1, [r4, #0]
 8010a04:	2203      	movs	r2, #3
 8010a06:	4650      	mov	r0, sl
 8010a08:	f7ef fbe2 	bl	80001d0 <memchr>
 8010a0c:	b138      	cbz	r0, 8010a1e <_vfiprintf_r+0x176>
 8010a0e:	9b04      	ldr	r3, [sp, #16]
 8010a10:	eba0 000a 	sub.w	r0, r0, sl
 8010a14:	2240      	movs	r2, #64	@ 0x40
 8010a16:	4082      	lsls	r2, r0
 8010a18:	4313      	orrs	r3, r2
 8010a1a:	3401      	adds	r4, #1
 8010a1c:	9304      	str	r3, [sp, #16]
 8010a1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a22:	4829      	ldr	r0, [pc, #164]	@ (8010ac8 <_vfiprintf_r+0x220>)
 8010a24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010a28:	2206      	movs	r2, #6
 8010a2a:	f7ef fbd1 	bl	80001d0 <memchr>
 8010a2e:	2800      	cmp	r0, #0
 8010a30:	d03f      	beq.n	8010ab2 <_vfiprintf_r+0x20a>
 8010a32:	4b26      	ldr	r3, [pc, #152]	@ (8010acc <_vfiprintf_r+0x224>)
 8010a34:	bb1b      	cbnz	r3, 8010a7e <_vfiprintf_r+0x1d6>
 8010a36:	9b03      	ldr	r3, [sp, #12]
 8010a38:	3307      	adds	r3, #7
 8010a3a:	f023 0307 	bic.w	r3, r3, #7
 8010a3e:	3308      	adds	r3, #8
 8010a40:	9303      	str	r3, [sp, #12]
 8010a42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a44:	443b      	add	r3, r7
 8010a46:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a48:	e76a      	b.n	8010920 <_vfiprintf_r+0x78>
 8010a4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8010a4e:	460c      	mov	r4, r1
 8010a50:	2001      	movs	r0, #1
 8010a52:	e7a8      	b.n	80109a6 <_vfiprintf_r+0xfe>
 8010a54:	2300      	movs	r3, #0
 8010a56:	3401      	adds	r4, #1
 8010a58:	9305      	str	r3, [sp, #20]
 8010a5a:	4619      	mov	r1, r3
 8010a5c:	f04f 0c0a 	mov.w	ip, #10
 8010a60:	4620      	mov	r0, r4
 8010a62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a66:	3a30      	subs	r2, #48	@ 0x30
 8010a68:	2a09      	cmp	r2, #9
 8010a6a:	d903      	bls.n	8010a74 <_vfiprintf_r+0x1cc>
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d0c6      	beq.n	80109fe <_vfiprintf_r+0x156>
 8010a70:	9105      	str	r1, [sp, #20]
 8010a72:	e7c4      	b.n	80109fe <_vfiprintf_r+0x156>
 8010a74:	fb0c 2101 	mla	r1, ip, r1, r2
 8010a78:	4604      	mov	r4, r0
 8010a7a:	2301      	movs	r3, #1
 8010a7c:	e7f0      	b.n	8010a60 <_vfiprintf_r+0x1b8>
 8010a7e:	ab03      	add	r3, sp, #12
 8010a80:	9300      	str	r3, [sp, #0]
 8010a82:	462a      	mov	r2, r5
 8010a84:	4b12      	ldr	r3, [pc, #72]	@ (8010ad0 <_vfiprintf_r+0x228>)
 8010a86:	a904      	add	r1, sp, #16
 8010a88:	4630      	mov	r0, r6
 8010a8a:	f3af 8000 	nop.w
 8010a8e:	4607      	mov	r7, r0
 8010a90:	1c78      	adds	r0, r7, #1
 8010a92:	d1d6      	bne.n	8010a42 <_vfiprintf_r+0x19a>
 8010a94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010a96:	07d9      	lsls	r1, r3, #31
 8010a98:	d405      	bmi.n	8010aa6 <_vfiprintf_r+0x1fe>
 8010a9a:	89ab      	ldrh	r3, [r5, #12]
 8010a9c:	059a      	lsls	r2, r3, #22
 8010a9e:	d402      	bmi.n	8010aa6 <_vfiprintf_r+0x1fe>
 8010aa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010aa2:	f7ff fd25 	bl	80104f0 <__retarget_lock_release_recursive>
 8010aa6:	89ab      	ldrh	r3, [r5, #12]
 8010aa8:	065b      	lsls	r3, r3, #25
 8010aaa:	f53f af1f 	bmi.w	80108ec <_vfiprintf_r+0x44>
 8010aae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010ab0:	e71e      	b.n	80108f0 <_vfiprintf_r+0x48>
 8010ab2:	ab03      	add	r3, sp, #12
 8010ab4:	9300      	str	r3, [sp, #0]
 8010ab6:	462a      	mov	r2, r5
 8010ab8:	4b05      	ldr	r3, [pc, #20]	@ (8010ad0 <_vfiprintf_r+0x228>)
 8010aba:	a904      	add	r1, sp, #16
 8010abc:	4630      	mov	r0, r6
 8010abe:	f000 f879 	bl	8010bb4 <_printf_i>
 8010ac2:	e7e4      	b.n	8010a8e <_vfiprintf_r+0x1e6>
 8010ac4:	08011c50 	.word	0x08011c50
 8010ac8:	08011c5a 	.word	0x08011c5a
 8010acc:	00000000 	.word	0x00000000
 8010ad0:	08010883 	.word	0x08010883
 8010ad4:	08011c56 	.word	0x08011c56

08010ad8 <_printf_common>:
 8010ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010adc:	4616      	mov	r6, r2
 8010ade:	4698      	mov	r8, r3
 8010ae0:	688a      	ldr	r2, [r1, #8]
 8010ae2:	690b      	ldr	r3, [r1, #16]
 8010ae4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010ae8:	4293      	cmp	r3, r2
 8010aea:	bfb8      	it	lt
 8010aec:	4613      	movlt	r3, r2
 8010aee:	6033      	str	r3, [r6, #0]
 8010af0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010af4:	4607      	mov	r7, r0
 8010af6:	460c      	mov	r4, r1
 8010af8:	b10a      	cbz	r2, 8010afe <_printf_common+0x26>
 8010afa:	3301      	adds	r3, #1
 8010afc:	6033      	str	r3, [r6, #0]
 8010afe:	6823      	ldr	r3, [r4, #0]
 8010b00:	0699      	lsls	r1, r3, #26
 8010b02:	bf42      	ittt	mi
 8010b04:	6833      	ldrmi	r3, [r6, #0]
 8010b06:	3302      	addmi	r3, #2
 8010b08:	6033      	strmi	r3, [r6, #0]
 8010b0a:	6825      	ldr	r5, [r4, #0]
 8010b0c:	f015 0506 	ands.w	r5, r5, #6
 8010b10:	d106      	bne.n	8010b20 <_printf_common+0x48>
 8010b12:	f104 0a19 	add.w	sl, r4, #25
 8010b16:	68e3      	ldr	r3, [r4, #12]
 8010b18:	6832      	ldr	r2, [r6, #0]
 8010b1a:	1a9b      	subs	r3, r3, r2
 8010b1c:	42ab      	cmp	r3, r5
 8010b1e:	dc26      	bgt.n	8010b6e <_printf_common+0x96>
 8010b20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010b24:	6822      	ldr	r2, [r4, #0]
 8010b26:	3b00      	subs	r3, #0
 8010b28:	bf18      	it	ne
 8010b2a:	2301      	movne	r3, #1
 8010b2c:	0692      	lsls	r2, r2, #26
 8010b2e:	d42b      	bmi.n	8010b88 <_printf_common+0xb0>
 8010b30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010b34:	4641      	mov	r1, r8
 8010b36:	4638      	mov	r0, r7
 8010b38:	47c8      	blx	r9
 8010b3a:	3001      	adds	r0, #1
 8010b3c:	d01e      	beq.n	8010b7c <_printf_common+0xa4>
 8010b3e:	6823      	ldr	r3, [r4, #0]
 8010b40:	6922      	ldr	r2, [r4, #16]
 8010b42:	f003 0306 	and.w	r3, r3, #6
 8010b46:	2b04      	cmp	r3, #4
 8010b48:	bf02      	ittt	eq
 8010b4a:	68e5      	ldreq	r5, [r4, #12]
 8010b4c:	6833      	ldreq	r3, [r6, #0]
 8010b4e:	1aed      	subeq	r5, r5, r3
 8010b50:	68a3      	ldr	r3, [r4, #8]
 8010b52:	bf0c      	ite	eq
 8010b54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010b58:	2500      	movne	r5, #0
 8010b5a:	4293      	cmp	r3, r2
 8010b5c:	bfc4      	itt	gt
 8010b5e:	1a9b      	subgt	r3, r3, r2
 8010b60:	18ed      	addgt	r5, r5, r3
 8010b62:	2600      	movs	r6, #0
 8010b64:	341a      	adds	r4, #26
 8010b66:	42b5      	cmp	r5, r6
 8010b68:	d11a      	bne.n	8010ba0 <_printf_common+0xc8>
 8010b6a:	2000      	movs	r0, #0
 8010b6c:	e008      	b.n	8010b80 <_printf_common+0xa8>
 8010b6e:	2301      	movs	r3, #1
 8010b70:	4652      	mov	r2, sl
 8010b72:	4641      	mov	r1, r8
 8010b74:	4638      	mov	r0, r7
 8010b76:	47c8      	blx	r9
 8010b78:	3001      	adds	r0, #1
 8010b7a:	d103      	bne.n	8010b84 <_printf_common+0xac>
 8010b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8010b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010b84:	3501      	adds	r5, #1
 8010b86:	e7c6      	b.n	8010b16 <_printf_common+0x3e>
 8010b88:	18e1      	adds	r1, r4, r3
 8010b8a:	1c5a      	adds	r2, r3, #1
 8010b8c:	2030      	movs	r0, #48	@ 0x30
 8010b8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010b92:	4422      	add	r2, r4
 8010b94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010b98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010b9c:	3302      	adds	r3, #2
 8010b9e:	e7c7      	b.n	8010b30 <_printf_common+0x58>
 8010ba0:	2301      	movs	r3, #1
 8010ba2:	4622      	mov	r2, r4
 8010ba4:	4641      	mov	r1, r8
 8010ba6:	4638      	mov	r0, r7
 8010ba8:	47c8      	blx	r9
 8010baa:	3001      	adds	r0, #1
 8010bac:	d0e6      	beq.n	8010b7c <_printf_common+0xa4>
 8010bae:	3601      	adds	r6, #1
 8010bb0:	e7d9      	b.n	8010b66 <_printf_common+0x8e>
	...

08010bb4 <_printf_i>:
 8010bb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010bb8:	7e0f      	ldrb	r7, [r1, #24]
 8010bba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010bbc:	2f78      	cmp	r7, #120	@ 0x78
 8010bbe:	4691      	mov	r9, r2
 8010bc0:	4680      	mov	r8, r0
 8010bc2:	460c      	mov	r4, r1
 8010bc4:	469a      	mov	sl, r3
 8010bc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010bca:	d807      	bhi.n	8010bdc <_printf_i+0x28>
 8010bcc:	2f62      	cmp	r7, #98	@ 0x62
 8010bce:	d80a      	bhi.n	8010be6 <_printf_i+0x32>
 8010bd0:	2f00      	cmp	r7, #0
 8010bd2:	f000 80d1 	beq.w	8010d78 <_printf_i+0x1c4>
 8010bd6:	2f58      	cmp	r7, #88	@ 0x58
 8010bd8:	f000 80b8 	beq.w	8010d4c <_printf_i+0x198>
 8010bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010be0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010be4:	e03a      	b.n	8010c5c <_printf_i+0xa8>
 8010be6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010bea:	2b15      	cmp	r3, #21
 8010bec:	d8f6      	bhi.n	8010bdc <_printf_i+0x28>
 8010bee:	a101      	add	r1, pc, #4	@ (adr r1, 8010bf4 <_printf_i+0x40>)
 8010bf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010bf4:	08010c4d 	.word	0x08010c4d
 8010bf8:	08010c61 	.word	0x08010c61
 8010bfc:	08010bdd 	.word	0x08010bdd
 8010c00:	08010bdd 	.word	0x08010bdd
 8010c04:	08010bdd 	.word	0x08010bdd
 8010c08:	08010bdd 	.word	0x08010bdd
 8010c0c:	08010c61 	.word	0x08010c61
 8010c10:	08010bdd 	.word	0x08010bdd
 8010c14:	08010bdd 	.word	0x08010bdd
 8010c18:	08010bdd 	.word	0x08010bdd
 8010c1c:	08010bdd 	.word	0x08010bdd
 8010c20:	08010d5f 	.word	0x08010d5f
 8010c24:	08010c8b 	.word	0x08010c8b
 8010c28:	08010d19 	.word	0x08010d19
 8010c2c:	08010bdd 	.word	0x08010bdd
 8010c30:	08010bdd 	.word	0x08010bdd
 8010c34:	08010d81 	.word	0x08010d81
 8010c38:	08010bdd 	.word	0x08010bdd
 8010c3c:	08010c8b 	.word	0x08010c8b
 8010c40:	08010bdd 	.word	0x08010bdd
 8010c44:	08010bdd 	.word	0x08010bdd
 8010c48:	08010d21 	.word	0x08010d21
 8010c4c:	6833      	ldr	r3, [r6, #0]
 8010c4e:	1d1a      	adds	r2, r3, #4
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	6032      	str	r2, [r6, #0]
 8010c54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010c58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010c5c:	2301      	movs	r3, #1
 8010c5e:	e09c      	b.n	8010d9a <_printf_i+0x1e6>
 8010c60:	6833      	ldr	r3, [r6, #0]
 8010c62:	6820      	ldr	r0, [r4, #0]
 8010c64:	1d19      	adds	r1, r3, #4
 8010c66:	6031      	str	r1, [r6, #0]
 8010c68:	0606      	lsls	r6, r0, #24
 8010c6a:	d501      	bpl.n	8010c70 <_printf_i+0xbc>
 8010c6c:	681d      	ldr	r5, [r3, #0]
 8010c6e:	e003      	b.n	8010c78 <_printf_i+0xc4>
 8010c70:	0645      	lsls	r5, r0, #25
 8010c72:	d5fb      	bpl.n	8010c6c <_printf_i+0xb8>
 8010c74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010c78:	2d00      	cmp	r5, #0
 8010c7a:	da03      	bge.n	8010c84 <_printf_i+0xd0>
 8010c7c:	232d      	movs	r3, #45	@ 0x2d
 8010c7e:	426d      	negs	r5, r5
 8010c80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010c84:	4858      	ldr	r0, [pc, #352]	@ (8010de8 <_printf_i+0x234>)
 8010c86:	230a      	movs	r3, #10
 8010c88:	e011      	b.n	8010cae <_printf_i+0xfa>
 8010c8a:	6821      	ldr	r1, [r4, #0]
 8010c8c:	6833      	ldr	r3, [r6, #0]
 8010c8e:	0608      	lsls	r0, r1, #24
 8010c90:	f853 5b04 	ldr.w	r5, [r3], #4
 8010c94:	d402      	bmi.n	8010c9c <_printf_i+0xe8>
 8010c96:	0649      	lsls	r1, r1, #25
 8010c98:	bf48      	it	mi
 8010c9a:	b2ad      	uxthmi	r5, r5
 8010c9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8010c9e:	4852      	ldr	r0, [pc, #328]	@ (8010de8 <_printf_i+0x234>)
 8010ca0:	6033      	str	r3, [r6, #0]
 8010ca2:	bf14      	ite	ne
 8010ca4:	230a      	movne	r3, #10
 8010ca6:	2308      	moveq	r3, #8
 8010ca8:	2100      	movs	r1, #0
 8010caa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010cae:	6866      	ldr	r6, [r4, #4]
 8010cb0:	60a6      	str	r6, [r4, #8]
 8010cb2:	2e00      	cmp	r6, #0
 8010cb4:	db05      	blt.n	8010cc2 <_printf_i+0x10e>
 8010cb6:	6821      	ldr	r1, [r4, #0]
 8010cb8:	432e      	orrs	r6, r5
 8010cba:	f021 0104 	bic.w	r1, r1, #4
 8010cbe:	6021      	str	r1, [r4, #0]
 8010cc0:	d04b      	beq.n	8010d5a <_printf_i+0x1a6>
 8010cc2:	4616      	mov	r6, r2
 8010cc4:	fbb5 f1f3 	udiv	r1, r5, r3
 8010cc8:	fb03 5711 	mls	r7, r3, r1, r5
 8010ccc:	5dc7      	ldrb	r7, [r0, r7]
 8010cce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010cd2:	462f      	mov	r7, r5
 8010cd4:	42bb      	cmp	r3, r7
 8010cd6:	460d      	mov	r5, r1
 8010cd8:	d9f4      	bls.n	8010cc4 <_printf_i+0x110>
 8010cda:	2b08      	cmp	r3, #8
 8010cdc:	d10b      	bne.n	8010cf6 <_printf_i+0x142>
 8010cde:	6823      	ldr	r3, [r4, #0]
 8010ce0:	07df      	lsls	r7, r3, #31
 8010ce2:	d508      	bpl.n	8010cf6 <_printf_i+0x142>
 8010ce4:	6923      	ldr	r3, [r4, #16]
 8010ce6:	6861      	ldr	r1, [r4, #4]
 8010ce8:	4299      	cmp	r1, r3
 8010cea:	bfde      	ittt	le
 8010cec:	2330      	movle	r3, #48	@ 0x30
 8010cee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010cf2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010cf6:	1b92      	subs	r2, r2, r6
 8010cf8:	6122      	str	r2, [r4, #16]
 8010cfa:	f8cd a000 	str.w	sl, [sp]
 8010cfe:	464b      	mov	r3, r9
 8010d00:	aa03      	add	r2, sp, #12
 8010d02:	4621      	mov	r1, r4
 8010d04:	4640      	mov	r0, r8
 8010d06:	f7ff fee7 	bl	8010ad8 <_printf_common>
 8010d0a:	3001      	adds	r0, #1
 8010d0c:	d14a      	bne.n	8010da4 <_printf_i+0x1f0>
 8010d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8010d12:	b004      	add	sp, #16
 8010d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d18:	6823      	ldr	r3, [r4, #0]
 8010d1a:	f043 0320 	orr.w	r3, r3, #32
 8010d1e:	6023      	str	r3, [r4, #0]
 8010d20:	4832      	ldr	r0, [pc, #200]	@ (8010dec <_printf_i+0x238>)
 8010d22:	2778      	movs	r7, #120	@ 0x78
 8010d24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010d28:	6823      	ldr	r3, [r4, #0]
 8010d2a:	6831      	ldr	r1, [r6, #0]
 8010d2c:	061f      	lsls	r7, r3, #24
 8010d2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8010d32:	d402      	bmi.n	8010d3a <_printf_i+0x186>
 8010d34:	065f      	lsls	r7, r3, #25
 8010d36:	bf48      	it	mi
 8010d38:	b2ad      	uxthmi	r5, r5
 8010d3a:	6031      	str	r1, [r6, #0]
 8010d3c:	07d9      	lsls	r1, r3, #31
 8010d3e:	bf44      	itt	mi
 8010d40:	f043 0320 	orrmi.w	r3, r3, #32
 8010d44:	6023      	strmi	r3, [r4, #0]
 8010d46:	b11d      	cbz	r5, 8010d50 <_printf_i+0x19c>
 8010d48:	2310      	movs	r3, #16
 8010d4a:	e7ad      	b.n	8010ca8 <_printf_i+0xf4>
 8010d4c:	4826      	ldr	r0, [pc, #152]	@ (8010de8 <_printf_i+0x234>)
 8010d4e:	e7e9      	b.n	8010d24 <_printf_i+0x170>
 8010d50:	6823      	ldr	r3, [r4, #0]
 8010d52:	f023 0320 	bic.w	r3, r3, #32
 8010d56:	6023      	str	r3, [r4, #0]
 8010d58:	e7f6      	b.n	8010d48 <_printf_i+0x194>
 8010d5a:	4616      	mov	r6, r2
 8010d5c:	e7bd      	b.n	8010cda <_printf_i+0x126>
 8010d5e:	6833      	ldr	r3, [r6, #0]
 8010d60:	6825      	ldr	r5, [r4, #0]
 8010d62:	6961      	ldr	r1, [r4, #20]
 8010d64:	1d18      	adds	r0, r3, #4
 8010d66:	6030      	str	r0, [r6, #0]
 8010d68:	062e      	lsls	r6, r5, #24
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	d501      	bpl.n	8010d72 <_printf_i+0x1be>
 8010d6e:	6019      	str	r1, [r3, #0]
 8010d70:	e002      	b.n	8010d78 <_printf_i+0x1c4>
 8010d72:	0668      	lsls	r0, r5, #25
 8010d74:	d5fb      	bpl.n	8010d6e <_printf_i+0x1ba>
 8010d76:	8019      	strh	r1, [r3, #0]
 8010d78:	2300      	movs	r3, #0
 8010d7a:	6123      	str	r3, [r4, #16]
 8010d7c:	4616      	mov	r6, r2
 8010d7e:	e7bc      	b.n	8010cfa <_printf_i+0x146>
 8010d80:	6833      	ldr	r3, [r6, #0]
 8010d82:	1d1a      	adds	r2, r3, #4
 8010d84:	6032      	str	r2, [r6, #0]
 8010d86:	681e      	ldr	r6, [r3, #0]
 8010d88:	6862      	ldr	r2, [r4, #4]
 8010d8a:	2100      	movs	r1, #0
 8010d8c:	4630      	mov	r0, r6
 8010d8e:	f7ef fa1f 	bl	80001d0 <memchr>
 8010d92:	b108      	cbz	r0, 8010d98 <_printf_i+0x1e4>
 8010d94:	1b80      	subs	r0, r0, r6
 8010d96:	6060      	str	r0, [r4, #4]
 8010d98:	6863      	ldr	r3, [r4, #4]
 8010d9a:	6123      	str	r3, [r4, #16]
 8010d9c:	2300      	movs	r3, #0
 8010d9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010da2:	e7aa      	b.n	8010cfa <_printf_i+0x146>
 8010da4:	6923      	ldr	r3, [r4, #16]
 8010da6:	4632      	mov	r2, r6
 8010da8:	4649      	mov	r1, r9
 8010daa:	4640      	mov	r0, r8
 8010dac:	47d0      	blx	sl
 8010dae:	3001      	adds	r0, #1
 8010db0:	d0ad      	beq.n	8010d0e <_printf_i+0x15a>
 8010db2:	6823      	ldr	r3, [r4, #0]
 8010db4:	079b      	lsls	r3, r3, #30
 8010db6:	d413      	bmi.n	8010de0 <_printf_i+0x22c>
 8010db8:	68e0      	ldr	r0, [r4, #12]
 8010dba:	9b03      	ldr	r3, [sp, #12]
 8010dbc:	4298      	cmp	r0, r3
 8010dbe:	bfb8      	it	lt
 8010dc0:	4618      	movlt	r0, r3
 8010dc2:	e7a6      	b.n	8010d12 <_printf_i+0x15e>
 8010dc4:	2301      	movs	r3, #1
 8010dc6:	4632      	mov	r2, r6
 8010dc8:	4649      	mov	r1, r9
 8010dca:	4640      	mov	r0, r8
 8010dcc:	47d0      	blx	sl
 8010dce:	3001      	adds	r0, #1
 8010dd0:	d09d      	beq.n	8010d0e <_printf_i+0x15a>
 8010dd2:	3501      	adds	r5, #1
 8010dd4:	68e3      	ldr	r3, [r4, #12]
 8010dd6:	9903      	ldr	r1, [sp, #12]
 8010dd8:	1a5b      	subs	r3, r3, r1
 8010dda:	42ab      	cmp	r3, r5
 8010ddc:	dcf2      	bgt.n	8010dc4 <_printf_i+0x210>
 8010dde:	e7eb      	b.n	8010db8 <_printf_i+0x204>
 8010de0:	2500      	movs	r5, #0
 8010de2:	f104 0619 	add.w	r6, r4, #25
 8010de6:	e7f5      	b.n	8010dd4 <_printf_i+0x220>
 8010de8:	08011c61 	.word	0x08011c61
 8010dec:	08011c72 	.word	0x08011c72

08010df0 <__sflush_r>:
 8010df0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010df8:	0716      	lsls	r6, r2, #28
 8010dfa:	4605      	mov	r5, r0
 8010dfc:	460c      	mov	r4, r1
 8010dfe:	d454      	bmi.n	8010eaa <__sflush_r+0xba>
 8010e00:	684b      	ldr	r3, [r1, #4]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	dc02      	bgt.n	8010e0c <__sflush_r+0x1c>
 8010e06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	dd48      	ble.n	8010e9e <__sflush_r+0xae>
 8010e0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010e0e:	2e00      	cmp	r6, #0
 8010e10:	d045      	beq.n	8010e9e <__sflush_r+0xae>
 8010e12:	2300      	movs	r3, #0
 8010e14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010e18:	682f      	ldr	r7, [r5, #0]
 8010e1a:	6a21      	ldr	r1, [r4, #32]
 8010e1c:	602b      	str	r3, [r5, #0]
 8010e1e:	d030      	beq.n	8010e82 <__sflush_r+0x92>
 8010e20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010e22:	89a3      	ldrh	r3, [r4, #12]
 8010e24:	0759      	lsls	r1, r3, #29
 8010e26:	d505      	bpl.n	8010e34 <__sflush_r+0x44>
 8010e28:	6863      	ldr	r3, [r4, #4]
 8010e2a:	1ad2      	subs	r2, r2, r3
 8010e2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010e2e:	b10b      	cbz	r3, 8010e34 <__sflush_r+0x44>
 8010e30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010e32:	1ad2      	subs	r2, r2, r3
 8010e34:	2300      	movs	r3, #0
 8010e36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010e38:	6a21      	ldr	r1, [r4, #32]
 8010e3a:	4628      	mov	r0, r5
 8010e3c:	47b0      	blx	r6
 8010e3e:	1c43      	adds	r3, r0, #1
 8010e40:	89a3      	ldrh	r3, [r4, #12]
 8010e42:	d106      	bne.n	8010e52 <__sflush_r+0x62>
 8010e44:	6829      	ldr	r1, [r5, #0]
 8010e46:	291d      	cmp	r1, #29
 8010e48:	d82b      	bhi.n	8010ea2 <__sflush_r+0xb2>
 8010e4a:	4a2a      	ldr	r2, [pc, #168]	@ (8010ef4 <__sflush_r+0x104>)
 8010e4c:	40ca      	lsrs	r2, r1
 8010e4e:	07d6      	lsls	r6, r2, #31
 8010e50:	d527      	bpl.n	8010ea2 <__sflush_r+0xb2>
 8010e52:	2200      	movs	r2, #0
 8010e54:	6062      	str	r2, [r4, #4]
 8010e56:	04d9      	lsls	r1, r3, #19
 8010e58:	6922      	ldr	r2, [r4, #16]
 8010e5a:	6022      	str	r2, [r4, #0]
 8010e5c:	d504      	bpl.n	8010e68 <__sflush_r+0x78>
 8010e5e:	1c42      	adds	r2, r0, #1
 8010e60:	d101      	bne.n	8010e66 <__sflush_r+0x76>
 8010e62:	682b      	ldr	r3, [r5, #0]
 8010e64:	b903      	cbnz	r3, 8010e68 <__sflush_r+0x78>
 8010e66:	6560      	str	r0, [r4, #84]	@ 0x54
 8010e68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010e6a:	602f      	str	r7, [r5, #0]
 8010e6c:	b1b9      	cbz	r1, 8010e9e <__sflush_r+0xae>
 8010e6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010e72:	4299      	cmp	r1, r3
 8010e74:	d002      	beq.n	8010e7c <__sflush_r+0x8c>
 8010e76:	4628      	mov	r0, r5
 8010e78:	f7ff fb4a 	bl	8010510 <_free_r>
 8010e7c:	2300      	movs	r3, #0
 8010e7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010e80:	e00d      	b.n	8010e9e <__sflush_r+0xae>
 8010e82:	2301      	movs	r3, #1
 8010e84:	4628      	mov	r0, r5
 8010e86:	47b0      	blx	r6
 8010e88:	4602      	mov	r2, r0
 8010e8a:	1c50      	adds	r0, r2, #1
 8010e8c:	d1c9      	bne.n	8010e22 <__sflush_r+0x32>
 8010e8e:	682b      	ldr	r3, [r5, #0]
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d0c6      	beq.n	8010e22 <__sflush_r+0x32>
 8010e94:	2b1d      	cmp	r3, #29
 8010e96:	d001      	beq.n	8010e9c <__sflush_r+0xac>
 8010e98:	2b16      	cmp	r3, #22
 8010e9a:	d11e      	bne.n	8010eda <__sflush_r+0xea>
 8010e9c:	602f      	str	r7, [r5, #0]
 8010e9e:	2000      	movs	r0, #0
 8010ea0:	e022      	b.n	8010ee8 <__sflush_r+0xf8>
 8010ea2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ea6:	b21b      	sxth	r3, r3
 8010ea8:	e01b      	b.n	8010ee2 <__sflush_r+0xf2>
 8010eaa:	690f      	ldr	r7, [r1, #16]
 8010eac:	2f00      	cmp	r7, #0
 8010eae:	d0f6      	beq.n	8010e9e <__sflush_r+0xae>
 8010eb0:	0793      	lsls	r3, r2, #30
 8010eb2:	680e      	ldr	r6, [r1, #0]
 8010eb4:	bf08      	it	eq
 8010eb6:	694b      	ldreq	r3, [r1, #20]
 8010eb8:	600f      	str	r7, [r1, #0]
 8010eba:	bf18      	it	ne
 8010ebc:	2300      	movne	r3, #0
 8010ebe:	eba6 0807 	sub.w	r8, r6, r7
 8010ec2:	608b      	str	r3, [r1, #8]
 8010ec4:	f1b8 0f00 	cmp.w	r8, #0
 8010ec8:	dde9      	ble.n	8010e9e <__sflush_r+0xae>
 8010eca:	6a21      	ldr	r1, [r4, #32]
 8010ecc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010ece:	4643      	mov	r3, r8
 8010ed0:	463a      	mov	r2, r7
 8010ed2:	4628      	mov	r0, r5
 8010ed4:	47b0      	blx	r6
 8010ed6:	2800      	cmp	r0, #0
 8010ed8:	dc08      	bgt.n	8010eec <__sflush_r+0xfc>
 8010eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ee2:	81a3      	strh	r3, [r4, #12]
 8010ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010eec:	4407      	add	r7, r0
 8010eee:	eba8 0800 	sub.w	r8, r8, r0
 8010ef2:	e7e7      	b.n	8010ec4 <__sflush_r+0xd4>
 8010ef4:	20400001 	.word	0x20400001

08010ef8 <_fflush_r>:
 8010ef8:	b538      	push	{r3, r4, r5, lr}
 8010efa:	690b      	ldr	r3, [r1, #16]
 8010efc:	4605      	mov	r5, r0
 8010efe:	460c      	mov	r4, r1
 8010f00:	b913      	cbnz	r3, 8010f08 <_fflush_r+0x10>
 8010f02:	2500      	movs	r5, #0
 8010f04:	4628      	mov	r0, r5
 8010f06:	bd38      	pop	{r3, r4, r5, pc}
 8010f08:	b118      	cbz	r0, 8010f12 <_fflush_r+0x1a>
 8010f0a:	6a03      	ldr	r3, [r0, #32]
 8010f0c:	b90b      	cbnz	r3, 8010f12 <_fflush_r+0x1a>
 8010f0e:	f7ff f8e9 	bl	80100e4 <__sinit>
 8010f12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d0f3      	beq.n	8010f02 <_fflush_r+0xa>
 8010f1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010f1c:	07d0      	lsls	r0, r2, #31
 8010f1e:	d404      	bmi.n	8010f2a <_fflush_r+0x32>
 8010f20:	0599      	lsls	r1, r3, #22
 8010f22:	d402      	bmi.n	8010f2a <_fflush_r+0x32>
 8010f24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010f26:	f7ff fae2 	bl	80104ee <__retarget_lock_acquire_recursive>
 8010f2a:	4628      	mov	r0, r5
 8010f2c:	4621      	mov	r1, r4
 8010f2e:	f7ff ff5f 	bl	8010df0 <__sflush_r>
 8010f32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010f34:	07da      	lsls	r2, r3, #31
 8010f36:	4605      	mov	r5, r0
 8010f38:	d4e4      	bmi.n	8010f04 <_fflush_r+0xc>
 8010f3a:	89a3      	ldrh	r3, [r4, #12]
 8010f3c:	059b      	lsls	r3, r3, #22
 8010f3e:	d4e1      	bmi.n	8010f04 <_fflush_r+0xc>
 8010f40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010f42:	f7ff fad5 	bl	80104f0 <__retarget_lock_release_recursive>
 8010f46:	e7dd      	b.n	8010f04 <_fflush_r+0xc>

08010f48 <__swhatbuf_r>:
 8010f48:	b570      	push	{r4, r5, r6, lr}
 8010f4a:	460c      	mov	r4, r1
 8010f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010f50:	2900      	cmp	r1, #0
 8010f52:	b096      	sub	sp, #88	@ 0x58
 8010f54:	4615      	mov	r5, r2
 8010f56:	461e      	mov	r6, r3
 8010f58:	da0d      	bge.n	8010f76 <__swhatbuf_r+0x2e>
 8010f5a:	89a3      	ldrh	r3, [r4, #12]
 8010f5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010f60:	f04f 0100 	mov.w	r1, #0
 8010f64:	bf14      	ite	ne
 8010f66:	2340      	movne	r3, #64	@ 0x40
 8010f68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010f6c:	2000      	movs	r0, #0
 8010f6e:	6031      	str	r1, [r6, #0]
 8010f70:	602b      	str	r3, [r5, #0]
 8010f72:	b016      	add	sp, #88	@ 0x58
 8010f74:	bd70      	pop	{r4, r5, r6, pc}
 8010f76:	466a      	mov	r2, sp
 8010f78:	f000 f8f6 	bl	8011168 <_fstat_r>
 8010f7c:	2800      	cmp	r0, #0
 8010f7e:	dbec      	blt.n	8010f5a <__swhatbuf_r+0x12>
 8010f80:	9901      	ldr	r1, [sp, #4]
 8010f82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010f86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010f8a:	4259      	negs	r1, r3
 8010f8c:	4159      	adcs	r1, r3
 8010f8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010f92:	e7eb      	b.n	8010f6c <__swhatbuf_r+0x24>

08010f94 <__smakebuf_r>:
 8010f94:	898b      	ldrh	r3, [r1, #12]
 8010f96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010f98:	079d      	lsls	r5, r3, #30
 8010f9a:	4606      	mov	r6, r0
 8010f9c:	460c      	mov	r4, r1
 8010f9e:	d507      	bpl.n	8010fb0 <__smakebuf_r+0x1c>
 8010fa0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010fa4:	6023      	str	r3, [r4, #0]
 8010fa6:	6123      	str	r3, [r4, #16]
 8010fa8:	2301      	movs	r3, #1
 8010faa:	6163      	str	r3, [r4, #20]
 8010fac:	b003      	add	sp, #12
 8010fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010fb0:	ab01      	add	r3, sp, #4
 8010fb2:	466a      	mov	r2, sp
 8010fb4:	f7ff ffc8 	bl	8010f48 <__swhatbuf_r>
 8010fb8:	9f00      	ldr	r7, [sp, #0]
 8010fba:	4605      	mov	r5, r0
 8010fbc:	4639      	mov	r1, r7
 8010fbe:	4630      	mov	r0, r6
 8010fc0:	f7fe ff78 	bl	800feb4 <_malloc_r>
 8010fc4:	b948      	cbnz	r0, 8010fda <__smakebuf_r+0x46>
 8010fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010fca:	059a      	lsls	r2, r3, #22
 8010fcc:	d4ee      	bmi.n	8010fac <__smakebuf_r+0x18>
 8010fce:	f023 0303 	bic.w	r3, r3, #3
 8010fd2:	f043 0302 	orr.w	r3, r3, #2
 8010fd6:	81a3      	strh	r3, [r4, #12]
 8010fd8:	e7e2      	b.n	8010fa0 <__smakebuf_r+0xc>
 8010fda:	89a3      	ldrh	r3, [r4, #12]
 8010fdc:	6020      	str	r0, [r4, #0]
 8010fde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010fe2:	81a3      	strh	r3, [r4, #12]
 8010fe4:	9b01      	ldr	r3, [sp, #4]
 8010fe6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010fea:	b15b      	cbz	r3, 8011004 <__smakebuf_r+0x70>
 8010fec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ff0:	4630      	mov	r0, r6
 8010ff2:	f000 f8cb 	bl	801118c <_isatty_r>
 8010ff6:	b128      	cbz	r0, 8011004 <__smakebuf_r+0x70>
 8010ff8:	89a3      	ldrh	r3, [r4, #12]
 8010ffa:	f023 0303 	bic.w	r3, r3, #3
 8010ffe:	f043 0301 	orr.w	r3, r3, #1
 8011002:	81a3      	strh	r3, [r4, #12]
 8011004:	89a3      	ldrh	r3, [r4, #12]
 8011006:	431d      	orrs	r5, r3
 8011008:	81a5      	strh	r5, [r4, #12]
 801100a:	e7cf      	b.n	8010fac <__smakebuf_r+0x18>

0801100c <__swbuf_r>:
 801100c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801100e:	460e      	mov	r6, r1
 8011010:	4614      	mov	r4, r2
 8011012:	4605      	mov	r5, r0
 8011014:	b118      	cbz	r0, 801101e <__swbuf_r+0x12>
 8011016:	6a03      	ldr	r3, [r0, #32]
 8011018:	b90b      	cbnz	r3, 801101e <__swbuf_r+0x12>
 801101a:	f7ff f863 	bl	80100e4 <__sinit>
 801101e:	69a3      	ldr	r3, [r4, #24]
 8011020:	60a3      	str	r3, [r4, #8]
 8011022:	89a3      	ldrh	r3, [r4, #12]
 8011024:	071a      	lsls	r2, r3, #28
 8011026:	d501      	bpl.n	801102c <__swbuf_r+0x20>
 8011028:	6923      	ldr	r3, [r4, #16]
 801102a:	b943      	cbnz	r3, 801103e <__swbuf_r+0x32>
 801102c:	4621      	mov	r1, r4
 801102e:	4628      	mov	r0, r5
 8011030:	f000 f82a 	bl	8011088 <__swsetup_r>
 8011034:	b118      	cbz	r0, 801103e <__swbuf_r+0x32>
 8011036:	f04f 37ff 	mov.w	r7, #4294967295
 801103a:	4638      	mov	r0, r7
 801103c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801103e:	6823      	ldr	r3, [r4, #0]
 8011040:	6922      	ldr	r2, [r4, #16]
 8011042:	1a98      	subs	r0, r3, r2
 8011044:	6963      	ldr	r3, [r4, #20]
 8011046:	b2f6      	uxtb	r6, r6
 8011048:	4283      	cmp	r3, r0
 801104a:	4637      	mov	r7, r6
 801104c:	dc05      	bgt.n	801105a <__swbuf_r+0x4e>
 801104e:	4621      	mov	r1, r4
 8011050:	4628      	mov	r0, r5
 8011052:	f7ff ff51 	bl	8010ef8 <_fflush_r>
 8011056:	2800      	cmp	r0, #0
 8011058:	d1ed      	bne.n	8011036 <__swbuf_r+0x2a>
 801105a:	68a3      	ldr	r3, [r4, #8]
 801105c:	3b01      	subs	r3, #1
 801105e:	60a3      	str	r3, [r4, #8]
 8011060:	6823      	ldr	r3, [r4, #0]
 8011062:	1c5a      	adds	r2, r3, #1
 8011064:	6022      	str	r2, [r4, #0]
 8011066:	701e      	strb	r6, [r3, #0]
 8011068:	6962      	ldr	r2, [r4, #20]
 801106a:	1c43      	adds	r3, r0, #1
 801106c:	429a      	cmp	r2, r3
 801106e:	d004      	beq.n	801107a <__swbuf_r+0x6e>
 8011070:	89a3      	ldrh	r3, [r4, #12]
 8011072:	07db      	lsls	r3, r3, #31
 8011074:	d5e1      	bpl.n	801103a <__swbuf_r+0x2e>
 8011076:	2e0a      	cmp	r6, #10
 8011078:	d1df      	bne.n	801103a <__swbuf_r+0x2e>
 801107a:	4621      	mov	r1, r4
 801107c:	4628      	mov	r0, r5
 801107e:	f7ff ff3b 	bl	8010ef8 <_fflush_r>
 8011082:	2800      	cmp	r0, #0
 8011084:	d0d9      	beq.n	801103a <__swbuf_r+0x2e>
 8011086:	e7d6      	b.n	8011036 <__swbuf_r+0x2a>

08011088 <__swsetup_r>:
 8011088:	b538      	push	{r3, r4, r5, lr}
 801108a:	4b29      	ldr	r3, [pc, #164]	@ (8011130 <__swsetup_r+0xa8>)
 801108c:	4605      	mov	r5, r0
 801108e:	6818      	ldr	r0, [r3, #0]
 8011090:	460c      	mov	r4, r1
 8011092:	b118      	cbz	r0, 801109c <__swsetup_r+0x14>
 8011094:	6a03      	ldr	r3, [r0, #32]
 8011096:	b90b      	cbnz	r3, 801109c <__swsetup_r+0x14>
 8011098:	f7ff f824 	bl	80100e4 <__sinit>
 801109c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80110a0:	0719      	lsls	r1, r3, #28
 80110a2:	d422      	bmi.n	80110ea <__swsetup_r+0x62>
 80110a4:	06da      	lsls	r2, r3, #27
 80110a6:	d407      	bmi.n	80110b8 <__swsetup_r+0x30>
 80110a8:	2209      	movs	r2, #9
 80110aa:	602a      	str	r2, [r5, #0]
 80110ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80110b0:	81a3      	strh	r3, [r4, #12]
 80110b2:	f04f 30ff 	mov.w	r0, #4294967295
 80110b6:	e033      	b.n	8011120 <__swsetup_r+0x98>
 80110b8:	0758      	lsls	r0, r3, #29
 80110ba:	d512      	bpl.n	80110e2 <__swsetup_r+0x5a>
 80110bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80110be:	b141      	cbz	r1, 80110d2 <__swsetup_r+0x4a>
 80110c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80110c4:	4299      	cmp	r1, r3
 80110c6:	d002      	beq.n	80110ce <__swsetup_r+0x46>
 80110c8:	4628      	mov	r0, r5
 80110ca:	f7ff fa21 	bl	8010510 <_free_r>
 80110ce:	2300      	movs	r3, #0
 80110d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80110d2:	89a3      	ldrh	r3, [r4, #12]
 80110d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80110d8:	81a3      	strh	r3, [r4, #12]
 80110da:	2300      	movs	r3, #0
 80110dc:	6063      	str	r3, [r4, #4]
 80110de:	6923      	ldr	r3, [r4, #16]
 80110e0:	6023      	str	r3, [r4, #0]
 80110e2:	89a3      	ldrh	r3, [r4, #12]
 80110e4:	f043 0308 	orr.w	r3, r3, #8
 80110e8:	81a3      	strh	r3, [r4, #12]
 80110ea:	6923      	ldr	r3, [r4, #16]
 80110ec:	b94b      	cbnz	r3, 8011102 <__swsetup_r+0x7a>
 80110ee:	89a3      	ldrh	r3, [r4, #12]
 80110f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80110f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80110f8:	d003      	beq.n	8011102 <__swsetup_r+0x7a>
 80110fa:	4621      	mov	r1, r4
 80110fc:	4628      	mov	r0, r5
 80110fe:	f7ff ff49 	bl	8010f94 <__smakebuf_r>
 8011102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011106:	f013 0201 	ands.w	r2, r3, #1
 801110a:	d00a      	beq.n	8011122 <__swsetup_r+0x9a>
 801110c:	2200      	movs	r2, #0
 801110e:	60a2      	str	r2, [r4, #8]
 8011110:	6962      	ldr	r2, [r4, #20]
 8011112:	4252      	negs	r2, r2
 8011114:	61a2      	str	r2, [r4, #24]
 8011116:	6922      	ldr	r2, [r4, #16]
 8011118:	b942      	cbnz	r2, 801112c <__swsetup_r+0xa4>
 801111a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801111e:	d1c5      	bne.n	80110ac <__swsetup_r+0x24>
 8011120:	bd38      	pop	{r3, r4, r5, pc}
 8011122:	0799      	lsls	r1, r3, #30
 8011124:	bf58      	it	pl
 8011126:	6962      	ldrpl	r2, [r4, #20]
 8011128:	60a2      	str	r2, [r4, #8]
 801112a:	e7f4      	b.n	8011116 <__swsetup_r+0x8e>
 801112c:	2000      	movs	r0, #0
 801112e:	e7f7      	b.n	8011120 <__swsetup_r+0x98>
 8011130:	2000003c 	.word	0x2000003c

08011134 <memmove>:
 8011134:	4288      	cmp	r0, r1
 8011136:	b510      	push	{r4, lr}
 8011138:	eb01 0402 	add.w	r4, r1, r2
 801113c:	d902      	bls.n	8011144 <memmove+0x10>
 801113e:	4284      	cmp	r4, r0
 8011140:	4623      	mov	r3, r4
 8011142:	d807      	bhi.n	8011154 <memmove+0x20>
 8011144:	1e43      	subs	r3, r0, #1
 8011146:	42a1      	cmp	r1, r4
 8011148:	d008      	beq.n	801115c <memmove+0x28>
 801114a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801114e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011152:	e7f8      	b.n	8011146 <memmove+0x12>
 8011154:	4402      	add	r2, r0
 8011156:	4601      	mov	r1, r0
 8011158:	428a      	cmp	r2, r1
 801115a:	d100      	bne.n	801115e <memmove+0x2a>
 801115c:	bd10      	pop	{r4, pc}
 801115e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011162:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011166:	e7f7      	b.n	8011158 <memmove+0x24>

08011168 <_fstat_r>:
 8011168:	b538      	push	{r3, r4, r5, lr}
 801116a:	4d07      	ldr	r5, [pc, #28]	@ (8011188 <_fstat_r+0x20>)
 801116c:	2300      	movs	r3, #0
 801116e:	4604      	mov	r4, r0
 8011170:	4608      	mov	r0, r1
 8011172:	4611      	mov	r1, r2
 8011174:	602b      	str	r3, [r5, #0]
 8011176:	f7f5 ff05 	bl	8006f84 <_fstat>
 801117a:	1c43      	adds	r3, r0, #1
 801117c:	d102      	bne.n	8011184 <_fstat_r+0x1c>
 801117e:	682b      	ldr	r3, [r5, #0]
 8011180:	b103      	cbz	r3, 8011184 <_fstat_r+0x1c>
 8011182:	6023      	str	r3, [r4, #0]
 8011184:	bd38      	pop	{r3, r4, r5, pc}
 8011186:	bf00      	nop
 8011188:	20003484 	.word	0x20003484

0801118c <_isatty_r>:
 801118c:	b538      	push	{r3, r4, r5, lr}
 801118e:	4d06      	ldr	r5, [pc, #24]	@ (80111a8 <_isatty_r+0x1c>)
 8011190:	2300      	movs	r3, #0
 8011192:	4604      	mov	r4, r0
 8011194:	4608      	mov	r0, r1
 8011196:	602b      	str	r3, [r5, #0]
 8011198:	f7f5 ff04 	bl	8006fa4 <_isatty>
 801119c:	1c43      	adds	r3, r0, #1
 801119e:	d102      	bne.n	80111a6 <_isatty_r+0x1a>
 80111a0:	682b      	ldr	r3, [r5, #0]
 80111a2:	b103      	cbz	r3, 80111a6 <_isatty_r+0x1a>
 80111a4:	6023      	str	r3, [r4, #0]
 80111a6:	bd38      	pop	{r3, r4, r5, pc}
 80111a8:	20003484 	.word	0x20003484

080111ac <_realloc_r>:
 80111ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111b0:	4607      	mov	r7, r0
 80111b2:	4614      	mov	r4, r2
 80111b4:	460d      	mov	r5, r1
 80111b6:	b921      	cbnz	r1, 80111c2 <_realloc_r+0x16>
 80111b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80111bc:	4611      	mov	r1, r2
 80111be:	f7fe be79 	b.w	800feb4 <_malloc_r>
 80111c2:	b92a      	cbnz	r2, 80111d0 <_realloc_r+0x24>
 80111c4:	f7ff f9a4 	bl	8010510 <_free_r>
 80111c8:	4625      	mov	r5, r4
 80111ca:	4628      	mov	r0, r5
 80111cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111d0:	f000 f81a 	bl	8011208 <_malloc_usable_size_r>
 80111d4:	4284      	cmp	r4, r0
 80111d6:	4606      	mov	r6, r0
 80111d8:	d802      	bhi.n	80111e0 <_realloc_r+0x34>
 80111da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80111de:	d8f4      	bhi.n	80111ca <_realloc_r+0x1e>
 80111e0:	4621      	mov	r1, r4
 80111e2:	4638      	mov	r0, r7
 80111e4:	f7fe fe66 	bl	800feb4 <_malloc_r>
 80111e8:	4680      	mov	r8, r0
 80111ea:	b908      	cbnz	r0, 80111f0 <_realloc_r+0x44>
 80111ec:	4645      	mov	r5, r8
 80111ee:	e7ec      	b.n	80111ca <_realloc_r+0x1e>
 80111f0:	42b4      	cmp	r4, r6
 80111f2:	4622      	mov	r2, r4
 80111f4:	4629      	mov	r1, r5
 80111f6:	bf28      	it	cs
 80111f8:	4632      	movcs	r2, r6
 80111fa:	f7ff f97a 	bl	80104f2 <memcpy>
 80111fe:	4629      	mov	r1, r5
 8011200:	4638      	mov	r0, r7
 8011202:	f7ff f985 	bl	8010510 <_free_r>
 8011206:	e7f1      	b.n	80111ec <_realloc_r+0x40>

08011208 <_malloc_usable_size_r>:
 8011208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801120c:	1f18      	subs	r0, r3, #4
 801120e:	2b00      	cmp	r3, #0
 8011210:	bfbc      	itt	lt
 8011212:	580b      	ldrlt	r3, [r1, r0]
 8011214:	18c0      	addlt	r0, r0, r3
 8011216:	4770      	bx	lr

08011218 <_init>:
 8011218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801121a:	bf00      	nop
 801121c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801121e:	bc08      	pop	{r3}
 8011220:	469e      	mov	lr, r3
 8011222:	4770      	bx	lr

08011224 <_fini>:
 8011224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011226:	bf00      	nop
 8011228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801122a:	bc08      	pop	{r3}
 801122c:	469e      	mov	lr, r3
 801122e:	4770      	bx	lr
