<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 40960 has been inferred" OldID="for.inc.store.14, for.inc.store.21, for.inc.store.28, for.inc.store.35, for.inc.store.42," ID="outseq" BundleName="gmem1" VarName="out" LoopLoc="/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21:22" LoopName="VITIS_LOOP_21_1" ParentFunc="write_result(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][5])" Length="40960" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 131072 has been inferred" OldID="for.inc.load.40, for.inc.load.45, for.inc.load.50, for.inc.load.55, for.inc.load.60, for.inc.load.65, for.inc.load.70, for.inc.load.75, for.inc.load.80, for.inc.load.85, for.inc.load.90, for.inc.load.95, for.inc.load.100, for.inc.load.105, for.inc.load.110, for.inc.load.115," ID="inseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5:21" LoopName="VITIS_LOOP_5_1" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][16])" Length="131072" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5:21" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 131072 x 16bit words has been widened by 16: 8192 x 256bit words" OldID="inseq," ID="wseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5:21" LoopName="VITIS_LOOP_5_1" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][16])" Length="8192" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5:21" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 8192 x 256bit words has been widened by 2: 4096 x 512bit words" OldID="wseq," ID="wseq1" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5:21" LoopName="VITIS_LOOP_5_1" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][16])" Length="4096" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 4096 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="4096" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 40960 and bit width 16 in loop 'VITIS_LOOP_21_1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21:22" LoopName="VITIS_LOOP_21_1" Length="40960" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

