LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY BancoRegistradores IS
	PORT (
		Clock : IN STD_LOGIC;
		EscReg : IN STD_LOGIC;
		RegA : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
		RegA : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
		Q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
	);
END BancoRegistradores ;

ARCHITECTURE Behavior OF BancoRegistradores IS
	TYPE RegBank IS ARRAY(0 to 3) of STD_LOGIC_VECTOR (7 DOWNTO 0);
	SIGNAL Registrador : RegBank;

BEGIN
	PROCESS(Clock)
	BEGIN
		IF
	
	END PROCESS;
END Behavior ; 
