Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/facu/Arquitecturas de las computadoras/Practico/bipI/CPUTest_isim_beh.exe -prj D:/facu/Arquitecturas de las computadoras/Practico/bipI/CPUTest_beh.prj work.CPUTest work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/facu/Arquitecturas de las computadoras/Practico/bipI/SignalExtension.v" into library work
Analyzing Verilog file "D:/facu/Arquitecturas de las computadoras/Practico/bipI/PC.v" into library work
Analyzing Verilog file "D:/facu/Arquitecturas de las computadoras/Practico/bipI/MuxB.v" into library work
Analyzing Verilog file "D:/facu/Arquitecturas de las computadoras/Practico/bipI/MuxA.v" into library work
Analyzing Verilog file "D:/facu/Arquitecturas de las computadoras/Practico/bipI/Instruction_Decoder.v" into library work
Analyzing Verilog file "D:/facu/Arquitecturas de las computadoras/Practico/bipI/ALU.v" into library work
Analyzing Verilog file "D:/facu/Arquitecturas de las computadoras/Practico/bipI/Acc.v" into library work
Analyzing Verilog file "D:/facu/Arquitecturas de las computadoras/Practico/bipI/Datapath.v" into library work
Analyzing Verilog file "D:/facu/Arquitecturas de las computadoras/Practico/bipI/Control.v" into library work
Analyzing Verilog file "D:/facu/Arquitecturas de las computadoras/Practico/bipI/CPU.v" into library work
Analyzing Verilog file "D:/facu/Arquitecturas de las computadoras/Practico/bipI/CPUTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module Instruction_Decoder
Compiling module Control
Compiling module SignalExtension
Compiling module MuxA
Compiling module MuxB
Compiling module Acc
Compiling module ALU
Compiling module Datapath
Compiling module CPU
Compiling module CPUTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable D:/facu/Arquitecturas de las computadoras/Practico/bipI/CPUTest_isim_beh.exe
Fuse Memory Usage: 26540 KB
Fuse CPU Usage: 655 ms
