// Seed: 2721686912
module module_0;
  assign module_1.type_8 = 0;
  always id_2 = id_2;
  assign id_1 = !id_2;
  wire id_3;
  assign id_2 = 1;
  wire id_4;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    output wire id_2,
    output tri1 id_3
);
  final id_2 = id_1;
  uwire id_5;
  module_0 modCall_1 ();
  assign id_2 = id_5;
  wire id_6;
  always_comb id_3 = 1;
  always
  `define pp_7 0
endmodule
module module_2 (
    input logic id_0,
    output logic id_1,
    input wor id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    input tri0 id_6,
    input wire void id_7,
    input uwire id_8,
    inout logic id_9
);
  always
    if (id_7) begin : LABEL_0
      begin : LABEL_0
        id_1 = 1;
        if (1'd0)
          if (id_8) $display(1'b0, id_2, 1'b0);
          else id_9 = id_0;
        id_1 <= 1;
      end
    end
  module_0 modCall_1 ();
  wire id_11;
  initial id_9 <= -1'd0;
  assign id_9 = 1;
  wire id_12;
  wire id_13, id_14, id_15, id_16;
endmodule
