INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Gille' on host 'desktop-hvqopt5' (Windows NT_amd64 version 6.2) on Wed Feb 26 16:58:22 +0100 2020
INFO: [HLS 200-10] In directory 'D:/FPGA/HLS/axi_lite'
Sourcing Tcl script 'D:/FPGA/HLS/axi_lite/proj_axi_lite/solution1/export.tcl'
INFO: [HLS 200-10] Opening project 'D:/FPGA/HLS/axi_lite/proj_axi_lite'.
INFO: [HLS 200-10] Opening solution 'D:/FPGA/HLS/axi_lite/proj_axi_lite/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-2'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 16:58:32 2020...
