Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\master\EmbHard\project\intro_qsys.qsys --block-symbol-file --output-directory=C:\master\EmbHard\project\intro_qsys --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading project/intro_qsys.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding SDRAM_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM_controller
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding gpio_0 [gpio 1.0]
Progress: Parameterizing module gpio_0
Progress: Adding gpio_LCD_0 [gpio_LCD 1.0]
Progress: Parameterizing module gpio_LCD_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd_dma2_0 [lcd_dma2 1.0]
Progress: Parameterizing module lcd_dma2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: intro_qsys.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: intro_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: intro_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: intro_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\master\EmbHard\project\intro_qsys.qsys --synthesis=VHDL --output-directory=C:\master\EmbHard\project\intro_qsys\synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading project/intro_qsys.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding SDRAM_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM_controller
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding gpio_0 [gpio 1.0]
Progress: Parameterizing module gpio_0
Progress: Adding gpio_LCD_0 [gpio_LCD 1.0]
Progress: Parameterizing module gpio_LCD_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd_dma2_0 [lcd_dma2 1.0]
Progress: Parameterizing module lcd_dma2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: intro_qsys.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: intro_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: intro_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: intro_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: intro_qsys: Generating intro_qsys "intro_qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7
Info: CPU: "intro_qsys" instantiated altera_nios2_gen2 "CPU"
Info: SDRAM_controller: Starting RTL generation for module 'intro_qsys_SDRAM_controller'
Info: SDRAM_controller:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=intro_qsys_SDRAM_controller --dir=C:/Users/inter/AppData/Local/Temp/alt0392_6240318840592798875.dir/0003_SDRAM_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_6240318840592798875.dir/0003_SDRAM_controller_gen//intro_qsys_SDRAM_controller_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM_controller: Done RTL generation for module 'intro_qsys_SDRAM_controller'
Info: SDRAM_controller: "intro_qsys" instantiated altera_avalon_new_sdram_controller "SDRAM_controller"
Info: altpll_0: "intro_qsys" instantiated altpll "altpll_0"
Info: gpio_0: "intro_qsys" instantiated gpio "gpio_0"
Info: jtag_uart: Starting RTL generation for module 'intro_qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=intro_qsys_jtag_uart --dir=C:/Users/inter/AppData/Local/Temp/alt0392_6240318840592798875.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_6240318840592798875.dir/0007_jtag_uart_gen//intro_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'intro_qsys_jtag_uart'
Info: jtag_uart: "intro_qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: lcd_dma2_0: "intro_qsys" instantiated lcd_dma2 "lcd_dma2_0"
Info: sysid_qsys_0: "intro_qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'intro_qsys_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=intro_qsys_timer_0 --dir=C:/Users/inter/AppData/Local/Temp/alt0392_6240318840592798875.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_6240318840592798875.dir/0010_timer_0_gen//intro_qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'intro_qsys_timer_0'
Info: timer_0: "intro_qsys" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "intro_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "intro_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "intro_qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'intro_qsys_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=intro_qsys_CPU_cpu --dir=C:/Users/inter/AppData/Local/Temp/alt0392_6240318840592798875.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_6240318840592798875.dir/0013_cpu_gen//intro_qsys_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.10.31 14:21:26 (*) Starting Nios II generation
Info: cpu: # 2025.10.31 14:21:26 (*)   Checking for plaintext license.
Info: cpu: # 2025.10.31 14:21:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2025.10.31 14:21:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.10.31 14:21:26 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.10.31 14:21:26 (*)   Plaintext license not found.
Info: cpu: # 2025.10.31 14:21:26 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2025.10.31 14:21:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2025.10.31 14:21:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.10.31 14:21:26 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.10.31 14:21:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2025.10.31 14:21:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.10.31 14:21:26 (*)   Creating all objects for CPU
Info: cpu: # 2025.10.31 14:21:26 (*)     Testbench
Info: cpu: # 2025.10.31 14:21:27 (*)     Instruction decoding
Info: cpu: # 2025.10.31 14:21:27 (*)       Instruction fields
Info: cpu: # 2025.10.31 14:21:27 (*)       Instruction decodes
Info: cpu: # 2025.10.31 14:21:27 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2025.10.31 14:21:27 (*)       Instruction controls
Info: cpu: # 2025.10.31 14:21:27 (*)     Pipeline frontend
Info: cpu: # 2025.10.31 14:21:27 (*)     Pipeline backend
Info: cpu: # 2025.10.31 14:21:29 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.10.31 14:21:30 (*)   Creating encrypted RTL
Info: cpu: # 2025.10.31 14:21:30 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'intro_qsys_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: lcd_dma2_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "lcd_dma2_0_avalon_master_translator"
Info: SDRAM_controller_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_controller_s1_translator"
Info: lcd_dma2_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "lcd_dma2_0_avalon_master_agent"
Info: SDRAM_controller_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_controller_s1_agent"
Info: SDRAM_controller_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SDRAM_controller_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info: Reusing file C:/master/EmbHard/project/intro_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_controller_s1_burst_adapter"
Info: Reusing file C:/master/EmbHard/project/intro_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/master/EmbHard/project/intro_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/master/EmbHard/project/intro_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/master/EmbHard/project/intro_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/master/EmbHard/project/intro_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/master/EmbHard/project/intro_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/master/EmbHard/project/intro_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter"
Info: Reusing file C:/master/EmbHard/project/intro_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/master/EmbHard/project/intro_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/master/EmbHard/project/intro_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: intro_qsys: Done "intro_qsys" with 49 modules, 84 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
