INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/ADCregs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADCregs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/Mux10to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux10to1
INFO: [VRFC 10-2458] undeclared symbol b0, assumed default net type wire [C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/Mux10to1.v:29]
INFO: [VRFC 10-2458] undeclared symbol b1, assumed default net type wire [C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/Mux10to1.v:30]
INFO: [VRFC 10-2458] undeclared symbol b2, assumed default net type wire [C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/Mux10to1.v:31]
INFO: [VRFC 10-2458] undeclared symbol b3, assumed default net type wire [C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/Mux10to1.v:32]
INFO: [VRFC 10-2458] undeclared symbol b4, assumed default net type wire [C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/Mux10to1.v:33]
INFO: [VRFC 10-2458] undeclared symbol b5, assumed default net type wire [C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/Mux10to1.v:34]
INFO: [VRFC 10-2458] undeclared symbol b6, assumed default net type wire [C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/Mux10to1.v:35]
INFO: [VRFC 10-2458] undeclared symbol b7, assumed default net type wire [C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/Mux10to1.v:36]
INFO: [VRFC 10-2458] undeclared symbol b8, assumed default net type wire [C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/Mux10to1.v:37]
INFO: [VRFC 10-2458] undeclared symbol b9, assumed default net type wire [C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/Mux10to1.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/eflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sources_1/new/writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cwilding/CrimsonDigital/CrimsonDigital.srcs/sim_1/new/writerSIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writerSIM
