#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5eadf72e2100 .scope module, "multiplier_tb" "multiplier_tb" 2 2;
 .timescale 0 0;
v0x5eadf7309a80_0 .var "A", 2 0;
v0x5eadf7309b60_0 .var "B", 2 0;
v0x5eadf7309c30_0 .net "PRODUCT", 5 0, L_0x5eadf7312470;  1 drivers
v0x5eadf7309d50_0 .net "cout", 0 0, L_0x5eadf73126f0;  1 drivers
S_0x5eadf72cac70 .scope module, "uut" "multiplier" 2 9, 3 71 0, S_0x5eadf72e2100;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /OUTPUT 6 "PRODUCT";
    .port_info 3 /OUTPUT 1 "cout";
v0x5eadf73092e0_0 .net "A", 2 0, v0x5eadf7309a80_0;  1 drivers
v0x5eadf73093e0_0 .net "B", 2 0, v0x5eadf7309b60_0;  1 drivers
v0x5eadf73094c0_0 .net "PRODUCT", 5 0, L_0x5eadf7312470;  alias, 1 drivers
v0x5eadf7309590_0 .net "carry_temp", 5 0, L_0x5eadf730ef10;  1 drivers
v0x5eadf7309660_0 .net "cout", 0 0, L_0x5eadf73126f0;  alias, 1 drivers
v0x5eadf7309750 .array "partialProduct", 0 2;
v0x5eadf7309750_0 .net v0x5eadf7309750 0, 5 0, L_0x5eadf730a2e0; 1 drivers
v0x5eadf7309750_1 .net v0x5eadf7309750 1, 5 0, L_0x5eadf730ab10; 1 drivers
v0x5eadf7309750_2 .net v0x5eadf7309750 2, 5 0, L_0x5eadf730b350; 1 drivers
v0x5eadf7309880_0 .var "shifted_carry", 5 0;
v0x5eadf7309950_0 .net "sum", 5 0, L_0x5eadf730ed80;  1 drivers
E_0x5eadf72b0180 .event edge, v0x5eadf7301990_0;
L_0x5eadf7309f80 .part v0x5eadf7309b60_0, 0, 1;
L_0x5eadf730a550 .part v0x5eadf7309b60_0, 1, 1;
L_0x5eadf730add0 .part v0x5eadf7309b60_0, 2, 1;
S_0x5eadf72cdaa0 .scope module, "csa" "CSA" 3 90, 3 17 0, S_0x5eadf72cac70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /INPUT 6 "B";
    .port_info 2 /INPUT 6 "C";
    .port_info 3 /OUTPUT 6 "sum";
    .port_info 4 /OUTPUT 6 "carry_out";
v0x5eadf73016f0_0 .net "A", 5 0, L_0x5eadf730a2e0;  alias, 1 drivers
v0x5eadf73017f0_0 .net "B", 5 0, L_0x5eadf730ab10;  alias, 1 drivers
v0x5eadf73018d0_0 .net "C", 5 0, L_0x5eadf730b350;  alias, 1 drivers
v0x5eadf7301990_0 .net "carry_out", 5 0, L_0x5eadf730ef10;  alias, 1 drivers
v0x5eadf7301a70_0 .net "sum", 5 0, L_0x5eadf730ed80;  alias, 1 drivers
L_0x5eadf730bae0 .part L_0x5eadf730a2e0, 0, 1;
L_0x5eadf730bc10 .part L_0x5eadf730ab10, 0, 1;
L_0x5eadf730bd40 .part L_0x5eadf730b350, 0, 1;
L_0x5eadf730c3b0 .part L_0x5eadf730a2e0, 1, 1;
L_0x5eadf730c5a0 .part L_0x5eadf730ab10, 1, 1;
L_0x5eadf730c760 .part L_0x5eadf730b350, 1, 1;
L_0x5eadf730cd80 .part L_0x5eadf730a2e0, 2, 1;
L_0x5eadf730ceb0 .part L_0x5eadf730ab10, 2, 1;
L_0x5eadf730d030 .part L_0x5eadf730b350, 2, 1;
L_0x5eadf730d6a0 .part L_0x5eadf730a2e0, 3, 1;
L_0x5eadf730d830 .part L_0x5eadf730ab10, 3, 1;
L_0x5eadf730d960 .part L_0x5eadf730b350, 3, 1;
L_0x5eadf730dff0 .part L_0x5eadf730a2e0, 4, 1;
L_0x5eadf730e120 .part L_0x5eadf730ab10, 4, 1;
L_0x5eadf730e2d0 .part L_0x5eadf730b350, 4, 1;
L_0x5eadf730e8d0 .part L_0x5eadf730a2e0, 5, 1;
L_0x5eadf730ea90 .part L_0x5eadf730ab10, 5, 1;
L_0x5eadf730eb30 .part L_0x5eadf730b350, 5, 1;
LS_0x5eadf730ed80_0_0 .concat8 [ 1 1 1 1], L_0x5eadf730b550, L_0x5eadf730bee0, L_0x5eadf730c9d0, L_0x5eadf730d1d0;
LS_0x5eadf730ed80_0_4 .concat8 [ 1 1 0 0], L_0x5eadf730db70, L_0x5eadf730e400;
L_0x5eadf730ed80 .concat8 [ 4 2 0 0], LS_0x5eadf730ed80_0_0, LS_0x5eadf730ed80_0_4;
LS_0x5eadf730ef10_0_0 .concat8 [ 1 1 1 1], L_0x5eadf730b9d0, L_0x5eadf730c2a0, L_0x5eadf730cc70, L_0x5eadf730d590;
LS_0x5eadf730ef10_0_4 .concat8 [ 1 1 0 0], L_0x5eadf730dee0, L_0x5eadf730e7c0;
L_0x5eadf730ef10 .concat8 [ 4 2 0 0], LS_0x5eadf730ef10_0_0, LS_0x5eadf730ef10_0_4;
S_0x5eadf72d08d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 24, 3 24 0, S_0x5eadf72cdaa0;
 .timescale 0 0;
P_0x5eadf72d9260 .param/l "i" 0 3 24, +C4<00>;
S_0x5eadf72d3700 .scope module, "fa1" "FA" 3 25, 3 9 0, S_0x5eadf72d08d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x5eadf730b4e0 .functor XOR 1, L_0x5eadf730bae0, L_0x5eadf730bc10, C4<0>, C4<0>;
L_0x5eadf730b550 .functor XOR 1, L_0x5eadf730b4e0, L_0x5eadf730bd40, C4<0>, C4<0>;
L_0x5eadf730b610 .functor AND 1, L_0x5eadf730bae0, L_0x5eadf730bc10, C4<1>, C4<1>;
L_0x5eadf730b720 .functor AND 1, L_0x5eadf730bae0, L_0x5eadf730bd40, C4<1>, C4<1>;
L_0x5eadf730b810 .functor OR 1, L_0x5eadf730b610, L_0x5eadf730b720, C4<0>, C4<0>;
L_0x5eadf730b920 .functor AND 1, L_0x5eadf730bc10, L_0x5eadf730bd40, C4<1>, C4<1>;
L_0x5eadf730b9d0 .functor OR 1, L_0x5eadf730b810, L_0x5eadf730b920, C4<0>, C4<0>;
v0x5eadf72dff90_0 .net *"_ivl_0", 0 0, L_0x5eadf730b4e0;  1 drivers
v0x5eadf72dd170_0 .net *"_ivl_10", 0 0, L_0x5eadf730b920;  1 drivers
v0x5eadf72da350_0 .net *"_ivl_4", 0 0, L_0x5eadf730b610;  1 drivers
v0x5eadf72d7530_0 .net *"_ivl_6", 0 0, L_0x5eadf730b720;  1 drivers
v0x5eadf72e42a0_0 .net *"_ivl_8", 0 0, L_0x5eadf730b810;  1 drivers
v0x5eadf72fd000_0 .net "a", 0 0, L_0x5eadf730bae0;  1 drivers
v0x5eadf72fd0c0_0 .net "b", 0 0, L_0x5eadf730bc10;  1 drivers
v0x5eadf72fd180_0 .net "carry", 0 0, L_0x5eadf730b9d0;  1 drivers
v0x5eadf72fd240_0 .net "cin", 0 0, L_0x5eadf730bd40;  1 drivers
v0x5eadf72fd300_0 .net "sum", 0 0, L_0x5eadf730b550;  1 drivers
S_0x5eadf72d96a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 24, 3 24 0, S_0x5eadf72cdaa0;
 .timescale 0 0;
P_0x5eadf72fd4a0 .param/l "i" 0 3 24, +C4<01>;
S_0x5eadf72dc4c0 .scope module, "fa1" "FA" 3 25, 3 9 0, S_0x5eadf72d96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x5eadf730be70 .functor XOR 1, L_0x5eadf730c3b0, L_0x5eadf730c5a0, C4<0>, C4<0>;
L_0x5eadf730bee0 .functor XOR 1, L_0x5eadf730be70, L_0x5eadf730c760, C4<0>, C4<0>;
L_0x5eadf730bf50 .functor AND 1, L_0x5eadf730c3b0, L_0x5eadf730c5a0, C4<1>, C4<1>;
L_0x5eadf730bff0 .functor AND 1, L_0x5eadf730c3b0, L_0x5eadf730c760, C4<1>, C4<1>;
L_0x5eadf730c0e0 .functor OR 1, L_0x5eadf730bf50, L_0x5eadf730bff0, C4<0>, C4<0>;
L_0x5eadf730c1f0 .functor AND 1, L_0x5eadf730c5a0, L_0x5eadf730c760, C4<1>, C4<1>;
L_0x5eadf730c2a0 .functor OR 1, L_0x5eadf730c0e0, L_0x5eadf730c1f0, C4<0>, C4<0>;
v0x5eadf72fd5b0_0 .net *"_ivl_0", 0 0, L_0x5eadf730be70;  1 drivers
v0x5eadf72fd6b0_0 .net *"_ivl_10", 0 0, L_0x5eadf730c1f0;  1 drivers
v0x5eadf72fd790_0 .net *"_ivl_4", 0 0, L_0x5eadf730bf50;  1 drivers
v0x5eadf72fd850_0 .net *"_ivl_6", 0 0, L_0x5eadf730bff0;  1 drivers
v0x5eadf72fd930_0 .net *"_ivl_8", 0 0, L_0x5eadf730c0e0;  1 drivers
v0x5eadf72fda60_0 .net "a", 0 0, L_0x5eadf730c3b0;  1 drivers
v0x5eadf72fdb20_0 .net "b", 0 0, L_0x5eadf730c5a0;  1 drivers
v0x5eadf72fdbe0_0 .net "carry", 0 0, L_0x5eadf730c2a0;  1 drivers
v0x5eadf72fdca0_0 .net "cin", 0 0, L_0x5eadf730c760;  1 drivers
v0x5eadf72fddf0_0 .net "sum", 0 0, L_0x5eadf730bee0;  1 drivers
S_0x5eadf72df2e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 24, 3 24 0, S_0x5eadf72cdaa0;
 .timescale 0 0;
P_0x5eadf72fdf70 .param/l "i" 0 3 24, +C4<010>;
S_0x5eadf72fe030 .scope module, "fa1" "FA" 3 25, 3 9 0, S_0x5eadf72df2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x5eadf730c960 .functor XOR 1, L_0x5eadf730cd80, L_0x5eadf730ceb0, C4<0>, C4<0>;
L_0x5eadf730c9d0 .functor XOR 1, L_0x5eadf730c960, L_0x5eadf730d030, C4<0>, C4<0>;
L_0x5eadf730ca40 .functor AND 1, L_0x5eadf730cd80, L_0x5eadf730ceb0, C4<1>, C4<1>;
L_0x5eadf730cab0 .functor AND 1, L_0x5eadf730cd80, L_0x5eadf730d030, C4<1>, C4<1>;
L_0x5eadf730cb50 .functor OR 1, L_0x5eadf730ca40, L_0x5eadf730cab0, C4<0>, C4<0>;
L_0x5eadf730cbc0 .functor AND 1, L_0x5eadf730ceb0, L_0x5eadf730d030, C4<1>, C4<1>;
L_0x5eadf730cc70 .functor OR 1, L_0x5eadf730cb50, L_0x5eadf730cbc0, C4<0>, C4<0>;
v0x5eadf72fe240_0 .net *"_ivl_0", 0 0, L_0x5eadf730c960;  1 drivers
v0x5eadf72fe340_0 .net *"_ivl_10", 0 0, L_0x5eadf730cbc0;  1 drivers
v0x5eadf72fe420_0 .net *"_ivl_4", 0 0, L_0x5eadf730ca40;  1 drivers
v0x5eadf72fe510_0 .net *"_ivl_6", 0 0, L_0x5eadf730cab0;  1 drivers
v0x5eadf72fe5f0_0 .net *"_ivl_8", 0 0, L_0x5eadf730cb50;  1 drivers
v0x5eadf72fe720_0 .net "a", 0 0, L_0x5eadf730cd80;  1 drivers
v0x5eadf72fe7e0_0 .net "b", 0 0, L_0x5eadf730ceb0;  1 drivers
v0x5eadf72fe8a0_0 .net "carry", 0 0, L_0x5eadf730cc70;  1 drivers
v0x5eadf72fe960_0 .net "cin", 0 0, L_0x5eadf730d030;  1 drivers
v0x5eadf72feab0_0 .net "sum", 0 0, L_0x5eadf730c9d0;  1 drivers
S_0x5eadf72fec10 .scope generate, "genblk1[3]" "genblk1[3]" 3 24, 3 24 0, S_0x5eadf72cdaa0;
 .timescale 0 0;
P_0x5eadf72fedc0 .param/l "i" 0 3 24, +C4<011>;
S_0x5eadf72feea0 .scope module, "fa1" "FA" 3 25, 3 9 0, S_0x5eadf72fec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x5eadf730d160 .functor XOR 1, L_0x5eadf730d6a0, L_0x5eadf730d830, C4<0>, C4<0>;
L_0x5eadf730d1d0 .functor XOR 1, L_0x5eadf730d160, L_0x5eadf730d960, C4<0>, C4<0>;
L_0x5eadf730d240 .functor AND 1, L_0x5eadf730d6a0, L_0x5eadf730d830, C4<1>, C4<1>;
L_0x5eadf730d2e0 .functor AND 1, L_0x5eadf730d6a0, L_0x5eadf730d960, C4<1>, C4<1>;
L_0x5eadf730d3d0 .functor OR 1, L_0x5eadf730d240, L_0x5eadf730d2e0, C4<0>, C4<0>;
L_0x5eadf730d4e0 .functor AND 1, L_0x5eadf730d830, L_0x5eadf730d960, C4<1>, C4<1>;
L_0x5eadf730d590 .functor OR 1, L_0x5eadf730d3d0, L_0x5eadf730d4e0, C4<0>, C4<0>;
v0x5eadf72ff080_0 .net *"_ivl_0", 0 0, L_0x5eadf730d160;  1 drivers
v0x5eadf72ff180_0 .net *"_ivl_10", 0 0, L_0x5eadf730d4e0;  1 drivers
v0x5eadf72ff260_0 .net *"_ivl_4", 0 0, L_0x5eadf730d240;  1 drivers
v0x5eadf72ff350_0 .net *"_ivl_6", 0 0, L_0x5eadf730d2e0;  1 drivers
v0x5eadf72ff430_0 .net *"_ivl_8", 0 0, L_0x5eadf730d3d0;  1 drivers
v0x5eadf72ff560_0 .net "a", 0 0, L_0x5eadf730d6a0;  1 drivers
v0x5eadf72ff620_0 .net "b", 0 0, L_0x5eadf730d830;  1 drivers
v0x5eadf72ff6e0_0 .net "carry", 0 0, L_0x5eadf730d590;  1 drivers
v0x5eadf72ff7a0_0 .net "cin", 0 0, L_0x5eadf730d960;  1 drivers
v0x5eadf72ff8f0_0 .net "sum", 0 0, L_0x5eadf730d1d0;  1 drivers
S_0x5eadf72ffa50 .scope generate, "genblk1[4]" "genblk1[4]" 3 24, 3 24 0, S_0x5eadf72cdaa0;
 .timescale 0 0;
P_0x5eadf72ffc50 .param/l "i" 0 3 24, +C4<0100>;
S_0x5eadf72ffd30 .scope module, "fa1" "FA" 3 25, 3 9 0, S_0x5eadf72ffa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x5eadf730db00 .functor XOR 1, L_0x5eadf730dff0, L_0x5eadf730e120, C4<0>, C4<0>;
L_0x5eadf730db70 .functor XOR 1, L_0x5eadf730db00, L_0x5eadf730e2d0, C4<0>, C4<0>;
L_0x5eadf730dbe0 .functor AND 1, L_0x5eadf730dff0, L_0x5eadf730e120, C4<1>, C4<1>;
L_0x5eadf730dc80 .functor AND 1, L_0x5eadf730dff0, L_0x5eadf730e2d0, C4<1>, C4<1>;
L_0x5eadf730dd20 .functor OR 1, L_0x5eadf730dbe0, L_0x5eadf730dc80, C4<0>, C4<0>;
L_0x5eadf730de30 .functor AND 1, L_0x5eadf730e120, L_0x5eadf730e2d0, C4<1>, C4<1>;
L_0x5eadf730dee0 .functor OR 1, L_0x5eadf730dd20, L_0x5eadf730de30, C4<0>, C4<0>;
v0x5eadf72fff10_0 .net *"_ivl_0", 0 0, L_0x5eadf730db00;  1 drivers
v0x5eadf7300010_0 .net *"_ivl_10", 0 0, L_0x5eadf730de30;  1 drivers
v0x5eadf73000f0_0 .net *"_ivl_4", 0 0, L_0x5eadf730dbe0;  1 drivers
v0x5eadf73001b0_0 .net *"_ivl_6", 0 0, L_0x5eadf730dc80;  1 drivers
v0x5eadf7300290_0 .net *"_ivl_8", 0 0, L_0x5eadf730dd20;  1 drivers
v0x5eadf73003c0_0 .net "a", 0 0, L_0x5eadf730dff0;  1 drivers
v0x5eadf7300480_0 .net "b", 0 0, L_0x5eadf730e120;  1 drivers
v0x5eadf7300540_0 .net "carry", 0 0, L_0x5eadf730dee0;  1 drivers
v0x5eadf7300600_0 .net "cin", 0 0, L_0x5eadf730e2d0;  1 drivers
v0x5eadf7300750_0 .net "sum", 0 0, L_0x5eadf730db70;  1 drivers
S_0x5eadf73008b0 .scope generate, "genblk1[5]" "genblk1[5]" 3 24, 3 24 0, S_0x5eadf72cdaa0;
 .timescale 0 0;
P_0x5eadf7300a60 .param/l "i" 0 3 24, +C4<0101>;
S_0x5eadf7300b40 .scope module, "fa1" "FA" 3 25, 3 9 0, S_0x5eadf73008b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x5eadf730da90 .functor XOR 1, L_0x5eadf730e8d0, L_0x5eadf730ea90, C4<0>, C4<0>;
L_0x5eadf730e400 .functor XOR 1, L_0x5eadf730da90, L_0x5eadf730eb30, C4<0>, C4<0>;
L_0x5eadf730e470 .functor AND 1, L_0x5eadf730e8d0, L_0x5eadf730ea90, C4<1>, C4<1>;
L_0x5eadf730e510 .functor AND 1, L_0x5eadf730e8d0, L_0x5eadf730eb30, C4<1>, C4<1>;
L_0x5eadf730e600 .functor OR 1, L_0x5eadf730e470, L_0x5eadf730e510, C4<0>, C4<0>;
L_0x5eadf730e710 .functor AND 1, L_0x5eadf730ea90, L_0x5eadf730eb30, C4<1>, C4<1>;
L_0x5eadf730e7c0 .functor OR 1, L_0x5eadf730e600, L_0x5eadf730e710, C4<0>, C4<0>;
v0x5eadf7300d20_0 .net *"_ivl_0", 0 0, L_0x5eadf730da90;  1 drivers
v0x5eadf7300e20_0 .net *"_ivl_10", 0 0, L_0x5eadf730e710;  1 drivers
v0x5eadf7300f00_0 .net *"_ivl_4", 0 0, L_0x5eadf730e470;  1 drivers
v0x5eadf7300ff0_0 .net *"_ivl_6", 0 0, L_0x5eadf730e510;  1 drivers
v0x5eadf73010d0_0 .net *"_ivl_8", 0 0, L_0x5eadf730e600;  1 drivers
v0x5eadf7301200_0 .net "a", 0 0, L_0x5eadf730e8d0;  1 drivers
v0x5eadf73012c0_0 .net "b", 0 0, L_0x5eadf730ea90;  1 drivers
v0x5eadf7301380_0 .net "carry", 0 0, L_0x5eadf730e7c0;  1 drivers
v0x5eadf7301440_0 .net "cin", 0 0, L_0x5eadf730eb30;  1 drivers
v0x5eadf7301590_0 .net "sum", 0 0, L_0x5eadf730e400;  1 drivers
S_0x5eadf7301bf0 .scope generate, "genblk1[0]" "genblk1[0]" 3 84, 3 84 0, S_0x5eadf72cac70;
 .timescale 0 0;
P_0x5eadf7301e10 .param/l "i" 0 3 84, +C4<00>;
L_0x5eadf730a2e0 .functor AND 6, L_0x5eadf7309e40, L_0x5eadf730a1f0, C4<111111>, C4<111111>;
v0x5eadf7301ed0_0 .net *"_ivl_1", 5 0, L_0x5eadf7309e40;  1 drivers
L_0x7eaae5436060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5eadf7301fb0_0 .net *"_ivl_11", 2 0, L_0x7eaae5436060;  1 drivers
L_0x7eaae5436018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5eadf7302090_0 .net *"_ivl_4", 2 0, L_0x7eaae5436018;  1 drivers
v0x5eadf7302150_0 .net *"_ivl_5", 0 0, L_0x5eadf7309f80;  1 drivers
v0x5eadf7302230_0 .net *"_ivl_6", 2 0, L_0x5eadf730a070;  1 drivers
v0x5eadf7302360_0 .net *"_ivl_8", 5 0, L_0x5eadf730a1f0;  1 drivers
L_0x5eadf7309e40 .concat [ 3 3 0 0], v0x5eadf7309a80_0, L_0x7eaae5436018;
L_0x5eadf730a070 .concat [ 1 1 1 0], L_0x5eadf7309f80, L_0x5eadf7309f80, L_0x5eadf7309f80;
L_0x5eadf730a1f0 .concat [ 3 3 0 0], L_0x5eadf730a070, L_0x7eaae5436060;
S_0x5eadf7302440 .scope generate, "genblk1[1]" "genblk1[1]" 3 84, 3 84 0, S_0x5eadf72cac70;
 .timescale 0 0;
P_0x5eadf7302640 .param/l "i" 0 3 84, +C4<01>;
L_0x5eadf730a890 .functor AND 6, L_0x5eadf730a440, L_0x5eadf730a7a0, C4<111111>, C4<111111>;
v0x5eadf7302700_0 .net *"_ivl_1", 5 0, L_0x5eadf730a440;  1 drivers
L_0x7eaae54360f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5eadf73027e0_0 .net *"_ivl_11", 2 0, L_0x7eaae54360f0;  1 drivers
v0x5eadf73028c0_0 .net *"_ivl_12", 5 0, L_0x5eadf730a890;  1 drivers
v0x5eadf73029b0_0 .net *"_ivl_16", 4 0, L_0x5eadf730a9a0;  1 drivers
L_0x7eaae5436138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5eadf7302a90_0 .net *"_ivl_18", 0 0, L_0x7eaae5436138;  1 drivers
L_0x7eaae54360a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5eadf7302bc0_0 .net *"_ivl_4", 2 0, L_0x7eaae54360a8;  1 drivers
v0x5eadf7302ca0_0 .net *"_ivl_5", 0 0, L_0x5eadf730a550;  1 drivers
v0x5eadf7302d80_0 .net *"_ivl_6", 2 0, L_0x5eadf730a5f0;  1 drivers
v0x5eadf7302e60_0 .net *"_ivl_8", 5 0, L_0x5eadf730a7a0;  1 drivers
L_0x5eadf730a440 .concat [ 3 3 0 0], v0x5eadf7309a80_0, L_0x7eaae54360a8;
L_0x5eadf730a5f0 .concat [ 1 1 1 0], L_0x5eadf730a550, L_0x5eadf730a550, L_0x5eadf730a550;
L_0x5eadf730a7a0 .concat [ 3 3 0 0], L_0x5eadf730a5f0, L_0x7eaae54360f0;
L_0x5eadf730a9a0 .part L_0x5eadf730a890, 0, 5;
L_0x5eadf730ab10 .concat [ 1 5 0 0], L_0x7eaae5436138, L_0x5eadf730a9a0;
S_0x5eadf7302fd0 .scope generate, "genblk1[2]" "genblk1[2]" 3 84, 3 84 0, S_0x5eadf72cac70;
 .timescale 0 0;
P_0x5eadf7303180 .param/l "i" 0 3 84, +C4<010>;
L_0x5eadf730b120 .functor AND 6, L_0x5eadf730aca0, L_0x5eadf730b030, C4<111111>, C4<111111>;
v0x5eadf7303260_0 .net *"_ivl_1", 5 0, L_0x5eadf730aca0;  1 drivers
L_0x7eaae54361c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5eadf7303340_0 .net *"_ivl_11", 2 0, L_0x7eaae54361c8;  1 drivers
v0x5eadf7303420_0 .net *"_ivl_12", 5 0, L_0x5eadf730b120;  1 drivers
v0x5eadf73034e0_0 .net *"_ivl_16", 3 0, L_0x5eadf730b230;  1 drivers
L_0x7eaae5436210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5eadf73035c0_0 .net *"_ivl_18", 1 0, L_0x7eaae5436210;  1 drivers
L_0x7eaae5436180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5eadf73036f0_0 .net *"_ivl_4", 2 0, L_0x7eaae5436180;  1 drivers
v0x5eadf73037d0_0 .net *"_ivl_5", 0 0, L_0x5eadf730add0;  1 drivers
v0x5eadf73038b0_0 .net *"_ivl_6", 2 0, L_0x5eadf730af00;  1 drivers
v0x5eadf7303990_0 .net *"_ivl_8", 5 0, L_0x5eadf730b030;  1 drivers
L_0x5eadf730aca0 .concat [ 3 3 0 0], v0x5eadf7309a80_0, L_0x7eaae5436180;
L_0x5eadf730af00 .concat [ 1 1 1 0], L_0x5eadf730add0, L_0x5eadf730add0, L_0x5eadf730add0;
L_0x5eadf730b030 .concat [ 3 3 0 0], L_0x5eadf730af00, L_0x7eaae54361c8;
L_0x5eadf730b230 .part L_0x5eadf730b120, 0, 4;
L_0x5eadf730b350 .concat [ 2 4 0 0], L_0x7eaae5436210, L_0x5eadf730b230;
S_0x5eadf7303b00 .scope module, "result" "parallel_adder" 3 105, 3 37 0, S_0x5eadf72cac70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /INPUT 6 "B";
    .port_info 2 /OUTPUT 6 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5eadf7303ce0 .param/l "N" 0 3 37, +C4<00000000000000000000000000000110>;
v0x5eadf7308e30_0 .net "A", 5 0, L_0x5eadf730ed80;  alias, 1 drivers
v0x5eadf7308f10_0 .net "B", 5 0, v0x5eadf7309880_0;  1 drivers
v0x5eadf7308fd0_0 .net "carry", 5 0, L_0x5eadf73121a0;  1 drivers
v0x5eadf73090c0_0 .net "cout", 0 0, L_0x5eadf73126f0;  alias, 1 drivers
v0x5eadf7309180_0 .net "sum", 5 0, L_0x5eadf7312470;  alias, 1 drivers
L_0x5eadf730ece0 .part L_0x5eadf730ed80, 1, 1;
L_0x5eadf730f860 .part v0x5eadf7309880_0, 1, 1;
L_0x5eadf730f990 .part L_0x5eadf73121a0, 0, 1;
L_0x5eadf730ffa0 .part L_0x5eadf730ed80, 2, 1;
L_0x5eadf73100d0 .part v0x5eadf7309880_0, 2, 1;
L_0x5eadf7310200 .part L_0x5eadf73121a0, 1, 1;
L_0x5eadf73108a0 .part L_0x5eadf730ed80, 3, 1;
L_0x5eadf73109d0 .part v0x5eadf7309880_0, 3, 1;
L_0x5eadf7310be0 .part L_0x5eadf73121a0, 2, 1;
L_0x5eadf73111a0 .part L_0x5eadf730ed80, 4, 1;
L_0x5eadf7311330 .part v0x5eadf7309880_0, 4, 1;
L_0x5eadf7311460 .part L_0x5eadf73121a0, 3, 1;
L_0x5eadf7311ad0 .part L_0x5eadf730ed80, 5, 1;
L_0x5eadf7311d10 .part v0x5eadf7309880_0, 5, 1;
L_0x5eadf7311e30 .part L_0x5eadf73121a0, 4, 1;
L_0x5eadf7311fd0 .part L_0x5eadf730ed80, 0, 1;
L_0x5eadf7312100 .part v0x5eadf7309880_0, 0, 1;
LS_0x5eadf73121a0_0_0 .concat8 [ 1 1 1 1], L_0x5eadf7311f60, L_0x5eadf730f750, L_0x5eadf730fe90, L_0x5eadf7310790;
LS_0x5eadf73121a0_0_4 .concat8 [ 1 1 0 0], L_0x5eadf7311090, L_0x5eadf73119c0;
L_0x5eadf73121a0 .concat8 [ 4 2 0 0], LS_0x5eadf73121a0_0_0, LS_0x5eadf73121a0_0_4;
LS_0x5eadf7312470_0_0 .concat8 [ 1 1 1 1], L_0x5eadf7311620, L_0x5eadf730f300, L_0x5eadf730fb30, L_0x5eadf73103e0;
LS_0x5eadf7312470_0_4 .concat8 [ 1 1 0 0], L_0x5eadf7310d80, L_0x5eadf7311700;
L_0x5eadf7312470 .concat8 [ 4 2 0 0], LS_0x5eadf7312470_0_0, LS_0x5eadf7312470_0_4;
L_0x5eadf73126f0 .part L_0x5eadf73121a0, 5, 1;
S_0x5eadf7303e80 .scope module, "HA0" "HA" 3 46, 3 1 0, S_0x5eadf7303b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 1 "sum";
L_0x5eadf7311620 .functor XOR 1, L_0x5eadf7311fd0, L_0x5eadf7312100, C4<0>, C4<0>;
L_0x5eadf7311f60 .functor AND 1, L_0x5eadf7311fd0, L_0x5eadf7312100, C4<1>, C4<1>;
v0x5eadf7304120_0 .net "a", 0 0, L_0x5eadf7311fd0;  1 drivers
v0x5eadf7304200_0 .net "b", 0 0, L_0x5eadf7312100;  1 drivers
v0x5eadf73042c0_0 .net "cout", 0 0, L_0x5eadf7311f60;  1 drivers
v0x5eadf7304390_0 .net "sum", 0 0, L_0x5eadf7311620;  1 drivers
S_0x5eadf7304500 .scope generate, "genblk1[1]" "genblk1[1]" 3 56, 3 56 0, S_0x5eadf7303b00;
 .timescale 0 0;
P_0x5eadf7304720 .param/l "i" 0 3 56, +C4<01>;
S_0x5eadf73047e0 .scope module, "FA" "FA" 3 57, 3 9 0, S_0x5eadf7304500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x5eadf730f290 .functor XOR 1, L_0x5eadf730ece0, L_0x5eadf730f860, C4<0>, C4<0>;
L_0x5eadf730f300 .functor XOR 1, L_0x5eadf730f290, L_0x5eadf730f990, C4<0>, C4<0>;
L_0x5eadf730f3c0 .functor AND 1, L_0x5eadf730ece0, L_0x5eadf730f860, C4<1>, C4<1>;
L_0x5eadf730f4d0 .functor AND 1, L_0x5eadf730ece0, L_0x5eadf730f990, C4<1>, C4<1>;
L_0x5eadf730f590 .functor OR 1, L_0x5eadf730f3c0, L_0x5eadf730f4d0, C4<0>, C4<0>;
L_0x5eadf730f6a0 .functor AND 1, L_0x5eadf730f860, L_0x5eadf730f990, C4<1>, C4<1>;
L_0x5eadf730f750 .functor OR 1, L_0x5eadf730f590, L_0x5eadf730f6a0, C4<0>, C4<0>;
v0x5eadf73049c0_0 .net *"_ivl_0", 0 0, L_0x5eadf730f290;  1 drivers
v0x5eadf7304ac0_0 .net *"_ivl_10", 0 0, L_0x5eadf730f6a0;  1 drivers
v0x5eadf7304ba0_0 .net *"_ivl_4", 0 0, L_0x5eadf730f3c0;  1 drivers
v0x5eadf7304c90_0 .net *"_ivl_6", 0 0, L_0x5eadf730f4d0;  1 drivers
v0x5eadf7304d70_0 .net *"_ivl_8", 0 0, L_0x5eadf730f590;  1 drivers
v0x5eadf7304ea0_0 .net "a", 0 0, L_0x5eadf730ece0;  1 drivers
v0x5eadf7304f60_0 .net "b", 0 0, L_0x5eadf730f860;  1 drivers
v0x5eadf7305020_0 .net "carry", 0 0, L_0x5eadf730f750;  1 drivers
v0x5eadf73050e0_0 .net "cin", 0 0, L_0x5eadf730f990;  1 drivers
v0x5eadf73051a0_0 .net "sum", 0 0, L_0x5eadf730f300;  1 drivers
S_0x5eadf7305300 .scope generate, "genblk1[2]" "genblk1[2]" 3 56, 3 56 0, S_0x5eadf7303b00;
 .timescale 0 0;
P_0x5eadf73054b0 .param/l "i" 0 3 56, +C4<010>;
S_0x5eadf7305570 .scope module, "FA" "FA" 3 57, 3 9 0, S_0x5eadf7305300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x5eadf730fac0 .functor XOR 1, L_0x5eadf730ffa0, L_0x5eadf73100d0, C4<0>, C4<0>;
L_0x5eadf730fb30 .functor XOR 1, L_0x5eadf730fac0, L_0x5eadf7310200, C4<0>, C4<0>;
L_0x5eadf730fba0 .functor AND 1, L_0x5eadf730ffa0, L_0x5eadf73100d0, C4<1>, C4<1>;
L_0x5eadf730fc10 .functor AND 1, L_0x5eadf730ffa0, L_0x5eadf7310200, C4<1>, C4<1>;
L_0x5eadf730fcd0 .functor OR 1, L_0x5eadf730fba0, L_0x5eadf730fc10, C4<0>, C4<0>;
L_0x5eadf730fde0 .functor AND 1, L_0x5eadf73100d0, L_0x5eadf7310200, C4<1>, C4<1>;
L_0x5eadf730fe90 .functor OR 1, L_0x5eadf730fcd0, L_0x5eadf730fde0, C4<0>, C4<0>;
v0x5eadf7305800_0 .net *"_ivl_0", 0 0, L_0x5eadf730fac0;  1 drivers
v0x5eadf7305900_0 .net *"_ivl_10", 0 0, L_0x5eadf730fde0;  1 drivers
v0x5eadf73059e0_0 .net *"_ivl_4", 0 0, L_0x5eadf730fba0;  1 drivers
v0x5eadf7305ad0_0 .net *"_ivl_6", 0 0, L_0x5eadf730fc10;  1 drivers
v0x5eadf7305bb0_0 .net *"_ivl_8", 0 0, L_0x5eadf730fcd0;  1 drivers
v0x5eadf7305ce0_0 .net "a", 0 0, L_0x5eadf730ffa0;  1 drivers
v0x5eadf7305da0_0 .net "b", 0 0, L_0x5eadf73100d0;  1 drivers
v0x5eadf7305e60_0 .net "carry", 0 0, L_0x5eadf730fe90;  1 drivers
v0x5eadf7305f20_0 .net "cin", 0 0, L_0x5eadf7310200;  1 drivers
v0x5eadf7306070_0 .net "sum", 0 0, L_0x5eadf730fb30;  1 drivers
S_0x5eadf73061d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 56, 3 56 0, S_0x5eadf7303b00;
 .timescale 0 0;
P_0x5eadf7306380 .param/l "i" 0 3 56, +C4<011>;
S_0x5eadf7306460 .scope module, "FA" "FA" 3 57, 3 9 0, S_0x5eadf73061d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x5eadf7310370 .functor XOR 1, L_0x5eadf73108a0, L_0x5eadf73109d0, C4<0>, C4<0>;
L_0x5eadf73103e0 .functor XOR 1, L_0x5eadf7310370, L_0x5eadf7310be0, C4<0>, C4<0>;
L_0x5eadf7310450 .functor AND 1, L_0x5eadf73108a0, L_0x5eadf73109d0, C4<1>, C4<1>;
L_0x5eadf7310510 .functor AND 1, L_0x5eadf73108a0, L_0x5eadf7310be0, C4<1>, C4<1>;
L_0x5eadf73105d0 .functor OR 1, L_0x5eadf7310450, L_0x5eadf7310510, C4<0>, C4<0>;
L_0x5eadf73106e0 .functor AND 1, L_0x5eadf73109d0, L_0x5eadf7310be0, C4<1>, C4<1>;
L_0x5eadf7310790 .functor OR 1, L_0x5eadf73105d0, L_0x5eadf73106e0, C4<0>, C4<0>;
v0x5eadf73066c0_0 .net *"_ivl_0", 0 0, L_0x5eadf7310370;  1 drivers
v0x5eadf73067c0_0 .net *"_ivl_10", 0 0, L_0x5eadf73106e0;  1 drivers
v0x5eadf73068a0_0 .net *"_ivl_4", 0 0, L_0x5eadf7310450;  1 drivers
v0x5eadf7306990_0 .net *"_ivl_6", 0 0, L_0x5eadf7310510;  1 drivers
v0x5eadf7306a70_0 .net *"_ivl_8", 0 0, L_0x5eadf73105d0;  1 drivers
v0x5eadf7306ba0_0 .net "a", 0 0, L_0x5eadf73108a0;  1 drivers
v0x5eadf7306c60_0 .net "b", 0 0, L_0x5eadf73109d0;  1 drivers
v0x5eadf7306d20_0 .net "carry", 0 0, L_0x5eadf7310790;  1 drivers
v0x5eadf7306de0_0 .net "cin", 0 0, L_0x5eadf7310be0;  1 drivers
v0x5eadf7306f30_0 .net "sum", 0 0, L_0x5eadf73103e0;  1 drivers
S_0x5eadf7307090 .scope generate, "genblk1[4]" "genblk1[4]" 3 56, 3 56 0, S_0x5eadf7303b00;
 .timescale 0 0;
P_0x5eadf7307290 .param/l "i" 0 3 56, +C4<0100>;
S_0x5eadf7307370 .scope module, "FA" "FA" 3 57, 3 9 0, S_0x5eadf7307090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x5eadf7310d10 .functor XOR 1, L_0x5eadf73111a0, L_0x5eadf7311330, C4<0>, C4<0>;
L_0x5eadf7310d80 .functor XOR 1, L_0x5eadf7310d10, L_0x5eadf7311460, C4<0>, C4<0>;
L_0x5eadf7310df0 .functor AND 1, L_0x5eadf73111a0, L_0x5eadf7311330, C4<1>, C4<1>;
L_0x5eadf7310e60 .functor AND 1, L_0x5eadf73111a0, L_0x5eadf7311460, C4<1>, C4<1>;
L_0x5eadf7310ed0 .functor OR 1, L_0x5eadf7310df0, L_0x5eadf7310e60, C4<0>, C4<0>;
L_0x5eadf7310fe0 .functor AND 1, L_0x5eadf7311330, L_0x5eadf7311460, C4<1>, C4<1>;
L_0x5eadf7311090 .functor OR 1, L_0x5eadf7310ed0, L_0x5eadf7310fe0, C4<0>, C4<0>;
v0x5eadf73075d0_0 .net *"_ivl_0", 0 0, L_0x5eadf7310d10;  1 drivers
v0x5eadf73076d0_0 .net *"_ivl_10", 0 0, L_0x5eadf7310fe0;  1 drivers
v0x5eadf73077b0_0 .net *"_ivl_4", 0 0, L_0x5eadf7310df0;  1 drivers
v0x5eadf7307870_0 .net *"_ivl_6", 0 0, L_0x5eadf7310e60;  1 drivers
v0x5eadf7307950_0 .net *"_ivl_8", 0 0, L_0x5eadf7310ed0;  1 drivers
v0x5eadf7307a80_0 .net "a", 0 0, L_0x5eadf73111a0;  1 drivers
v0x5eadf7307b40_0 .net "b", 0 0, L_0x5eadf7311330;  1 drivers
v0x5eadf7307c00_0 .net "carry", 0 0, L_0x5eadf7311090;  1 drivers
v0x5eadf7307cc0_0 .net "cin", 0 0, L_0x5eadf7311460;  1 drivers
v0x5eadf7307e10_0 .net "sum", 0 0, L_0x5eadf7310d80;  1 drivers
S_0x5eadf7307f70 .scope generate, "genblk1[5]" "genblk1[5]" 3 56, 3 56 0, S_0x5eadf7303b00;
 .timescale 0 0;
P_0x5eadf7308120 .param/l "i" 0 3 56, +C4<0101>;
S_0x5eadf7308200 .scope module, "FA" "FA" 3 57, 3 9 0, S_0x5eadf7307f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x5eadf7311690 .functor XOR 1, L_0x5eadf7311ad0, L_0x5eadf7311d10, C4<0>, C4<0>;
L_0x5eadf7311700 .functor XOR 1, L_0x5eadf7311690, L_0x5eadf7311e30, C4<0>, C4<0>;
L_0x5eadf7311770 .functor AND 1, L_0x5eadf7311ad0, L_0x5eadf7311d10, C4<1>, C4<1>;
L_0x5eadf73117e0 .functor AND 1, L_0x5eadf7311ad0, L_0x5eadf7311e30, C4<1>, C4<1>;
L_0x5eadf7311850 .functor OR 1, L_0x5eadf7311770, L_0x5eadf73117e0, C4<0>, C4<0>;
L_0x5eadf7311910 .functor AND 1, L_0x5eadf7311d10, L_0x5eadf7311e30, C4<1>, C4<1>;
L_0x5eadf73119c0 .functor OR 1, L_0x5eadf7311850, L_0x5eadf7311910, C4<0>, C4<0>;
v0x5eadf7308460_0 .net *"_ivl_0", 0 0, L_0x5eadf7311690;  1 drivers
v0x5eadf7308560_0 .net *"_ivl_10", 0 0, L_0x5eadf7311910;  1 drivers
v0x5eadf7308640_0 .net *"_ivl_4", 0 0, L_0x5eadf7311770;  1 drivers
v0x5eadf7308730_0 .net *"_ivl_6", 0 0, L_0x5eadf73117e0;  1 drivers
v0x5eadf7308810_0 .net *"_ivl_8", 0 0, L_0x5eadf7311850;  1 drivers
v0x5eadf7308940_0 .net "a", 0 0, L_0x5eadf7311ad0;  1 drivers
v0x5eadf7308a00_0 .net "b", 0 0, L_0x5eadf7311d10;  1 drivers
v0x5eadf7308ac0_0 .net "carry", 0 0, L_0x5eadf73119c0;  1 drivers
v0x5eadf7308b80_0 .net "cin", 0 0, L_0x5eadf7311e30;  1 drivers
v0x5eadf7308cd0_0 .net "sum", 0 0, L_0x5eadf7311700;  1 drivers
    .scope S_0x5eadf72cac70;
T_0 ;
    %wait E_0x5eadf72b0180;
    %load/vec4 v0x5eadf7309590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5eadf7309880_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5eadf7309880_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5eadf72e2100;
T_1 ;
    %vpi_call 2 19 "$monitor", "Time: %0t | A: %d | B: %d | PRODUCT: %d | Cout: %b", $time, v0x5eadf7309a80_0, v0x5eadf7309b60_0, v0x5eadf7309c30_0, v0x5eadf7309d50_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5eadf7309a80_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5eadf7309b60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5eadf7309a80_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5eadf7309b60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5eadf7309a80_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5eadf7309b60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5eadf7309a80_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5eadf7309b60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5eadf7309a80_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5eadf7309b60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5eadf7309a80_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5eadf7309b60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5eadf7309a80_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5eadf7309b60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5eadf7309a80_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5eadf7309b60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5eadf7309a80_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5eadf7309b60_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5eadf72e2100;
T_2 ;
    %vpi_call 2 36 "$dumpfile", "multiplier.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5eadf72e2100 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "multiplier_tb.v";
    "multiplier.v";
