Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun 30 18:35:10 2021
| Host         : Jabberwock running 64-bit major release  (build 9200)
| Command      : report_utilization -file D:/ichiro/work/ArgSort-Ultra96/argsort_16_1_0/project.rpt
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Physopt postRoute
----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 42142 |     0 |     70560 | 59.73 |
|   LUT as Logic             | 40616 |     0 |     70560 | 57.56 |
|   LUT as Memory            |  1526 |     0 |     28800 |  5.30 |
|     LUT as Distributed RAM |  1480 |     0 |           |       |
|     LUT as Shift Register  |    46 |     0 |           |       |
| CLB Registers              | 27011 |     0 |    141120 | 19.14 |
|   Register as Flip Flop    | 27011 |     0 |    141120 | 19.14 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   923 |     0 |      8820 | 10.46 |
| F7 Muxes                   |   130 |     0 |     35280 |  0.37 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 168   |          Yes |           - |          Set |
| 23912 |          Yes |           - |        Reset |
| 42    |          Yes |         Set |            - |
| 2889  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  7704 |     0 |      8820 | 87.35 |
|   CLBL                                     |  4601 |     0 |           |       |
|   CLBM                                     |  3103 |     0 |           |       |
| LUT as Logic                               | 40616 |     0 |     70560 | 57.56 |
|   using O5 output only                     |   216 |       |           |       |
|   using O6 output only                     | 31921 |       |           |       |
|   using O5 and O6                          |  8479 |       |           |       |
| LUT as Memory                              |  1526 |     0 |     28800 |  5.30 |
|   LUT as Distributed RAM                   |  1480 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  1280 |       |           |       |
|     using O5 and O6                        |   200 |       |           |       |
|   LUT as Shift Register                    |    46 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    46 |       |           |       |
|     using O5 and O6                        |     0 |       |           |       |
| CLB Registers                              | 27011 |     0 |    141120 | 19.14 |
|   Register driven from within the CLB      | 23790 |       |           |       |
|   Register driven from outside the CLB     |  3221 |       |           |       |
|     LUT in front of the register is unused |  1893 |       |           |       |
|     LUT in front of the register is used   |  1328 |       |           |       |
| Unique Control Sets                        |  1045 |       |     17640 |  5.92 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   38 |     0 |       216 | 17.59 |
|   RAMB36/FIFO*    |   38 |     0 |       216 | 17.59 |
|     RAMB36E2 only |   38 |       |           |       |
|   RAMB18          |    0 |     0 |       432 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   18 |    18 |        82 | 21.95 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    8 |     8 |        12 | 66.67 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    7 |       |           |       |
| HDIOB_S          |   10 |    10 |        12 | 83.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    9 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDCE     | 23912 |            Register |
| LUT6     | 20043 |                 CLB |
| LUT3     |  9418 |                 CLB |
| LUT4     |  7191 |                 CLB |
| LUT5     |  6347 |                 CLB |
| LUT2     |  5563 |                 CLB |
| FDRE     |  2889 |            Register |
| RAMD64E  |  1280 |                 CLB |
| CARRY8   |   923 |                 CLB |
| LUT1     |   533 |                 CLB |
| RAMD32   |   386 |                 CLB |
| FDPE     |   168 |            Register |
| MUXF7    |   130 |                 CLB |
| FDSE     |    42 |            Register |
| RAMB36E2 |    38 |            BLOCKRAM |
| SRLC32E  |    35 |                 CLB |
| INBUF    |    17 |                 I/O |
| IBUFCTRL |    17 |              Others |
| OBUFT    |    16 |                 I/O |
| RAMS32   |    14 |                 CLB |
| SRL16E   |    11 |                 CLB |
| PS8      |     1 |            Advanced |
| OBUF     |     1 |                 I/O |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0    |    1 |
| design_1_xbar_0                 |    1 |
| design_1_proc_sys_reset_0_0     |    1 |
| design_1_axi_gpio_0_0           |    1 |
| design_1_auto_pc_0              |    1 |
| design_1_auto_ds_0              |    1 |
| design_1_ZYNQMP_ACP_ADAPTER_0_0 |    1 |
| design_1_ArgSort_AXI_1_0        |    1 |
+---------------------------------+------+


Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Wed Jun 30 18:35:20 2021
| Host              : Jabberwock running 64-bit major release  (build 9200)
| Command           : report_timing -file D:/ichiro/work/ArgSort-Ultra96/argsort_16_1_0/project.rpt -append
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.280ns (7.619%)  route 3.395ns (92.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 5.813 - 4.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.638ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.646ns (routing 0.576ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=28817, routed)       1.779     1.986    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X14Y171        FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y171        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.084 f  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=74, routed)          3.327     5.411    design_1_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X31Y11         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     5.593 r  design_1_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1_replica_3/O
                         net (fo=1, routed)           0.068     5.661    design_1_i/proc_sys_reset_0/U0/pr_reg_0_repN_3_alias
    SLICE_X31Y11         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     4.140    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     4.167 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=28817, routed)       1.646     5.813    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y11         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                         clock pessimism              0.102     5.915    
                         clock uncertainty           -0.130     5.785    
    SLICE_X31Y11         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     5.812    design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3
  -------------------------------------------------------------------
                         required time                          5.812    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  0.151    




