<profile>

<section name = "Vitis HLS Report for 'test'" level="0">
<item name = "Date">Thu May  9 22:11:23 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D6</item>
<item name = "Solution">comb_29 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">101, 101, 1.010 us, 1.010 us, 102, 102, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_280">test_Pipeline_ARRAY_1_READ, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_296">test_Pipeline_ARRAY_2_READ, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_test_Pipeline_VITIS_LOOP_36_1_fu_312">test_Pipeline_VITIS_LOOP_36_1, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
<column name="grp_test_Pipeline_VITIS_LOOP_56_5_fu_341">test_Pipeline_VITIS_LOOP_56_5, 30, 30, 0.300 us, 0.300 us, 30, 30, no</column>
<column name="grp_test_Pipeline_VITIS_LOOP_67_7_fu_350">test_Pipeline_VITIS_LOOP_67_7, 5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_387">test_Pipeline_ARRAY_WRITE, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1943, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 672, 7192, 15534, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 354, -</column>
<column name="Register">-, -, 1806, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 26, 1, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 8, 0, 884, 880, 0</column>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_280">test_Pipeline_ARRAY_1_READ, 0, 0, 587, 73, 0</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_296">test_Pipeline_ARRAY_2_READ, 0, 0, 587, 73, 0</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_387">test_Pipeline_ARRAY_WRITE, 0, 0, 66, 122, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_36_1_fu_312">test_Pipeline_VITIS_LOOP_36_1, 0, 240, 1404, 5338, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_56_5_fu_341">test_Pipeline_VITIS_LOOP_56_5, 0, 16, 657, 553, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_67_7_fu_350">test_Pipeline_VITIS_LOOP_67_7, 0, 416, 2761, 8071, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln87_1_fu_643_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_2_fu_724_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_3_fu_744_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_4_fu_764_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_5_fu_784_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_6_fu_898_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_7_fu_918_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_fu_623_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln88_1_fu_673_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln88_fu_957_p2">+, 0, 0, 79, 72, 72</column>
<column name="add_ln89_1_fu_693_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln89_fu_990_p2">+, 0, 0, 67, 60, 60</column>
<column name="out1_w_1_fu_981_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_2_fu_1017_p2">+, 0, 0, 66, 59, 59</column>
<column name="out1_w_3_fu_804_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_4_fu_823_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_5_fu_843_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_6_fu_863_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_7_fu_1028_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_8_fu_1048_p2">+, 0, 0, 64, 57, 57</column>
<column name="out1_w_fu_934_p2">+, 0, 0, 65, 58, 58</column>
<column name="ap_block_state23_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">159, 35, 1, 35</column>
<column name="mem_ARADDR">31, 6, 64, 384</column>
<column name="mem_ARLEN">26, 5, 32, 160</column>
<column name="mem_ARVALID">26, 5, 1, 5</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">20, 4, 1, 4</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln88_1_reg_1433">58, 0, 58, 0</column>
<column name="add_ln89_1_reg_1439">58, 0, 58, 0</column>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="arg1_read_reg_1055">64, 0, 64, 0</column>
<column name="empty_33_reg_1347">63, 0, 63, 0</column>
<column name="empty_34_reg_1352">63, 0, 63, 0</column>
<column name="empty_35_reg_1357">63, 0, 63, 0</column>
<column name="empty_36_reg_1362">63, 0, 63, 0</column>
<column name="empty_37_reg_1367">63, 0, 63, 0</column>
<column name="empty_38_reg_1372">63, 0, 63, 0</column>
<column name="empty_39_reg_1377">63, 0, 63, 0</column>
<column name="empty_40_reg_1382">63, 0, 63, 0</column>
<column name="empty_41_reg_1387">63, 0, 64, 1</column>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_280_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_296_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_387_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_36_1_fu_312_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_56_5_fu_341_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_67_7_fu_350_ap_start_reg">1, 0, 1, 0</column>
<column name="out1_w_1_reg_1489">58, 0, 58, 0</column>
<column name="out1_w_2_reg_1494">59, 0, 59, 0</column>
<column name="out1_w_3_reg_1454">58, 0, 58, 0</column>
<column name="out1_w_4_reg_1459">58, 0, 58, 0</column>
<column name="out1_w_5_reg_1464">58, 0, 58, 0</column>
<column name="out1_w_6_reg_1469">58, 0, 58, 0</column>
<column name="out1_w_7_reg_1499">58, 0, 58, 0</column>
<column name="out1_w_8_reg_1504">57, 0, 57, 0</column>
<column name="out1_w_reg_1484">58, 0, 58, 0</column>
<column name="trunc_ln22_1_reg_1270">61, 0, 61, 0</column>
<column name="trunc_ln29_1_reg_1276">61, 0, 61, 0</column>
<column name="trunc_ln87_4_reg_1428">70, 0, 70, 0</column>
<column name="trunc_ln87_8_reg_1449">70, 0, 70, 0</column>
<column name="trunc_ln87_reg_1422">58, 0, 58, 0</column>
<column name="trunc_ln90_1_reg_1444">58, 0, 58, 0</column>
<column name="trunc_ln94_1_reg_1474">58, 0, 58, 0</column>
<column name="trunc_ln99_1_reg_1283">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, test, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, test, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, test, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
