{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745541718589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745541718595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 03:41:58 2025 " "Processing started: Fri Apr 25 03:41:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745541718595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541718595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10lite -c de10lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10lite -c de10lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541718595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745541718984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745541718984 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "packet_collector.sv(48) " "Verilog HDL information at packet_collector.sv(48): always construct contains both blocking and non-blocking assignments" {  } { { "generators/packet_collector.sv" "" { Text "D:/noc_with_cores/generators/packet_collector.sv" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1745541728203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite.sv 14 14 " "Found 14 design units, including 14 entities, in source file de10lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 queue " "Found entity 1: queue" {  } { { "mesh_3x3/src/queue.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/queue.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "2 arbiter " "Found entity 2: arbiter" {  } { { "mesh_3x3/src/arbiter.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/arbiter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "3 algorithm " "Found entity 3: algorithm" {  } { { "mesh_3x3/src/algorithm.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/algorithm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "4 router " "Found entity 4: router" {  } { { "mesh_3x3/src/router.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/router.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "5 noc " "Found entity 5: noc" {  } { { "mesh_3x3/noc/noc.sv" "" { Text "D:/noc_with_cores/mesh_3x3/noc/noc.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "6 sequential_traffic_generator " "Found entity 6: sequential_traffic_generator" {  } { { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "7 gaussian_traffic_generator " "Found entity 7: gaussian_traffic_generator" {  } { { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "8 packet_collector " "Found entity 8: packet_collector" {  } { { "generators/packet_collector.sv" "" { Text "D:/noc_with_cores/generators/packet_collector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "9 splitter " "Found entity 9: splitter" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "10 toplevel " "Found entity 10: toplevel" {  } { { "mesh_3x3/noc/toplevel.sv" "" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "11 generator_splitter " "Found entity 11: generator_splitter" {  } { { "mesh_3x3/noc/toplevel.sv" "" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "12 de10lite " "Found entity 12: de10lite" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "13 hex_to_seven " "Found entity 13: hex_to_seven" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""} { "Info" "ISGN_ENTITY_NAME" "14 cnt_div " "Found entity 14: cnt_div" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541728206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541728206 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "gaussian_traffic_generator generators.sv(62) " "Verilog HDL Parameter Declaration warning at generators.sv(62): Parameter Declaration in module \"gaussian_traffic_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1745541728210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10lite " "Elaborating entity \"de10lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745541728245 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] de10lite.sv(9) " "Output port \"LEDR\[9..1\]\" at de10lite.sv(9) has no driver" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745541728249 "|de10lite"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "assembler_packets " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"assembler_packets\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div cnt_div:clock_divider " "Elaborating entity \"cnt_div\" for hierarchy \"cnt_div:clock_divider\"" {  } { { "de10lite.sv" "clock_divider" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel toplevel:toplevel " "Elaborating entity \"toplevel\" for hierarchy \"toplevel:toplevel\"" {  } { { "de10lite.sv" "toplevel" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728269 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "assembler_packets " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"assembler_packets\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728285 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "assembler_ids " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"assembler_ids\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728285 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_dest_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_dest_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728285 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_start_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_start_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728285 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core_inputs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core_inputs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728285 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core_outputs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core_outputs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728285 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "assembler_packets " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"assembler_packets\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728285 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "assembler_ids " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"assembler_ids\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728285 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_dest_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_dest_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator_splitter toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core " "Elaborating entity \"generator_splitter\" for hierarchy \"toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\"" {  } { { "mesh_3x3/noc/toplevel.sv" "rows\[0\].columns\[0\].core" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_traffic_generator toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|gaussian_traffic_generator:generator " "Elaborating entity \"gaussian_traffic_generator\" for hierarchy \"toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|gaussian_traffic_generator:generator\"" {  } { { "mesh_3x3/noc/toplevel.sv" "generator" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 generators.sv(83) " "Verilog HDL assignment warning at generators.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728310 "|de10lite|toplevel:toplevel|generator_splitter:rows[0].columns[0].core|gaussian_traffic_generator:generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 generators.sv(85) " "Verilog HDL assignment warning at generators.sv(85): truncated value with size 32 to match size of target (5)" {  } { { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728310 "|de10lite|toplevel:toplevel|generator_splitter:rows[0].columns[0].core|gaussian_traffic_generator:generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|splitter:splitter " "Elaborating entity \"splitter\" for hierarchy \"toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|splitter:splitter\"" {  } { { "mesh_3x3/noc/toplevel.sv" "splitter" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(50) " "Verilog HDL assignment warning at splitter.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728328 "|de10lite|toplevel:toplevel|generator_splitter:rows[0].columns[0].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(51) " "Verilog HDL assignment warning at splitter.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728328 "|de10lite|toplevel:toplevel|generator_splitter:rows[0].columns[0].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(79) " "Verilog HDL assignment warning at splitter.sv(79): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728329 "|de10lite|toplevel:toplevel|generator_splitter:rows[0].columns[0].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(80) " "Verilog HDL assignment warning at splitter.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728329 "|de10lite|toplevel:toplevel|generator_splitter:rows[0].columns[0].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 splitter.sv(85) " "Verilog HDL assignment warning at splitter.sv(85): truncated value with size 32 to match size of target (2)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728330 "|de10lite|toplevel:toplevel|generator_splitter:rows[0].columns[0].core|splitter:splitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packet_collector toplevel:toplevel\|packet_collector:rows\[0\].columns\[0\].receiver " "Elaborating entity \"packet_collector\" for hierarchy \"toplevel:toplevel\|packet_collector:rows\[0\].columns\[0\].receiver\"" {  } { { "mesh_3x3/noc/toplevel.sv" "rows\[0\].columns\[0\].receiver" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 packet_collector.sv(66) " "Verilog HDL assignment warning at packet_collector.sv(66): truncated value with size 32 to match size of target (3)" {  } { { "generators/packet_collector.sv" "" { Text "D:/noc_with_cores/generators/packet_collector.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728344 "|de10lite|toplevel:toplevel|packet_collector:rows[0].columns[0].receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 packet_collector.sv(91) " "Verilog HDL assignment warning at packet_collector.sv(91): truncated value with size 32 to match size of target (3)" {  } { { "generators/packet_collector.sv" "" { Text "D:/noc_with_cores/generators/packet_collector.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728349 "|de10lite|toplevel:toplevel|packet_collector:rows[0].columns[0].receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 packet_collector.sv(107) " "Verilog HDL assignment warning at packet_collector.sv(107): truncated value with size 32 to match size of target (3)" {  } { { "generators/packet_collector.sv" "" { Text "D:/noc_with_cores/generators/packet_collector.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728350 "|de10lite|toplevel:toplevel|packet_collector:rows[0].columns[0].receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 packet_collector.sv(111) " "Verilog HDL assignment warning at packet_collector.sv(111): truncated value with size 32 to match size of target (3)" {  } { { "generators/packet_collector.sv" "" { Text "D:/noc_with_cores/generators/packet_collector.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728350 "|de10lite|toplevel:toplevel|packet_collector:rows[0].columns[0].receiver"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator_splitter toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core " "Elaborating entity \"generator_splitter\" for hierarchy \"toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\"" {  } { { "mesh_3x3/noc/toplevel.sv" "rows\[1\].columns\[1\].core" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_traffic_generator toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|gaussian_traffic_generator:generator " "Elaborating entity \"gaussian_traffic_generator\" for hierarchy \"toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|gaussian_traffic_generator:generator\"" {  } { { "mesh_3x3/noc/toplevel.sv" "generator" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 generators.sv(83) " "Verilog HDL assignment warning at generators.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728511 "|de10lite|toplevel:toplevel|generator_splitter:rows[1].columns[1].core|gaussian_traffic_generator:generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 generators.sv(85) " "Verilog HDL assignment warning at generators.sv(85): truncated value with size 32 to match size of target (5)" {  } { { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728512 "|de10lite|toplevel:toplevel|generator_splitter:rows[1].columns[1].core|gaussian_traffic_generator:generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|splitter:splitter " "Elaborating entity \"splitter\" for hierarchy \"toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|splitter:splitter\"" {  } { { "mesh_3x3/noc/toplevel.sv" "splitter" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(50) " "Verilog HDL assignment warning at splitter.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728529 "|de10lite|toplevel:toplevel|generator_splitter:rows[1].columns[1].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(51) " "Verilog HDL assignment warning at splitter.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728529 "|de10lite|toplevel:toplevel|generator_splitter:rows[1].columns[1].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(79) " "Verilog HDL assignment warning at splitter.sv(79): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728529 "|de10lite|toplevel:toplevel|generator_splitter:rows[1].columns[1].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(80) " "Verilog HDL assignment warning at splitter.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728529 "|de10lite|toplevel:toplevel|generator_splitter:rows[1].columns[1].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 splitter.sv(85) " "Verilog HDL assignment warning at splitter.sv(85): truncated value with size 32 to match size of target (2)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728530 "|de10lite|toplevel:toplevel|generator_splitter:rows[1].columns[1].core|splitter:splitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator_splitter toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core " "Elaborating entity \"generator_splitter\" for hierarchy \"toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\"" {  } { { "mesh_3x3/noc/toplevel.sv" "rows\[2\].columns\[2\].core" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_traffic_generator toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|gaussian_traffic_generator:generator " "Elaborating entity \"gaussian_traffic_generator\" for hierarchy \"toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|gaussian_traffic_generator:generator\"" {  } { { "mesh_3x3/noc/toplevel.sv" "generator" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 generators.sv(83) " "Verilog HDL assignment warning at generators.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728571 "|de10lite|toplevel:toplevel|generator_splitter:rows[2].columns[2].core|gaussian_traffic_generator:generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 generators.sv(85) " "Verilog HDL assignment warning at generators.sv(85): truncated value with size 32 to match size of target (5)" {  } { { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728571 "|de10lite|toplevel:toplevel|generator_splitter:rows[2].columns[2].core|gaussian_traffic_generator:generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|splitter:splitter " "Elaborating entity \"splitter\" for hierarchy \"toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|splitter:splitter\"" {  } { { "mesh_3x3/noc/toplevel.sv" "splitter" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(50) " "Verilog HDL assignment warning at splitter.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728588 "|de10lite|toplevel:toplevel|generator_splitter:rows[2].columns[2].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(51) " "Verilog HDL assignment warning at splitter.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728589 "|de10lite|toplevel:toplevel|generator_splitter:rows[2].columns[2].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(79) " "Verilog HDL assignment warning at splitter.sv(79): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728589 "|de10lite|toplevel:toplevel|generator_splitter:rows[2].columns[2].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 splitter.sv(80) " "Verilog HDL assignment warning at splitter.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728589 "|de10lite|toplevel:toplevel|generator_splitter:rows[2].columns[2].core|splitter:splitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 splitter.sv(85) " "Verilog HDL assignment warning at splitter.sv(85): truncated value with size 32 to match size of target (2)" {  } { { "generators/splitter.sv" "" { Text "D:/noc_with_cores/generators/splitter.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728589 "|de10lite|toplevel:toplevel|generator_splitter:rows[2].columns[2].core|splitter:splitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noc toplevel:toplevel\|noc:noc " "Elaborating entity \"noc\" for hierarchy \"toplevel:toplevel\|noc:noc\"" {  } { { "mesh_3x3/noc/toplevel.sv" "noc" { Text "D:/noc_with_cores/mesh_3x3/noc/toplevel.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728612 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core_inputs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core_inputs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728651 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core_outputs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core_outputs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728651 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inputs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inputs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728651 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "availability_signals " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"availability_signals\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728651 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core_inputs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core_inputs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728652 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core_outputs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core_outputs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541728652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router toplevel:toplevel\|noc:noc\|router:routers_Y\[1\].routers_X\[1\].router " "Elaborating entity \"router\" for hierarchy \"toplevel:toplevel\|noc:noc\|router:routers_Y\[1\].routers_X\[1\].router\"" {  } { { "mesh_3x3/noc/noc.sv" "routers_Y\[1\].routers_X\[1\].router" { Text "D:/noc_with_cores/mesh_3x3/noc/noc.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue toplevel:toplevel\|noc:noc\|router:routers_Y\[1\].routers_X\[1\].router\|queue:queues_initialiser\[0\].queue_i " "Elaborating entity \"queue\" for hierarchy \"toplevel:toplevel\|noc:noc\|router:routers_Y\[1\].routers_X\[1\].router\|queue:queues_initialiser\[0\].queue_i\"" {  } { { "mesh_3x3/src/router.sv" "queues_initialiser\[0\].queue_i" { Text "D:/noc_with_cores/mesh_3x3/src/router.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 queue.sv(28) " "Verilog HDL assignment warning at queue.sv(28): truncated value with size 32 to match size of target (24)" {  } { { "mesh_3x3/src/queue.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/queue.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728674 "|de10lite|toplevel:toplevel|noc:noc|router:routers_Y[1].routers_X[1].router|queue:queues_initialiser[0].queue_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 queue.sv(48) " "Verilog HDL assignment warning at queue.sv(48): truncated value with size 32 to match size of target (3)" {  } { { "mesh_3x3/src/queue.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/queue.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728675 "|de10lite|toplevel:toplevel|noc:noc|router:routers_Y[1].routers_X[1].router|queue:queues_initialiser[0].queue_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 queue.sv(54) " "Verilog HDL assignment warning at queue.sv(54): truncated value with size 32 to match size of target (3)" {  } { { "mesh_3x3/src/queue.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/queue.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728675 "|de10lite|toplevel:toplevel|noc:noc|router:routers_Y[1].routers_X[1].router|queue:queues_initialiser[0].queue_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 queue.sv(55) " "Verilog HDL assignment warning at queue.sv(55): truncated value with size 32 to match size of target (3)" {  } { { "mesh_3x3/src/queue.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/queue.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728675 "|de10lite|toplevel:toplevel|noc:noc|router:routers_Y[1].routers_X[1].router|queue:queues_initialiser[0].queue_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 queue.sv(59) " "Verilog HDL assignment warning at queue.sv(59): truncated value with size 32 to match size of target (3)" {  } { { "mesh_3x3/src/queue.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/queue.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728676 "|de10lite|toplevel:toplevel|noc:noc|router:routers_Y[1].routers_X[1].router|queue:queues_initialiser[0].queue_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 queue.sv(63) " "Verilog HDL assignment warning at queue.sv(63): truncated value with size 32 to match size of target (3)" {  } { { "mesh_3x3/src/queue.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/queue.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728676 "|de10lite|toplevel:toplevel|noc:noc|router:routers_Y[1].routers_X[1].router|queue:queues_initialiser[0].queue_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i queue.sv(30) " "Verilog HDL Always Construct warning at queue.sv(30): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "mesh_3x3/src/queue.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/queue.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745541728677 "|de10lite|toplevel:toplevel|noc:noc|router:routers_Y[1].routers_X[1].router|queue:queues_initialiser[0].queue_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter toplevel:toplevel\|noc:noc\|router:routers_Y\[1\].routers_X\[1\].router\|arbiter:round_robin " "Elaborating entity \"arbiter\" for hierarchy \"toplevel:toplevel\|noc:noc\|router:routers_Y\[1\].routers_X\[1\].router\|arbiter:round_robin\"" {  } { { "mesh_3x3/src/router.sv" "round_robin" { Text "D:/noc_with_cores/mesh_3x3/src/router.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 arbiter.sv(42) " "Verilog HDL assignment warning at arbiter.sv(42): truncated value with size 32 to match size of target (3)" {  } { { "mesh_3x3/src/arbiter.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/arbiter.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728703 "|de10lite|toplevel:toplevel|noc:noc|router:routers_Y[1].routers_X[1].router|arbiter:round_robin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 arbiter.sv(46) " "Verilog HDL assignment warning at arbiter.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "mesh_3x3/src/arbiter.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/arbiter.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728704 "|de10lite|toplevel:toplevel|noc:noc|router:routers_Y[1].routers_X[1].router|arbiter:round_robin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 arbiter.sv(50) " "Verilog HDL assignment warning at arbiter.sv(50): truncated value with size 32 to match size of target (3)" {  } { { "mesh_3x3/src/arbiter.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/arbiter.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728704 "|de10lite|toplevel:toplevel|noc:noc|router:routers_Y[1].routers_X[1].router|arbiter:round_robin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 arbiter.sv(54) " "Verilog HDL assignment warning at arbiter.sv(54): truncated value with size 32 to match size of target (3)" {  } { { "mesh_3x3/src/arbiter.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/arbiter.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541728704 "|de10lite|toplevel:toplevel|noc:noc|router:routers_Y[1].routers_X[1].router|arbiter:round_robin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "algorithm toplevel:toplevel\|noc:noc\|router:routers_Y\[1\].routers_X\[1\].router\|algorithm:XY " "Elaborating entity \"algorithm\" for hierarchy \"toplevel:toplevel\|noc:noc\|router:routers_Y\[1\].routers_X\[1\].router\|algorithm:XY\"" {  } { { "mesh_3x3/src/router.sv" "XY" { Text "D:/noc_with_cores/mesh_3x3/src/router.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven hex_to_seven:hex_to_seven_0 " "Elaborating entity \"hex_to_seven\" for hierarchy \"hex_to_seven:hex_to_seven_0\"" {  } { { "de10lite.sv" "hex_to_seven_0" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541728796 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|splitter:splitter\|node_queue " "RAM logic \"toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|splitter:splitter\|node_queue\" is uninferred due to inappropriate RAM size" {  } { { "generators/splitter.sv" "node_queue" { Text "D:/noc_with_cores/generators/splitter.sv" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745541736164 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|splitter:splitter\|node_queue " "RAM logic \"toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|splitter:splitter\|node_queue\" is uninferred due to inappropriate RAM size" {  } { { "generators/splitter.sv" "node_queue" { Text "D:/noc_with_cores/generators/splitter.sv" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745541736164 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|splitter:splitter\|node_queue " "RAM logic \"toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|splitter:splitter\|node_queue\" is uninferred due to inappropriate RAM size" {  } { { "generators/splitter.sv" "node_queue" { Text "D:/noc_with_cores/generators/splitter.sv" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745541736164 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|splitter:splitter\|queue " "RAM logic \"toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|splitter:splitter\|queue\" is uninferred due to inappropriate RAM size" {  } { { "generators/splitter.sv" "queue" { Text "D:/noc_with_cores/generators/splitter.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745541736164 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|splitter:splitter\|id_queue " "RAM logic \"toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|splitter:splitter\|id_queue\" is uninferred due to inappropriate RAM size" {  } { { "generators/splitter.sv" "id_queue" { Text "D:/noc_with_cores/generators/splitter.sv" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745541736164 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|splitter:splitter\|queue " "RAM logic \"toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|splitter:splitter\|queue\" is uninferred due to inappropriate RAM size" {  } { { "generators/splitter.sv" "queue" { Text "D:/noc_with_cores/generators/splitter.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745541736164 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|splitter:splitter\|id_queue " "RAM logic \"toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|splitter:splitter\|id_queue\" is uninferred due to inappropriate RAM size" {  } { { "generators/splitter.sv" "id_queue" { Text "D:/noc_with_cores/generators/splitter.sv" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745541736164 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|splitter:splitter\|queue " "RAM logic \"toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|splitter:splitter\|queue\" is uninferred due to inappropriate RAM size" {  } { { "generators/splitter.sv" "queue" { Text "D:/noc_with_cores/generators/splitter.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745541736164 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|splitter:splitter\|id_queue " "RAM logic \"toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|splitter:splitter\|id_queue\" is uninferred due to inappropriate RAM size" {  } { { "generators/splitter.sv" "id_queue" { Text "D:/noc_with_cores/generators/splitter.sv" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1745541736164 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1745541736164 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|gaussian_traffic_generator:generator\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|gaussian_traffic_generator:generator\|Mod1\"" {  } { { "generators/generators.sv" "Mod1" { Text "D:/noc_with_cores/generators/generators.sv" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541748786 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|gaussian_traffic_generator:generator\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|gaussian_traffic_generator:generator\|Mod0\"" {  } { { "generators/generators.sv" "Mod0" { Text "D:/noc_with_cores/generators/generators.sv" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541748786 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|gaussian_traffic_generator:generator\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|gaussian_traffic_generator:generator\|Mod1\"" {  } { { "generators/generators.sv" "Mod1" { Text "D:/noc_with_cores/generators/generators.sv" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541748786 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|gaussian_traffic_generator:generator\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel:toplevel\|generator_splitter:rows\[2\].columns\[2\].core\|gaussian_traffic_generator:generator\|Mod0\"" {  } { { "generators/generators.sv" "Mod0" { Text "D:/noc_with_cores/generators/generators.sv" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541748786 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|gaussian_traffic_generator:generator\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|gaussian_traffic_generator:generator\|Mod1\"" {  } { { "generators/generators.sv" "Mod1" { Text "D:/noc_with_cores/generators/generators.sv" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541748786 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|gaussian_traffic_generator:generator\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"toplevel:toplevel\|generator_splitter:rows\[1\].columns\[1\].core\|gaussian_traffic_generator:generator\|Mod0\"" {  } { { "generators/generators.sv" "Mod0" { Text "D:/noc_with_cores/generators/generators.sv" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541748786 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745541748786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|gaussian_traffic_generator:generator\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|gaussian_traffic_generator:generator\|lpm_divide:Mod1\"" {  } { { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541748978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|gaussian_traffic_generator:generator\|lpm_divide:Mod1 " "Instantiated megafunction \"toplevel:toplevel\|generator_splitter:rows\[0\].columns\[0\].core\|gaussian_traffic_generator:generator\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745541748978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745541748978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745541748978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745541748978 ""}  } { { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745541748978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "D:/noc_with_cores/board/de10lite/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541749021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541749021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/noc_with_cores/board/de10lite/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541749039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541749039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "D:/noc_with_cores/board/de10lite/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541749079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541749079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/noc_with_cores/board/de10lite/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541749182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541749182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/noc_with_cores/board/de10lite/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541749229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541749229 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745541751261 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mesh_3x3/src/queue.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/queue.sv" 17 -1 0 } } { "mesh_3x3/src/queue.sv" "" { Text "D:/noc_with_cores/mesh_3x3/src/queue.sv" 10 -1 0 } } { "generators/generators.sv" "" { Text "D:/noc_with_cores/generators/generators.sv" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1745541751621 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1745541751621 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541760884 "|de10lite|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745541760884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745541761574 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745541773473 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/noc_with_cores/board/de10lite/output_files/de10lite.map.smsg " "Generated suppressed messages file D:/noc_with_cores/board/de10lite/output_files/de10lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541774009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745541774791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541774791 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541776081 "|de10lite|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541776081 "|de10lite|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541776081 "|de10lite|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541776081 "|de10lite|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541776081 "|de10lite|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541776081 "|de10lite|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10lite.sv" "" { Text "D:/noc_with_cores/board/de10lite/de10lite.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541776081 "|de10lite|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745541776081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23742 " "Implemented 23742 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745541776081 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745541776081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23670 " "Implemented 23670 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745541776081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745541776081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745541776148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 03:42:56 2025 " "Processing ended: Fri Apr 25 03:42:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745541776148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745541776148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745541776148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541776148 ""}
