<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Mar 23 11:31:33 2022" VIVADOVERSION="2018.3.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys_video:part0:1.1" DEVICE="7a200t" NAME="design_3" PACKAGE="sbg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi4stream_vip_0" PORT="aclk"/>
        <CONNECTION INSTANCE="encoder_0" PORT="aclk"/>
        <CONNECTION INSTANCE="decoder_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi4stream_vip_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="encoder_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="decoder_0" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="drop" SIGIS="undef" SIGNAME="External_Ports_drop">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_0" PORT="drop"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_txd_tready_0" SIGIS="undef" SIGNAME="External_Ports_m_axis_txd_tready_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_0" PORT="m_axis_txd_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_txc_tlast_0" SIGIS="undef" SIGNAME="encoder_0_m_axis_txc_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_0" PORT="m_axis_txc_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_txd_tvalid_0" SIGIS="undef" SIGNAME="encoder_0_m_axis_txd_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_0" PORT="m_axis_txd_tvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="4" FULLNAME="/axi4stream_vip_0" HWVERSION="1.1" INSTANCE="axi4stream_vip_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi4stream_vip" VLNV="xilinx.com:ip:axi4stream_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi4stream_vip;v=v1_1;d=pg277-axi4stream-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI4STREAM_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_AXI4STREAM_INTERFACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI4STREAM_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_DEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_USER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="MASTER"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_3_axi4stream_vip_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="s_axis_rxd_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="s_axis_rxd_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="s_axis_rxd_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="s_axis_rxd_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="s_axis_rxd_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4stream_vip_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_3_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/decoder_0" HWVERSION="1.2" INSTANCE="decoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="decoder" VLNV="utoronto.ca:user:decoder:1.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_HEADERS" VALUE="1"/>
        <PARAMETER NAME="FIFO_SIZE_WORDS" VALUE="256"/>
        <PARAMETER NAME="Component_Name" VALUE="design_3_decoder_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_packet_tdata" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_m_axis_packet_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_packet_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_m_axis_packet_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_packet_tlast" SIGIS="undef" SIGNAME="decoder_0_m_axis_packet_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_packet_tvalid" SIGIS="undef" SIGNAME="decoder_0_m_axis_packet_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_packet_tready" SIGIS="undef" SIGNAME="decoder_0_m_axis_packet_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="dest_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_dest_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="dest_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="src_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_src_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="src_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="alt_dest_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_dest_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="alt_dest_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="alt_src_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_src_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="alt_src_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ip_dest_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_ip_dest_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="ip_dest_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ip_src_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_ip_src_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="ip_src_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alt_ip_dest_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_ip_dest_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="alt_ip_dest_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alt_ip_src_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_ip_src_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="alt_ip_src_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="udp_dest_port" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_udp_dest_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="udp_dest_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="udp_src_port" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_udp_src_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="udp_src_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="alt_udp_dest_port" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_udp_dest_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="alt_udp_dest_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="alt_udp_src_port" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_udp_src_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="alt_udp_src_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="encapsualted" SIGIS="undef" SIGNAME="decoder_0_encapsualted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="encapsulated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid" SIGIS="undef" SIGNAME="decoder_0_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ready" SIGIS="undef" SIGNAME="decoder_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_0" PORT="ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mst_exec_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="fifo_state" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="fifo_data_len" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_rxs_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axis_rxs_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_rxs_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_rxs_tvalid" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_rxs_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_rxd_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_rxd_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_rxd_tlast" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_rxd_tvalid" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_rxd_tready" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4stream_vip_0_M_AXIS" NAME="s_axis_rxd" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_3_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_rxd_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_rxd_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_rxd_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_rxd_tready"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_rxd_tkeep"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_rxs" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_3_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_rxs_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_rxs_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_rxs_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_rxs_tready"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_rxs_tkeep"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="decoder_0_m_axis_packet" NAME="m_axis_packet" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_3_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_packet_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_packet_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_packet_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_packet_tready"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_packet_tkeep"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="decoder_0_packet_header" NAME="packet_header" TYPE="INITIATOR" VLNV="utoronto.ca:user:packet_header:1.1">
          <PORTMAPS>
            <PORTMAP LOGICAL="udp_src_port" PHYSICAL="udp_src_port"/>
            <PORTMAP LOGICAL="src_addr" PHYSICAL="src_addr"/>
            <PORTMAP LOGICAL="alt_dest_addr" PHYSICAL="alt_dest_addr"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="valid"/>
            <PORTMAP LOGICAL="ip_dest_addr" PHYSICAL="ip_dest_addr"/>
            <PORTMAP LOGICAL="alt_ip_dest_addr" PHYSICAL="alt_ip_dest_addr"/>
            <PORTMAP LOGICAL="udp_dest_port" PHYSICAL="udp_dest_port"/>
            <PORTMAP LOGICAL="encapsulated" PHYSICAL="encapsualted"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ready"/>
            <PORTMAP LOGICAL="dest_addr" PHYSICAL="dest_addr"/>
            <PORTMAP LOGICAL="alt_ip_src_addr" PHYSICAL="alt_ip_src_addr"/>
            <PORTMAP LOGICAL="alt_udp_dest_port" PHYSICAL="alt_udp_dest_port"/>
            <PORTMAP LOGICAL="ip_src_addr" PHYSICAL="ip_src_addr"/>
            <PORTMAP LOGICAL="alt_udp_src_port" PHYSICAL="alt_udp_src_port"/>
            <PORTMAP LOGICAL="alt_src_addr" PHYSICAL="alt_src_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="encoder_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/encoder_0" HWVERSION="1.1" INSTANCE="encoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="encoder" VLNV="utoronto.ca:user:encoder:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="FIFO_SIZE_WORDS" VALUE="256"/>
        <PARAMETER NAME="Component_Name" VALUE="design_3_encoder_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_txc_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axis_txc_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_txc_tlast" SIGIS="undef" SIGNAME="encoder_0_m_axis_txc_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axis_txc_tlast_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_txc_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_txc_tready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_txd_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axis_txd_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_txd_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_txd_tvalid" SIGIS="undef" SIGNAME="encoder_0_m_axis_txd_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axis_txd_tvalid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_txd_tready" SIGIS="undef" SIGNAME="External_Ports_m_axis_txd_tready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="m_axis_txd_tready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_m_axis_packet_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="m_axis_packet_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_m_axis_packet_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="m_axis_packet_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="decoder_0_m_axis_packet_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="m_axis_packet_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="decoder_0_m_axis_packet_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="m_axis_packet_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="dest_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_dest_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="dest_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="src_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_src_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="src_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="alt_dest_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_dest_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="alt_dest_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="alt_src_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_src_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="alt_src_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ip_dest_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_ip_dest_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="ip_dest_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ip_src_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_ip_src_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="ip_src_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alt_ip_dest_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_ip_dest_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="alt_ip_dest_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alt_ip_src_addr" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_ip_src_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="alt_ip_src_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="udp_dest_port" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_udp_dest_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="udp_dest_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="udp_src_port" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_udp_src_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="udp_src_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="alt_udp_dest_port" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_udp_dest_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="alt_udp_dest_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="alt_udp_src_port" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_alt_udp_src_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="alt_udp_src_port"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="encapsulated" SIGIS="undef" SIGNAME="decoder_0_encapsualted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="encapsualted"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid" SIGIS="undef" SIGNAME="decoder_0_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready" SIGIS="undef" SIGNAME="decoder_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="drop" SIGIS="undef" SIGNAME="External_Ports_drop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="drop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst_exec_state" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="decoder_0_m_axis_packet_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="m_axis_packet_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis_txd" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_3_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_txd_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_txd_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_txd_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_txd_tready"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_txd_tkeep"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis_txc" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_3_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_txc_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_txc_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_txc_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_txc_tready"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_txc_tkeep"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="decoder_0_m_axis_packet" NAME="s_axis_packet" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_3_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="decoder_0_packet_header" NAME="packet_header" TYPE="TARGET" VLNV="utoronto.ca:user:packet_header:1.1">
          <PORTMAPS>
            <PORTMAP LOGICAL="udp_src_port" PHYSICAL="udp_src_port"/>
            <PORTMAP LOGICAL="src_addr" PHYSICAL="src_addr"/>
            <PORTMAP LOGICAL="alt_dest_addr" PHYSICAL="alt_dest_addr"/>
            <PORTMAP LOGICAL="valid" PHYSICAL="valid"/>
            <PORTMAP LOGICAL="ip_dest_addr" PHYSICAL="ip_dest_addr"/>
            <PORTMAP LOGICAL="alt_ip_dest_addr" PHYSICAL="alt_ip_dest_addr"/>
            <PORTMAP LOGICAL="udp_dest_port" PHYSICAL="udp_dest_port"/>
            <PORTMAP LOGICAL="encapsulated" PHYSICAL="encapsulated"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ready"/>
            <PORTMAP LOGICAL="dest_addr" PHYSICAL="dest_addr"/>
            <PORTMAP LOGICAL="alt_ip_src_addr" PHYSICAL="alt_ip_src_addr"/>
            <PORTMAP LOGICAL="alt_udp_dest_port" PHYSICAL="alt_udp_dest_port"/>
            <PORTMAP LOGICAL="ip_src_addr" PHYSICAL="ip_src_addr"/>
            <PORTMAP LOGICAL="alt_udp_src_port" PHYSICAL="alt_udp_src_port"/>
            <PORTMAP LOGICAL="alt_src_addr" PHYSICAL="alt_src_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_3_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="s_axis_rxs_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
