==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 390 ; free virtual = 14083
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 390 ; free virtual = 14083
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 377 ; free virtual = 14076
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 372 ; free virtual = 14071
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 4 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Automatically partitioning small array 'SeparableConv2D_0_w_d.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'SeparableConv2D_0_w_d.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'SeparableConv2D_0_w_d.0.0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.2' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.1' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.0' in dimension 2 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:21:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:21:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 347 ; free virtual = 14047
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:19:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:35:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:21:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:21:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 254 ; free virtual = 13956
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.03 seconds; current allocated memory: 229.326 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 230.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 231.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 231.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 231.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 232.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 233.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 233.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 233.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 234.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 234.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 235.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 236.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 236.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 236.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 237.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 237.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 238.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 239.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 240.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_12ns_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 243.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 245.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 247.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_32_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 250.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 253.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_32_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 256.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 259.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 261.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 376 ; free virtual = 13895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 376 ; free virtual = 13895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 367 ; free virtual = 13887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 362 ; free virtual = 13883
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 4 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Automatically partitioning small array 'SeparableConv2D_0_w_d.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'SeparableConv2D_0_w_d.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'SeparableConv2D_0_w_d.0.0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.2' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.1' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.0' in dimension 2 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:22:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:22:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 337 ; free virtual = 13859
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:19:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:36:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:22:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:22:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 245 ; free virtual = 13767
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.24 seconds; current allocated memory: 229.341 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 230.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 230.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 230.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 231.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 231.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 231.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 232.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 233.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 233.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 233.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 234.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 235.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 235.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 235.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 236.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 236.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 237.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 238.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 239.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 240.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_12ns_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 245.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 247.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_32_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 250.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 253.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_32_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 256.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 259.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 261.889 MB.
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 375 ; free virtual = 13878
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 375 ; free virtual = 13878
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 366 ; free virtual = 13870
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 361 ; free virtual = 13866
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:34:3) to (../layers_c/depthwise_conv2d.cpp:48:26) in function 'depthwise_conv2d_fix16.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:34:3) to (../layers_c/depthwise_conv2d.cpp:48:26) in function 'depthwise_conv2d_fix16.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:34:3) to (../layers_c/depthwise_conv2d.cpp:48:26) in function 'depthwise_conv2d_fix16'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:33:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:8:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 337 ; free virtual = 13843
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:19:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:48:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:8:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:8:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 246 ; free virtual = 13751
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.76 seconds; current allocated memory: 230.062 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 230.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 231.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 231.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 231.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 232.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 232.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 233.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 234.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 234.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 235.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 236.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 237.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 237.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 238.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 238.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 239.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 239.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 239.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 241.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 242.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_11s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_12ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_12s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_13s_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_14s_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 245.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 247.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 252.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 256.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 260.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 264.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 266.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 360 ; free virtual = 13785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 360 ; free virtual = 13785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 351 ; free virtual = 13777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 345 ; free virtual = 13773
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 4 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Automatically partitioning small array 'SeparableConv2D_0_w_d.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'SeparableConv2D_0_w_d.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'SeparableConv2D_0_w_d.0.0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.2' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.1' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d.0.0' in dimension 2 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:34:3) to (../layers_c/depthwise_conv2d.cpp:48:26) in function 'depthwise_conv2d_fix16.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:34:3) to (../layers_c/depthwise_conv2d.cpp:48:26) in function 'depthwise_conv2d_fix16.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:34:3) to (../layers_c/depthwise_conv2d.cpp:48:26) in function 'depthwise_conv2d_fix16'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:33:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:19:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 315 ; free virtual = 13744
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:19:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:48:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:19:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:19:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 223 ; free virtual = 13652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.58 seconds; current allocated memory: 229.870 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 230.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 230.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 231.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 231.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 231.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 232.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 233.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 233.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 234.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 234.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 235.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 236.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 236.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 236.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 237.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 238.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 238.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 238.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 239.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 240.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 241.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_12ns_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 244.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 247.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 248.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_32_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 251.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 255.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_32_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 258.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 262.461 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 383 ; free virtual = 13729
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 383 ; free virtual = 13729
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 375 ; free virtual = 13722
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 371 ; free virtual = 13719
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:19:51)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:19:51)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 347 ; free virtual = 13696
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:19:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:20:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:19:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:19:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 250 ; free virtual = 13600
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.81 seconds; current allocated memory: 227.814 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 228.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 228.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 229.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 229.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 229.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 230.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 230.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 230.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 231.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 231.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 232.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 232.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 232.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 233.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 233.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 233.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 234.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 234.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 235.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 235.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 236.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 237.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 240.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 242.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 244.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 246.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 251.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 253.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 255.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 258.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 260.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 378 ; free virtual = 13717
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 378 ; free virtual = 13717
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 370 ; free virtual = 13711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 365 ; free virtual = 13706
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:19:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:19:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 339 ; free virtual = 13682
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/depthwise_conv2d.cpp:21:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:20:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:19:25) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/depthwise_conv2d.cpp:21:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:20:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:19:25) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/depthwise_conv2d.cpp:21:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:20:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:19:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:18:60)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:19:60)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:19:2)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 247 ; free virtual = 13590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.15 seconds; current allocated memory: 229.399 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:30) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 230.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 231.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 231.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 231.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 231.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 232.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load', ../layers_c/depthwise_conv2d.cpp:30) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 232.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 233.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 234.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load', ../layers_c/depthwise_conv2d.cpp:30) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 234.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 235.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 236.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 236.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 237.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 238.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 239.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 240.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 244.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 247.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 248.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 251.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 254.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 257.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 260.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 262.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 265.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 267.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 271.242 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_3_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_4_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_4_w_s_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_A_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_B_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_Out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_keep_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_user_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1032.191 ; gain = 322.969 ; free physical = 171 ; free virtual = 13535
INFO: [VHDL 208-304] Generating VHDL RTL for network.
INFO: [VLOG 209-307]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 726 ; free virtual = 13673
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 726 ; free virtual = 13673
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 718 ; free virtual = 13666
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 713 ; free virtual = 13662
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:19:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:19:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 688 ; free virtual = 13638
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.3' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/depthwise_conv2d.cpp:21:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:20:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:19:25) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/depthwise_conv2d.cpp:21:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:20:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:19:25) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/depthwise_conv2d.cpp:21:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:20:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:19:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:18:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:18:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:19:2)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 591 ; free virtual = 13541
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.37 seconds; current allocated memory: 230.017 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 230.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:30) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 231.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 231.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 231.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 232.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load', ../layers_c/depthwise_conv2d.cpp:30) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 233.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[72] ('mul_ln26', ../layers_c/pointwise_conv2d.cpp:26) [71]  (3.36 ns)
	'add' operation of DSP[72] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [75]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [76]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 234.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 235.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load', ../layers_c/depthwise_conv2d.cpp:30) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 235.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[70] ('mul_ln26', ../layers_c/pointwise_conv2d.cpp:26) [69]  (3.36 ns)
	'add' operation of DSP[70] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [70]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [73]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [74]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 236.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 236.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 237.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 237.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[72] ('mul_ln26_2', ../layers_c/pointwise_conv2d.cpp:26) [71]  (3.36 ns)
	'add' operation of DSP[72] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [75]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [76]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 238.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 238.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[73] ('mul_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.36 ns)
	'add' operation of DSP[73] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [73]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [76]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [77]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 239.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 239.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 240.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 241.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 243.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 246.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_11ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 249.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 251.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 253.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_9ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 257.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 716 ; free virtual = 13648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 716 ; free virtual = 13648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 708 ; free virtual = 13642
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 704 ; free virtual = 13639
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (../layers_c/depthwise_conv2d.cpp:24) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/depthwise_conv2d.cpp:27) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/depthwise_conv2d.cpp:27) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/depthwise_conv2d.cpp:27) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:20:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:20:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 678 ; free virtual = 13614
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.3' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/depthwise_conv2d.cpp:22:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:21:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/depthwise_conv2d.cpp:22:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:21:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/depthwise_conv2d.cpp:22:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:21:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:18:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:18:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:20:2)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 586 ; free virtual = 13522
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.28 seconds; current allocated memory: 229.921 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 230.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:30) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 230.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 231.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 231.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 232.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 232.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load', ../layers_c/depthwise_conv2d.cpp:30) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 233.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[72] ('mul_ln26', ../layers_c/pointwise_conv2d.cpp:26) [71]  (3.36 ns)
	'add' operation of DSP[72] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [75]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [76]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 234.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load', ../layers_c/depthwise_conv2d.cpp:30) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 235.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[70] ('mul_ln26', ../layers_c/pointwise_conv2d.cpp:26) [69]  (3.36 ns)
	'add' operation of DSP[70] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [70]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [73]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [74]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 236.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 237.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[72] ('mul_ln26_2', ../layers_c/pointwise_conv2d.cpp:26) [71]  (3.36 ns)
	'add' operation of DSP[72] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [75]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [76]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 238.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 238.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[73] ('mul_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.36 ns)
	'add' operation of DSP[73] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [73]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [76]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [77]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 238.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 239.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 239.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 241.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 243.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 246.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_11ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 249.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 251.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_9ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 257.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 708 ; free virtual = 13593
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 708 ; free virtual = 13593
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 698 ; free virtual = 13585
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 693 ; free virtual = 13581
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:17:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:17:49)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 667 ; free virtual = 13555
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.3' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:18:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:18:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:17:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 10 for loop 'Loop-0' in function 'depthwise_conv2d_fix'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 10 for loop 'Loop-0' in function 'depthwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 574 ; free virtual = 13462
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.84 seconds; current allocated memory: 230.597 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 231.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 231.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 232.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 232.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 233.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 233.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[72] ('mul_ln26', ../layers_c/pointwise_conv2d.cpp:26) [71]  (3.36 ns)
	'add' operation of DSP[72] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [75]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [76]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 234.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 235.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 235.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[70] ('mul_ln26', ../layers_c/pointwise_conv2d.cpp:26) [69]  (3.36 ns)
	'add' operation of DSP[70] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [70]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [73]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [74]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 236.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 237.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 237.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[72] ('mul_ln26_2', ../layers_c/pointwise_conv2d.cpp:26) [71]  (3.36 ns)
	'add' operation of DSP[72] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [75]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [76]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 238.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 239.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[73] ('mul_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.36 ns)
	'add' operation of DSP[73] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [73]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [76]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [77]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 239.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 239.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 240.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 242.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 243.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_15s_16s_31_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 246.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_11ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 249.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 251.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_9ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 257.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 260.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 263.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 266.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 268.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 271.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 276.727 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_empty_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'depthwise_conv2d_fix_2_empty_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_3_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_4_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_4_w_s_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_A_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_B_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_Out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_keep_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_user_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1032.191 ; gain = 322.969 ; free physical = 491 ; free virtual = 13403
INFO: [VHDL 208-304] Generating VHDL RTL for network.
INFO: [VLOG 209-307] Generating Verilog RTL for network.
INFO: [HLS 200-112] Total elapsed time: 58.13 seconds; peak allocated memory: 276.727 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 754 ; free virtual = 13575
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 754 ; free virtual = 13575
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 746 ; free virtual = 13568
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 741 ; free virtual = 13564
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:29) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:29) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:29) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (../layers_c/pointwise_conv2d.cpp:23) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:20:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:20:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 715 ; free virtual = 13539
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.3' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:27:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:26:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:27:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:26:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:27:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:26:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:18:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:18:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:18:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:20:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 621 ; free virtual = 13445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.22 seconds; current allocated memory: 231.082 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 231.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 232.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 232.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 233.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 233.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 234.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 234.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 235.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[72] ('mul_ln26', ../layers_c/pointwise_conv2d.cpp:26) [71]  (3.36 ns)
	'add' operation of DSP[72] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [75]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [76]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 236.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 236.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:35) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 237.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 238.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[70] ('mul_ln26', ../layers_c/pointwise_conv2d.cpp:26) [69]  (3.36 ns)
	'add' operation of DSP[70] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [70]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [73]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [74]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 238.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 238.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 239.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 239.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[72] ('mul_ln26_2', ../layers_c/pointwise_conv2d.cpp:26) [71]  (3.36 ns)
	'add' operation of DSP[72] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [75]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [76]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 239.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 240.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[73] ('mul_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [72]  (3.36 ns)
	'add' operation of DSP[73] ('add_ln26_1', ../layers_c/pointwise_conv2d.cpp:26) [73]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:26) [76]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:26) on array 'input_r' [77]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 240.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 241.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 241.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 243.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 244.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 248.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_11ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 251.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 253.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 256.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_9ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 260.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 263.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 267.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 269.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 272.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 275.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 280.319 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_3_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_4_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_4_w_s_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_A_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_B_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_Out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_keep_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_user_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1029.223 ; gain = 320.000 ; free physical = 537 ; free virtual = 13385
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 761 ; free virtual = 13471
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 761 ; free virtual = 13471
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 753 ; free virtual = 13463
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 748 ; free virtual = 13459
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16.2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:20:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:20:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 723 ; free virtual = 13435
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.3' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:20:27) in function 'pointwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:19:26) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:18:25) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:18:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:18:5)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:18:5)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:18:5)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:18:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:20:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 630 ; free virtual = 13342
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.95 seconds; current allocated memory: 230.907 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 231.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 231.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 232.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 233.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 233.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 233.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 234.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 234.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 235.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 236.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 238.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 238.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 238.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 239.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 239.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 240.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 240.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 240.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 241.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 242.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 244.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 247.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_11ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 250.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 252.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 255.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_4ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 259.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 262.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_4ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 266.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 268.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 271.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 274.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 723 ; free virtual = 13440
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 723 ; free virtual = 13440
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 715 ; free virtual = 13432
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 710 ; free virtual = 13428
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16.2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:24:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:24:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:24:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:24).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:20:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:20:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 685 ; free virtual = 13404
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:28:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:27:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:21:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:27:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:21:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:27:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:21:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:27:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:21:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:27:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:21:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:21:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:21:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:21:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:21:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:21:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:20:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 591 ; free virtual = 13310
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.34 seconds; current allocated memory: 232.979 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 233.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 234.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 235.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 236.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[170] ('mul_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [169]  (3.36 ns)
	'add' operation of DSP[170] ('add_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [170]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:34) [173]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:34) on array 'input_r' [174]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 238.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 239.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 239.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[162] ('mul_ln34_2', ../layers_c/pointwise_conv2d.cpp:34) [161]  (3.36 ns)
	'add' operation of DSP[162] ('add_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [162]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:34) [165]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:34) on array 'input_r' [166]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 240.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 242.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 242.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[164] ('mul_ln34_2', ../layers_c/pointwise_conv2d.cpp:34) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:34) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:34) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 243.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[150] ('mul_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [149]  (3.36 ns)
	'add' operation of DSP[150] ('add_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [150]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:34) [153]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:34) on array 'input_r' [154]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 244.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 245.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 245.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 247.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 248.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 251.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 255.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 256.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 259.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 263.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 268.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 272.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 275.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 278.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 282.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 287.996 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_3_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_4_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_4_w_s_rom' using block ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 696 ; free virtual = 13382
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 696 ; free virtual = 13382
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 688 ; free virtual = 13375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 683 ; free virtual = 13371
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:28) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:31) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:24:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:24:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:24:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:24).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:20:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:20:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 658 ; free virtual = 13346
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:28:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:27:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:21:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:27:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:21:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:27:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:21:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:27:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:21:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:28:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:27:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:21:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:26:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:25:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:20:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:21:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:21:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:21:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:21:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:21:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:20:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 564 ; free virtual = 13253
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.04 seconds; current allocated memory: 233.036 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 234.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 235.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 235.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 236.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:34) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:34) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 238.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 239.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:34) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 239.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln34_2', ../layers_c/pointwise_conv2d.cpp:34) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:34) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:34) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 240.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 242.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 242.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln34_2', ../layers_c/pointwise_conv2d.cpp:34) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:34) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:34) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 243.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln34_1', ../layers_c/pointwise_conv2d.cpp:34) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:34) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:34) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 244.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 245.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 245.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 247.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 248.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 251.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 255.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 256.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 259.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 263.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 268.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 272.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 275.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 278.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 282.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 643 ; free virtual = 13328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 643 ; free virtual = 13328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 634 ; free virtual = 13320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 629 ; free virtual = 13316
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:22:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:22:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 602 ; free virtual = 13290
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:31:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:30:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:22:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:31:27) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:30:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:22:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:31:27) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:30:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:22:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:26)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 508 ; free virtual = 13197
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.24 seconds; current allocated memory: 233.169 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 233.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 234.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 235.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 236.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 236.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 237.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 238.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 239.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 240.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 240.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 241.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 242.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 242.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 242.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 243.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 245.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 245.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 246.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 247.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 249.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 252.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 255.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 257.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 260.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 265.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 269.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 273.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 277.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 280.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 284.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 289.728 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 678 ; free virtual = 13219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 678 ; free virtual = 13219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 670 ; free virtual = 13212
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 665 ; free virtual = 13207
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:42) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:42) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:42) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:2)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 638 ; free virtual = 13181
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:26)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 543 ; free virtual = 13087
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.08 seconds; current allocated memory: 233.113 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 233.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 234.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 235.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 236.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (11.446ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[183] ('mul_ln50', ../layers_c/depthwise_conv2d.cpp:50) [182]  (3.36 ns)
	'add' operation of DSP[183] ('add_ln50_3', ../layers_c/depthwise_conv2d.cpp:50) [183]  (3.02 ns)
	'add' operation ('add_ln50_4', ../layers_c/depthwise_conv2d.cpp:50) [192]  (1.81 ns)
	'getelementptr' operation ('input_addr_2', ../layers_c/depthwise_conv2d.cpp:50) [194]  (0 ns)
	'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:50) on array 'input_r' [195]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 236.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 237.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 239.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (11.273ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[181] ('mul_ln50', ../layers_c/depthwise_conv2d.cpp:50) [180]  (3.36 ns)
	'add' operation of DSP[181] ('add_ln50_4', ../layers_c/depthwise_conv2d.cpp:50) [181]  (3.02 ns)
	'add' operation ('add_ln50_5', ../layers_c/depthwise_conv2d.cpp:50) [190]  (1.64 ns)
	'getelementptr' operation ('input_addr_4', ../layers_c/depthwise_conv2d.cpp:50) [192]  (0 ns)
	'load' operation ('input_load_4', ../layers_c/depthwise_conv2d.cpp:50) on array 'input_r' [193]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 240.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 241.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 242.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 242.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 242.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 243.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 244.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 245.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 246.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 247.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 248.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 252.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 255.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 257.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 259.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 264.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_6ns_4ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 269.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 273.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 276.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 279.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 284.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 618 ; free virtual = 13169
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 618 ; free virtual = 13169
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 610 ; free virtual = 13162
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 605 ; free virtual = 13157
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:24:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:24:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 579 ; free virtual = 13132
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:24:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 484 ; free virtual = 13038
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.09 seconds; current allocated memory: 232.884 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 233.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 234.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 234.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 235.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 237.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 239.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 240.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 241.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 242.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 244.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 245.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 246.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 248.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 251.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 254.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 255.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_7ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 258.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 262.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_6ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 267.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 271.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 274.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 277.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 281.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 479 ; free virtual = 13057
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 479 ; free virtual = 13057
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 472 ; free virtual = 13051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 467 ; free virtual = 13047
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:24:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:24:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 440 ; free virtual = 13021
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:24:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 346 ; free virtual = 12927
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.1 seconds; current allocated memory: 232.924 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 233.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 233.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 234.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 234.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 235.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 236.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 237.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 239.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 240.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 241.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 242.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 244.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 244.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 245.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 246.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 248.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 251.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 254.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 256.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_7ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 258.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 262.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_6ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 267.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 271.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 274.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 277.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 281.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 458 ; free virtual = 13038
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 458 ; free virtual = 13038
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 450 ; free virtual = 13031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 445 ; free virtual = 13026
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:24:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:24:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 418 ; free virtual = 13000
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:24:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 323 ; free virtual = 12906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.2 seconds; current allocated memory: 232.885 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 233.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 233.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 234.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 234.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 236.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 237.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 238.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 239.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 240.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 241.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 242.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 244.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 244.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 245.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 246.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 248.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 251.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 254.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 255.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_7ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 258.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 262.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_6ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 267.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 271.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 274.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 277.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 281.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 439 ; free virtual = 13018
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 439 ; free virtual = 13018
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 431 ; free virtual = 13011
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 426 ; free virtual = 13006
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:43) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:24:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:24:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 399 ; free virtual = 12981
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:24:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 305 ; free virtual = 12887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.2 seconds; current allocated memory: 232.922 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 233.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 233.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 234.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 234.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 235.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 236.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 237.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 238.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 239.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 240.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 241.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 242.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 244.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 244.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 245.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 246.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 248.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 251.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 254.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 256.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_7ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 258.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 262.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_6ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 267.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 271.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 274.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 277.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 281.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 385 ; free virtual = 12918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 385 ; free virtual = 12918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 377 ; free virtual = 12911
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 372 ; free virtual = 12906
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:43:57) to (../layers_c/depthwise_conv2d.cpp:43:49) in function 'depthwise_conv2d_fix16.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:43:57) to (../layers_c/depthwise_conv2d.cpp:43:49) in function 'depthwise_conv2d_fix16.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:43:57) to (../layers_c/depthwise_conv2d.cpp:43:49) in function 'depthwise_conv2d_fix16'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 346 ; free virtual = 12881
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39:26) in function 'depthwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39:26) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:39:26) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:24:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:24:49)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:49)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 252 ; free virtual = 12788
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.47 seconds; current allocated memory: 232.195 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 232.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 233.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 233.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 234.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 234.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 235.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 236.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 238.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 239.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 239.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 240.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 241.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 241.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 242.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 243.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 244.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 245.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 247.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 250.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 252.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 254.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_7ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 257.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 261.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_6ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 265.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 269.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 272.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 275.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 279.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 285.113 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_1' is read-only, switch it to a ROM.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 379 ; free virtual = 12865
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 379 ; free virtual = 12865
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 371 ; free virtual = 12859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 366 ; free virtual = 12854
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 342 ; free virtual = 12831
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:49)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 247 ; free virtual = 12737
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.73 seconds; current allocated memory: 232.030 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 232.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 233.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 233.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 234.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 234.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 234.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 234.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[162] ('mul_ln42', ../layers_c/depthwise_conv2d.cpp:42) [154]  (3.36 ns)
	'add' operation of DSP[162] ('add_ln42_2', ../layers_c/depthwise_conv2d.cpp:42) [162]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/depthwise_conv2d.cpp:42) [164]  (0 ns)
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' [165]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 235.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 236.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[160] ('mul_ln42', ../layers_c/depthwise_conv2d.cpp:42) [152]  (3.36 ns)
	'add' operation of DSP[160] ('add_ln42_2', ../layers_c/depthwise_conv2d.cpp:42) [160]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/depthwise_conv2d.cpp:42) [162]  (0 ns)
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' [163]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 238.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 239.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 240.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 240.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 240.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 241.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 242.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 242.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 244.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 245.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 246.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 249.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 252.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 254.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_7ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 256.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 260.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_6ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 265.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 268.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 272.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 275.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 279.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 284.690 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 414 ; free virtual = 12829
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 414 ; free virtual = 12829
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 406 ; free virtual = 12821
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 401 ; free virtual = 12817
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 376 ; free virtual = 12793
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:26)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 281 ; free virtual = 12698
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.72 seconds; current allocated memory: 233.216 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 233.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 234.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 235.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 235.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 236.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 237.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 238.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 239.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 240.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 241.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 241.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 242.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 242.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 243.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 243.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 244.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 245.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 245.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 246.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 247.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 249.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 252.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 255.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 257.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 260.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 265.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 269.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 273.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 277.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 280.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 284.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 289.781 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 379 ; free virtual = 12192
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 379 ; free virtual = 12192
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 371 ; free virtual = 12185
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 366 ; free virtual = 12180
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:2)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:2)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 339 ; free virtual = 12154
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.4.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.4' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.4.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.4' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.4.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.4' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:26)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 237 ; free virtual = 12053
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.43 seconds; current allocated memory: 238.119 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_3', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 239.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 242.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 242.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 242.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 243.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_3', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 244.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 246.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 248.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 249.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 251.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 252.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 253.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 253.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 254.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 255.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 255.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 256.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 256.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 259.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 260.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 265.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 272.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 274.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 278.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 286.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 292.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 299.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 303.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 306.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 310.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 510 ; free virtual = 12182
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 510 ; free virtual = 12182
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 502 ; free virtual = 12175
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 497 ; free virtual = 12171
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 470 ; free virtual = 12145
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 901.223 ; gain = 192.000 ; free physical = 372 ; free virtual = 12048
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.43 seconds; current allocated memory: 236.976 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 238.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 240.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 240.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 241.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 241.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 242.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 243.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 244.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 245.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 246.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 247.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 248.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 249.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 249.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 249.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 250.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 251.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 251.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 252.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 253.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 255.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 256.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 261.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 268.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 270.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 273.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 280.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 286.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 292.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 296.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 496 ; free virtual = 12163
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 496 ; free virtual = 12163
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 487 ; free virtual = 12156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 482 ; free virtual = 12151
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:26) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:39) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MemBank_A' (../mnist_AXI_Stream.cpp:59) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'MemBank_B' (../mnist_AXI_Stream.cpp:59) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/up_sampling2d.cpp:16:65) to (../layers_c/up_sampling2d.cpp:19:2) in function 'up_sampling2d_fix16'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/pointwise_conv2d.cpp:35:1) to (../layers_c/pointwise_conv2d.cpp:34:49) in function 'pointwise_conv2d_fix16.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/pointwise_conv2d.cpp:35:1) to (../layers_c/pointwise_conv2d.cpp:34:49) in function 'pointwise_conv2d_fix16.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/pointwise_conv2d.cpp:35:1) to (../layers_c/pointwise_conv2d.cpp:34:49) in function 'pointwise_conv2d_fix16.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/pointwise_conv2d.cpp:35:1) to (../layers_c/pointwise_conv2d.cpp:34:49) in function 'pointwise_conv2d_fix16.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/pointwise_conv2d.cpp:35:1) to (../layers_c/pointwise_conv2d.cpp:34:49) in function 'pointwise_conv2d_fix16'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/padding2d.cpp:25:58) to (../layers_c/padding2d.cpp:29:2) in function 'padding2d_fix16'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/max_pooling2d.cpp:25:22) to (../layers_c/max_pooling2d.cpp:24:64) in function 'max_pooling2d_fix16'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:43:2) to (../layers_c/depthwise_conv2d.cpp:52:5) in function 'depthwise_conv2d_fix16.2'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:43:2) to (../layers_c/depthwise_conv2d.cpp:52:5) in function 'depthwise_conv2d_fix16.2'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:43:2) to (../layers_c/depthwise_conv2d.cpp:52:5) in function 'depthwise_conv2d_fix16.1'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:43:2) to (../layers_c/depthwise_conv2d.cpp:52:5) in function 'depthwise_conv2d_fix16.1'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:43:2) to (../layers_c/depthwise_conv2d.cpp:52:5) in function 'depthwise_conv2d_fix16'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../layers_c/depthwise_conv2d.cpp:43:2) to (../layers_c/depthwise_conv2d.cpp:52:5) in function 'depthwise_conv2d_fix16'... converting 28 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...30 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...34 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 454 ; free virtual = 12124
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:51)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:51)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:51)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:51)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 354 ; free virtual = 12025
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.15 seconds; current allocated memory: 239.933 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 240.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 243.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 246.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 247.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 247.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 247.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 248.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 250.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 252.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 253.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 254.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 255.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 256.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 257.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 258.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
WARNING: [SCHED 204-21] Estimated clock period (9.992ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[87] ('mul_ln19_5', ../layers_c/up_sampling2d.cpp:19) [76]  (3.36 ns)
	'add' operation of DSP[87] ('add_ln19_1', ../layers_c/up_sampling2d.cpp:19) [87]  (3.02 ns)
	'urem' operation ('urem_ln19', ../layers_c/up_sampling2d.cpp:19) [88]  (3.61 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 258.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 258.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 259.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 260.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 261.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 261.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 262.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 264.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_urem_14ns_14ns_14_18_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_16ns_14ns_16_20_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 267.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_15s_16s_30_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_30ns_14ns_30_34_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 274.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_14s_14ns_14_18_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_16ns_14ns_16_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 285.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_urem_14ns_14ns_14_18_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 287.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_14ns_14ns_14_18_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 292.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_14ns_14ns_14_18_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_14s_14ns_14_18_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 301.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 307.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_14s_14ns_14_18_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 313.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_14ns_14ns_14_18_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 317.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_14ns_14ns_14_18_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_14s_14ns_14_18_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 320.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_14s_14ns_14_18_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_urem_16ns_14ns_16_20_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 325.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 330.995 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'network_urem_16ns_14ns_16_20_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'network_urem_14ns_14ns_14_18_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'network_urem_30ns_14ns_30_34_1_div'
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'network_urem_14s_14ns_14_18_1_div'
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'network_urem_14ns_14ns_14_18_seq_1_div'
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_1_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_3_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_4_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_4_w_s_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_A_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_B_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_Out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_keep_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_user_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1032.191 ; gain = 322.969 ; free physical = 203 ; free virtual = 11919
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 469 ; free virtual = 12138
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 469 ; free virtual = 12138
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 461 ; free virtual = 12130
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 456 ; free virtual = 12126
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 427 ; free virtual = 12098
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 333 ; free virtual = 12004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.78 seconds; current allocated memory: 233.670 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 234.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 235.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 236.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 236.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 237.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 238.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 239.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 240.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 240.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 241.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 242.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 243.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 243.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 244.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 245.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 245.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 246.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 248.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 249.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 253.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 257.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 259.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 262.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 267.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 272.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 276.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 280.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 283.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 287.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11162 ; free virtual = 15178
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11162 ; free virtual = 15178
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11149 ; free virtual = 15172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11144 ; free virtual = 15167
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:24) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:24) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:24) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:24) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:24) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11116 ; free virtual = 15141
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:5)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:5)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:5)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11021 ; free virtual = 15046
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.89 seconds; current allocated memory: 233.420 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 233.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 234.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 235.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 235.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 237.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 238.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 239.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 239.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 240.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 241.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 241.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 242.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 242.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 243.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 243.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 245.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 245.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 247.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 249.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 252.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 257.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 258.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 261.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 266.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 270.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 275.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 278.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 281.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11095 ; free virtual = 15153
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11095 ; free virtual = 15153
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11086 ; free virtual = 15146
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11081 ; free virtual = 15142
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:25:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:25:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:25:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:25).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11054 ; free virtual = 15116
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10959 ; free virtual = 15020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.99 seconds; current allocated memory: 233.702 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 234.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 234.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 235.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 236.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 237.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 238.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 239.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 240.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 240.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 241.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln36_2', ../layers_c/pointwise_conv2d.cpp:36) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 242.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 243.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 243.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln36_2', ../layers_c/pointwise_conv2d.cpp:36) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 244.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 245.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 245.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 247.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 248.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 250.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 253.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 258.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 259.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 262.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 267.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 272.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 276.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 280.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 283.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 287.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11037 ; free virtual = 15067
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11037 ; free virtual = 15067
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11029 ; free virtual = 15060
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 11024 ; free virtual = 15056
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_4_b_p' automatically.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10997 ; free virtual = 15030
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10901 ; free virtual = 14934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.45 seconds; current allocated memory: 233.703 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 234.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 234.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 235.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 236.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 237.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 238.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[172] ('mul_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [171]  (3.36 ns)
	'add' operation of DSP[172] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [172]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [175]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [176]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 239.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 240.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 240.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 241.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[164] ('mul_ln36_2', ../layers_c/pointwise_conv2d.cpp:36) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 242.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 243.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 243.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 243.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[166] ('mul_ln36_2', ../layers_c/pointwise_conv2d.cpp:36) [165]  (3.36 ns)
	'add' operation of DSP[166] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [166]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [169]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [170]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 244.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 245.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 245.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 246.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 248.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 250.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 253.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 258.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 259.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 262.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 267.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 272.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 276.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 280.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 283.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 287.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 853.227 ; gain = 128.000 ; free physical = 10974 ; free virtual = 15005
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 853.227 ; gain = 128.000 ; free physical = 10974 ; free virtual = 15005
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 853.227 ; gain = 128.000 ; free physical = 10966 ; free virtual = 14997
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 853.227 ; gain = 128.000 ; free physical = 10960 ; free virtual = 14993
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:26:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:26).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 853.227 ; gain = 128.000 ; free physical = 10932 ; free virtual = 14965
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:30:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:29:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:22:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:22:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:22:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 917.227 ; gain = 192.000 ; free physical = 10836 ; free virtual = 14870
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.11 seconds; current allocated memory: 217.756 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 218.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 218.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 219.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 220.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 220.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 220.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 221.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 221.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 222.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[169] ('mul_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [168]  (3.36 ns)
	'add' operation of DSP[169] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [169]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [172]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [173]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 223.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 224.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 224.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[161] ('mul_ln36_2', ../layers_c/pointwise_conv2d.cpp:36) [160]  (3.36 ns)
	'add' operation of DSP[161] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [161]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [164]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [165]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 226.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 227.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 227.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 227.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[163] ('mul_ln36_2', ../layers_c/pointwise_conv2d.cpp:36) [162]  (3.36 ns)
	'add' operation of DSP[163] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [163]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [166]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [167]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 228.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 229.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln36_1', ../layers_c/pointwise_conv2d.cpp:36) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:36) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:36) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 229.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 230.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 231.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 232.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 234.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 237.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 242.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 243.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 246.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 251.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 256.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 260.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 264.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 267.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10909 ; free virtual = 14942
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10909 ; free virtual = 14942
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10900 ; free virtual = 14934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10895 ; free virtual = 14930
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:28).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10868 ; free virtual = 14903
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:32:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:27) in function 'pointwise_conv2d_fix16.3' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:27) in function 'pointwise_conv2d_fix16.2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:27) in function 'pointwise_conv2d_fix16.1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:27) in function 'pointwise_conv2d_fix16' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:24:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:24:5)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:24:5)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:24:5)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:24:5)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10773 ; free virtual = 14809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.1 seconds; current allocated memory: 233.544 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 234.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_3', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 234.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 235.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 236.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 236.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 237.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 238.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 239.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 240.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 240.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 241.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 242.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 242.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 243.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 243.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 243.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 244.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 245.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 246.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 247.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 249.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 253.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 257.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 259.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 262.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 266.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 271.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 275.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 278.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 281.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 285.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10770 ; free virtual = 14834
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10770 ; free virtual = 14834
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10761 ; free virtual = 14827
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10756 ; free virtual = 14822
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10729 ; free virtual = 14796
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10634 ; free virtual = 14701
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.96 seconds; current allocated memory: 233.682 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 234.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 234.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 235.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 236.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 236.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 237.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 238.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[169] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [168]  (3.36 ns)
	'add' operation of DSP[169] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [169]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [172]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [173]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 239.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 240.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 240.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 241.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[161] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [160]  (3.36 ns)
	'add' operation of DSP[161] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [161]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [164]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [165]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 242.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln19_4', ../layers_c/up_sampling2d.cpp:19) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln19', ../layers_c/up_sampling2d.cpp:19) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:19) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:19) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 243.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 243.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[163] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [162]  (3.36 ns)
	'add' operation of DSP[163] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [166]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [167]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 244.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 245.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [155]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [156]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 245.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 246.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 247.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 248.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 250.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 253.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 258.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 259.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 262.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 267.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 272.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 276.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 280.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.833ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10744 ; free virtual = 14809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10744 ; free virtual = 14809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10736 ; free virtual = 14802
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10731 ; free virtual = 14798
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10705 ; free virtual = 14773
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10609 ; free virtual = 14678
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.18 seconds; current allocated memory: 234.657 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 2ns, effective delay budget: 4.667ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix' consists of the following:
	'mul' operation of DSP[151] ('mul_ln42', ../layers_c/depthwise_conv2d.cpp:42) [151]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 235.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 236.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 2ns, effective delay budget: 4.667ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix' consists of the following:
	'mul' operation of DSP[63] ('mul_ln37', ../layers_c/pointwise_conv2d.cpp:37) [63]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 237.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33_1', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_4', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 2ns, effective delay budget: 4.667ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[142] ('mul_ln42_2', ../layers_c/depthwise_conv2d.cpp:42) [142]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 238.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 239.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_1' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 2ns, effective delay budget: 4.667ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[169] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [168]  (3.36 ns)
	'add' operation of DSP[169] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [169]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 240.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 241.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33_2', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_12', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 2ns, effective delay budget: 4.667ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[140] ('mul_ln42_9', ../layers_c/depthwise_conv2d.cpp:42) [140]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 242.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_2' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 2ns, effective delay budget: 4.667ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[161] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [160]  (3.36 ns)
	'add' operation of DSP[161] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [161]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 243.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'up_sampling2d_fix16' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('out_w', ../layers_c/up_sampling2d.cpp:16) and 'icmp' operation ('icmp_ln16_1', ../layers_c/up_sampling2d.cpp:16).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 2ns, effective delay budget: 4.667ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	wire read on port 'output_depth' (../layers_c/up_sampling2d.cpp:6) [10]  (0 ns)
	'mul' operation of DSP[25] ('mul_ln6_1', ../layers_c/up_sampling2d.cpp:6) [25]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 244.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 245.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_3' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 2ns, effective delay budget: 4.667ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[163] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [162]  (3.36 ns)
	'add' operation of DSP[163] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 246.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_4' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 2ns, effective delay budget: 4.667ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 247.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 248.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 248.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 250.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 251.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 255.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 259.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 261.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 264.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_16s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 269.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 274.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_32s_16s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 279.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 283.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_32s_16s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 286.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_16s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 290.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 296.250 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'network_mul_16s_32s_32_5_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'network_mul_32s_16s_32_5_1_MulnS_1'
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10643 ; free virtual = 14724
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10643 ; free virtual = 14724
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10635 ; free virtual = 14717
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10630 ; free virtual = 14713
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10603 ; free virtual = 14686
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10507 ; free virtual = 14591
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.99 seconds; current allocated memory: 234.652 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 235.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 237.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 238.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 239.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 240.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 241.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 243.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 244.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 244.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 245.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 246.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 249.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 250.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 254.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 258.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 260.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 263.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 268.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 272.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 277.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 280.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 283.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 287.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10645 ; free virtual = 14692
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10645 ; free virtual = 14692
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10637 ; free virtual = 14686
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10632 ; free virtual = 14681
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10606 ; free virtual = 14656
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10510 ; free virtual = 14561
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.18 seconds; current allocated memory: 234.610 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 235.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 236.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 237.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 238.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33_1', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_4', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 238.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 239.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_1' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 240.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 241.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33_2', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_12', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 242.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 243.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_2' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 243.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 244.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'up_sampling2d_fix16' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('out_w', ../layers_c/up_sampling2d.cpp:16) and 'icmp' operation ('icmp_ln16_1', ../layers_c/up_sampling2d.cpp:16).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 245.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 245.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_3' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 247.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_4' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('select_ln32_1', ../layers_c/pointwise_conv2d.cpp:32) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 247.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 248.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 248.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.51875ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('call_ln87', ../mnist_AXI_Stream.cpp:87) to 'padding2d_fix16' (5.52 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 250.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 251.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_3_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 255.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 260.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 262.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_3_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 265.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_16s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 270.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_3_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 275.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_32s_16s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 280.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 284.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_3_1': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.833ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10600 ; free virtual = 14689
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10600 ; free virtual = 14689
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10592 ; free virtual = 14682
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10587 ; free virtual = 14677
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10560 ; free virtual = 14651
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10465 ; free virtual = 14556
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.98 seconds; current allocated memory: 234.600 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 0.833ns, effective delay budget: 5.834ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix' consists of the following:
	'mul' operation of DSP[151] ('mul_ln42', ../layers_c/depthwise_conv2d.cpp:42) [151]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 235.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 236.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 0.833ns, effective delay budget: 5.834ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix' consists of the following:
	'mul' operation of DSP[63] ('mul_ln37', ../layers_c/pointwise_conv2d.cpp:37) [63]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 237.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_3', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 0.833ns, effective delay budget: 5.834ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[142] ('mul_ln42_2', ../layers_c/depthwise_conv2d.cpp:42) [142]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 238.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 239.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 0.833ns, effective delay budget: 5.834ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[169] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [168]  (3.36 ns)
	'add' operation of DSP[169] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [169]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 240.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_11', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 0.833ns, effective delay budget: 5.834ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[140] ('mul_ln42_9', ../layers_c/depthwise_conv2d.cpp:42) [140]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 0.833ns, effective delay budget: 5.834ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[161] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [160]  (3.36 ns)
	'add' operation of DSP[161] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [161]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 243.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 0.833ns, effective delay budget: 5.834ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	wire read on port 'output_depth' (../layers_c/up_sampling2d.cpp:6) [10]  (0 ns)
	'mul' operation of DSP[25] ('mul_ln6_1', ../layers_c/up_sampling2d.cpp:6) [25]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 244.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 245.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 0.833ns, effective delay budget: 5.834ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[163] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [162]  (3.36 ns)
	'add' operation of DSP[163] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 246.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 0.833ns, effective delay budget: 5.834ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 247.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 247.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 248.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (6.97775ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 0.833ns, effective delay budget: 5.834ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('call_ln87', ../mnist_AXI_Stream.cpp:87) to 'padding2d_fix16' (6.98 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 250.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 251.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 255.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 259.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 261.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 264.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_16s_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 269.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 274.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_32s_16s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 278.902 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 0.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.062ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10585 ; free virtual = 14673
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10585 ; free virtual = 14673
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10577 ; free virtual = 14667
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10572 ; free virtual = 14662
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10546 ; free virtual = 14637
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10451 ; free virtual = 14542
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (3.74ns) of 'mul' operation ('mul_ln13', ../layers_c/padding2d.cpp:13) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (3.74ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'padding2d_fix16' consists of the following:
	wire read on port 'input_height' (../layers_c/padding2d.cpp:5) [7]  (0 ns)
	'mul' operation ('mul_ln13_1', ../layers_c/padding2d.cpp:13) [19]  (3.74 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.07 seconds; current allocated memory: 234.696 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.15ns) of 'mul' operation of DSP[151] ('mul_ln42', ../layers_c/depthwise_conv2d.cpp:42) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32', ../layers_c/depthwise_conv2d.cpp:32) and 'select' operation ('select_ln24', ../layers_c/depthwise_conv2d.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_4', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 21.
WARNING: [SCHED 204-21] Estimated clock period (2.15ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix' consists of the following:
	'mul' operation of DSP[211] ('mul_ln42_7', ../layers_c/depthwise_conv2d.cpp:42) [211]  (2.15 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 236.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 237.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.17ns) of 'add' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:37) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (2.16606ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix' consists of the following:
	'add' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:37) [66]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 237.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (4.35ns) of 'mul' operation ('tmp1', ../layers_c/max_pooling2d.cpp:25) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
WARNING: [SCHED 204-21] Estimated clock period (4.35ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pooling2d_fix16' consists of the following:
	'mul' operation ('tmp1', ../layers_c/max_pooling2d.cpp:25) [74]  (4.35 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 238.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (4.35ns) of 'mul' operation ('tmp12_0_0_mid2', ../layers_c/depthwise_conv2d.cpp:4) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32', ../layers_c/depthwise_conv2d.cpp:32) and 'select' operation ('select_ln24', ../layers_c/depthwise_conv2d.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33_1', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_4', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (4.35ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_2' consists of the following:
	'mul' operation ('tmp12_0_0_mid2', ../layers_c/depthwise_conv2d.cpp:4) [124]  (4.35 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 239.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 240.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.79ns) of 'mul' operation ('mul_ln37', ../layers_c/pointwise_conv2d.cpp:37) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_1' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32_11', ../layers_c/pointwise_conv2d.cpp:32) and 'select' operation ('select_ln37', ../layers_c/pointwise_conv2d.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_1' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 34.
WARNING: [SCHED 204-21] Estimated clock period (3.14425ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) [181]  (1.78 ns)
	'phi' operation ('in_d') with incoming values : ('in_d', ../layers_c/pointwise_conv2d.cpp:34) [109]  (0 ns)
	'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34) [152]  (1.36 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 241.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 242.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (3.78ns) of 'mul' operation ('mul_ln42', ../layers_c/depthwise_conv2d.cpp:42) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32', ../layers_c/depthwise_conv2d.cpp:32) and 'select' operation ('select_ln24', ../layers_c/depthwise_conv2d.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33_2', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_12', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (3.78ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_1' consists of the following:
	'phi' operation ('out_d_0', ../layers_c/depthwise_conv2d.cpp:24) with incoming values : ('select_ln24_9', ../layers_c/depthwise_conv2d.cpp:24) [27]  (0 ns)
	'mul' operation ('mul_ln42', ../layers_c/depthwise_conv2d.cpp:42) [37]  (3.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 243.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.79ns) of 'mul' operation ('mul_ln37', ../layers_c/pointwise_conv2d.cpp:37) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_2' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32_8', ../layers_c/pointwise_conv2d.cpp:32) and 'select' operation ('select_ln37', ../layers_c/pointwise_conv2d.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_2' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 34.
WARNING: [SCHED 204-21] Estimated clock period (3.037ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) [172]  (1.74 ns)
	'phi' operation ('in_d') with incoming values : ('in_d', ../layers_c/pointwise_conv2d.cpp:34) [104]  (0 ns)
	'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34) [144]  (1.3 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 245.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 246.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (3.78ns) of 'mul' operation ('mul_ln19_1', ../layers_c/up_sampling2d.cpp:19) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'up_sampling2d_fix16' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln15', ../layers_c/up_sampling2d.cpp:15) and 'select' operation ('select_ln19', ../layers_c/up_sampling2d.cpp:19).
WARNING: [SCHED 204-68] The II Violation in module 'up_sampling2d_fix16' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('out_w', ../layers_c/up_sampling2d.cpp:16) and 'icmp' operation ('icmp_ln16_1', ../layers_c/up_sampling2d.cpp:16).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 14.
WARNING: [SCHED 204-21] Estimated clock period (3.78ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation ('mul_ln19_3', ../layers_c/up_sampling2d.cpp:19) [55]  (3.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 246.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.79ns) of 'mul' operation ('mul_ln37', ../layers_c/pointwise_conv2d.cpp:37) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_3' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32_5', ../layers_c/pointwise_conv2d.cpp:32) and 'select' operation ('select_ln37', ../layers_c/pointwise_conv2d.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_3' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 34.
WARNING: [SCHED 204-21] Estimated clock period (3.037ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) [174]  (1.74 ns)
	'phi' operation ('in_d') with incoming values : ('in_d', ../layers_c/pointwise_conv2d.cpp:34) [104]  (0 ns)
	'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34) [146]  (1.3 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 247.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 249.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.79ns) of 'mul' operation ('mul_ln37', ../layers_c/pointwise_conv2d.cpp:37) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_4' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32_2', ../layers_c/pointwise_conv2d.cpp:32) and 'select' operation ('select_ln37', ../layers_c/pointwise_conv2d.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_4' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_4' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 35.
WARNING: [SCHED 204-21] Estimated clock period (3.14425ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) [164]  (1.78 ns)
	'phi' operation ('in_d') with incoming values : ('in_d', ../layers_c/pointwise_conv2d.cpp:34) [93]  (0 ns)
	'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34) [135]  (1.36 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 249.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 250.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.57ns) of 'store' operation ('sig_buffer_user_V_ad_write_ln75', ../mnist_AXI_Stream.cpp:75) of variable 'input_data_user_V_tm', ../mnist_AXI_Stream.cpp:28 on array 'sig_buffer.user.V', ../mnist_AXI_Stream.cpp:64 exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.062ns, effective cycle time: 0.438ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'add' operation ('i', ../mnist_AXI_Stream.cpp:79) and 'add' operation ('i', ../mnist_AXI_Stream.cpp:79).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (2.7485ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.062ns, effective delay budget: 0.438ns).
WARNING: [SCHED 204-21] The critical path in module 'network' consists of the following:
	'icmp' operation ('icmp_ln173', ../mnist_AXI_Stream.cpp:173) [106]  (1.77 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 251.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 252.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 254.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 258.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 262.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 264.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 268.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_add_23ns_23s_23_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_16s_32s_32_19_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 273.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 278.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_3_1' is changed to 'network_mux_83_16_3_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_add_22s_22ns_22_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_32s_16s_32_19_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_3_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 284.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 288.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_4_1' is changed to 'network_mux_164_16_4_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_7_1' is changed to 'network_mux_1287_16_7_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_add_22s_22ns_22_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_32s_16s_32_19_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_7_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_4_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 291.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_4_1' is changed to 'network_mux_164_16_4_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_add_23ns_23s_23_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_16s_32s_32_19_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_4_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 296.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'network_add_32s_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 302.178 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'network_mux_164_16_4_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'network_mux_164_16_4_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'network_mux_83_16_3_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'network_mux_1287_16_7_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'network_mux_164_32_4_1'
INFO: [RTMG 210-282] Generating pipelined core: 'network_mul_16s_32s_32_19_1_MulnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'network_add_23ns_23s_23_2_1_AddSubnS_0'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'network_mux_83_16_3_1_x'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'network_mux_646_16_6_1'
INFO: [RTMG 210-282] Generating pipelined core: 'network_mul_32s_16s_32_19_1_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'network_add_22s_22ns_22_2_1_AddSubnS_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'network_mux_164_16_4_1_x'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'network_mux_1287_16_7_1_x'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'network_mux_164_16_4_1_x0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'network_add_32s_32ns_32_2_1_AddSubnS_2'
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.334ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.833ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.334ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10466 ; free virtual = 14644
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10466 ; free virtual = 14644
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10458 ; free virtual = 14637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10453 ; free virtual = 14633
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10428 ; free virtual = 14608
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10332 ; free virtual = 14512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'padding2d_fix16' consists of the following:
	'add' operation ('add_ln23', ../layers_c/padding2d.cpp:23) [82]  (0 ns)
	'add' operation ('add_ln23_1', ../layers_c/padding2d.cpp:23) [83]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.89 seconds; current allocated memory: 234.767 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32', ../layers_c/depthwise_conv2d.cpp:32) and 'select' operation ('select_ln24', ../layers_c/depthwise_conv2d.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_6', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix' consists of the following:
	'mul' operation of DSP[151] ('mul_ln42', ../layers_c/depthwise_conv2d.cpp:42) [151]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 236.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 237.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix' consists of the following:
	'mul' operation of DSP[63] ('mul_ln37', ../layers_c/pointwise_conv2d.cpp:37) [63]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 237.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.35ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pooling2d_fix16' consists of the following:
	'mul' operation ('tmp1', ../layers_c/max_pooling2d.cpp:25) [74]  (4.35 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 238.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32', ../layers_c/depthwise_conv2d.cpp:32) and 'select' operation ('select_ln24', ../layers_c/depthwise_conv2d.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33_1', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_6', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[142] ('mul_ln42_2', ../layers_c/depthwise_conv2d.cpp:42) [142]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 239.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 240.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_1' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32_11', ../layers_c/pointwise_conv2d.cpp:32) and 'select' operation ('select_ln37', ../layers_c/pointwise_conv2d.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_1' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 32.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[169] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [168]  (3.36 ns)
	'add' operation of DSP[169] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [169]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 241.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 242.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32', ../layers_c/depthwise_conv2d.cpp:32) and 'select' operation ('select_ln24', ../layers_c/depthwise_conv2d.cpp:24).
WARNING: [SCHED 204-68] The II Violation in module 'depthwise_conv2d_fix_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:42) and 'icmp' operation ('icmp_ln33_2', ../layers_c/depthwise_conv2d.cpp:33).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_14', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[140] ('mul_ln42_9', ../layers_c/depthwise_conv2d.cpp:42) [140]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 243.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_2' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32_8', ../layers_c/pointwise_conv2d.cpp:32) and 'select' operation ('select_ln37', ../layers_c/pointwise_conv2d.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_2' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 32.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[161] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [160]  (3.36 ns)
	'add' operation of DSP[161] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [161]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 244.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 245.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'up_sampling2d_fix16' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln15', ../layers_c/up_sampling2d.cpp:15) and 'select' operation ('select_ln19', ../layers_c/up_sampling2d.cpp:19).
WARNING: [SCHED 204-68] The II Violation in module 'up_sampling2d_fix16' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('out_w', ../layers_c/up_sampling2d.cpp:16) and 'icmp' operation ('icmp_ln16_1', ../layers_c/up_sampling2d.cpp:16).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	wire read on port 'output_depth' (../layers_c/up_sampling2d.cpp:6) [10]  (0 ns)
	'mul' operation of DSP[25] ('mul_ln6_1', ../layers_c/up_sampling2d.cpp:6) [25]  (6.38 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 246.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 246.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_3' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32_5', ../layers_c/pointwise_conv2d.cpp:32) and 'select' operation ('select_ln37', ../layers_c/pointwise_conv2d.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_3' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 32.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[163] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [162]  (3.36 ns)
	'add' operation of DSP[163] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 248.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_4' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('select_ln32_2', ../layers_c/pointwise_conv2d.cpp:32) and 'select' operation ('select_ln37', ../layers_c/pointwise_conv2d.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_4' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
WARNING: [SCHED 204-68] The II Violation in module 'pointwise_conv2d_fix_4' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:34) and 'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 32.
WARNING: [SCHED 204-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[152] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [151]  (3.36 ns)
	'add' operation of DSP[152] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 249.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 250.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'add' operation ('i', ../mnist_AXI_Stream.cpp:79) and 'add' operation ('i', ../mnist_AXI_Stream.cpp:79).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (2.7485ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 6.334ns, effective delay budget: 0.333ns).
WARNING: [SCHED 204-21] The critical path in module 'network' consists of the following:
	'icmp' operation ('icmp_ln173', ../mnist_AXI_Stream.cpp:173) [106]  (1.77 ns)
	blocking operation 0.978 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 250.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 252.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 253.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 257.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 262.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 263.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 267.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_add_23ns_23s_23_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_16s_32s_32_19_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 272.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 277.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_3_1' is changed to 'network_mux_83_16_3_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_add_22s_22ns_22_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_32s_16s_32_19_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_3_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 282.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 286.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_4_1' is changed to 'network_mux_164_16_4_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_7_1' is changed to 'network_mux_1287_16_7_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_add_22s_22ns_22_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_32s_16s_32_19_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_7_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_4_1_x': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10347 ; free virtual = 14513
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10347 ; free virtual = 14513
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10338 ; free virtual = 14506
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10334 ; free virtual = 14502
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10307 ; free virtual = 14476
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:23:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10212 ; free virtual = 14382
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.65 seconds; current allocated memory: 232.992 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 233.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 233.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 234.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 234.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 235.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 236.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 236.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 237.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 238.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 239.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 239.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 240.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 240.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 241.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 241.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 242.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 243.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 243.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 244.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 245.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 246.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 249.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 252.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 253.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 256.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 259.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_94_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 263.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 267.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 270.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 273.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 277.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10311 ; free virtual = 14458
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10311 ; free virtual = 14458
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10303 ; free virtual = 14452
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10298 ; free virtual = 14447
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:35) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10272 ; free virtual = 14422
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33:27) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:26)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10177 ; free virtual = 14327
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.86 seconds; current allocated memory: 234.244 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 234.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 235.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 236.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 237.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 238.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 239.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 240.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 241.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 242.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 243.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 243.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 244.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 245.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 246.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 248.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 249.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 253.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 256.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 258.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 260.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 265.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 269.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10367 ; free virtual = 14430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10367 ; free virtual = 14430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10358 ; free virtual = 14422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10353 ; free virtual = 14417
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10327 ; free virtual = 14392
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10231 ; free virtual = 14297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.95 seconds; current allocated memory: 234.497 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:41) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 235.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 236.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 236.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:41) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 239.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_10', ../layers_c/depthwise_conv2d.cpp:41) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 241.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 242.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 242.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 243.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 244.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 244.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 245.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 246.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 248.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 250.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 253.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 257.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 258.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 261.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 266.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10342 ; free virtual = 14388
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10342 ; free virtual = 14388
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10334 ; free virtual = 14381
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10329 ; free virtual = 14377
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10303 ; free virtual = 14351
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:33:26) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-522] Cannot merge loops in region 'hls_label_0': loops have different non-static trip counts.
WARNING: [XFORM 203-522] Cannot merge loops in region 'hls_label_0': loops have different non-static trip counts.
WARNING: [XFORM 203-522] Cannot merge loops in region 'hls_label_0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10207 ; free virtual = 14256
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.07 seconds; current allocated memory: 234.530 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:41) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 235.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 236.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 236.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 237.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:41) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 238.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 239.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 239.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 240.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_10', ../layers_c/depthwise_conv2d.cpp:41) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 241.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 242.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 242.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 243.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 243.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 244.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 244.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 245.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 246.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 247.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 248.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 250.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 253.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 257.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 259.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 261.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 266.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_7ns_5ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 270.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 275.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 278.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 281.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 285.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 290.825 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_3_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_4_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_4_w_s_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_A_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_B_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_Out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_keep_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_user_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1032.191 ; gain = 322.969 ; free physical = 10109 ; free virtual = 14186
INFO: [VHDL 208-304] Generating VHDL RTL for network.
INFO: [VLOG 209-307] Generating Verilog RTL for network.
INFO: [HLS 200-112] Total elapsed time: 59.48 seconds; peak allocated memory: 290.825 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10323 ; free virtual = 14369
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10323 ; free virtual = 14369
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10315 ; free virtual = 14363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10310 ; free virtual = 14358
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10284 ; free virtual = 14332
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10188 ; free virtual = 14237
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.11 seconds; current allocated memory: 234.848 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:40) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 236.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 237.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 238.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 239.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 240.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 241.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 243.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 244.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 244.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 244.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 245.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 247.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 249.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 251.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 254.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 258.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 260.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 263.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 268.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 272.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 277.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 280.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 283.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 287.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 293.058 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10286 ; free virtual = 14333
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10286 ; free virtual = 14333
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10278 ; free virtual = 14326
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10273 ; free virtual = 14322
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10247 ; free virtual = 14296
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10151 ; free virtual = 14201
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.06 seconds; current allocated memory: 234.854 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:42) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 236.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 237.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 238.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 239.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 240.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 241.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 241.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 244.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 248.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 249.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 251.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 254.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 258.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 260.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 263.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 268.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 272.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 277.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 280.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 283.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 287.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 293.110 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10267 ; free virtual = 14319
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10267 ; free virtual = 14319
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10258 ; free virtual = 14311
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10254 ; free virtual = 14307
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:34) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:49)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:49)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10227 ; free virtual = 14282
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:1)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:49)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10131 ; free virtual = 14186
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.14 seconds; current allocated memory: 234.895 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:39) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 236.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 237.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 237.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 238.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 239.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 240.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 242.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 244.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 245.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 246.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 249.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 251.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 254.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 258.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 260.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 263.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 268.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 272.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 277.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 280.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 283.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 287.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 293.177 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10244 ; free virtual = 14297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10244 ; free virtual = 14297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10236 ; free virtual = 14290
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10231 ; free virtual = 14285
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10205 ; free virtual = 14259
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10110 ; free virtual = 14165
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48 seconds; current allocated memory: 234.034 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 234.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 235.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 235.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 236.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 236.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 237.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 238.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 239.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 239.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 240.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 241.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 241.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 242.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 243.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 245.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 247.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 249.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_15s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 252.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 255.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 257.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_6ns_5ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_5ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 260.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 264.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_5ns_4ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_6ns_4ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 269.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 273.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 276.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 279.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 283.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 288.936 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_3_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_4_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_4_w_s_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_A_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_B_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_Out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_keep_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_user_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1032.191 ; gain = 322.969 ; free physical = 10013 ; free virtual = 14096
INFO: [VHDL 208-304] Generating VHDL RTL for network.
INFO: [VLOG 209-307] Generating Verilog RTL for network.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10206 ; free virtual = 14257
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10206 ; free virtual = 14257
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10197 ; free virtual = 14250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10192 ; free virtual = 14246
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10166 ; free virtual = 14220
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10070 ; free virtual = 14125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.09 seconds; current allocated memory: 234.851 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 236.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 237.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 238.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 238.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 239.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 240.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 241.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 242.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 243.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 244.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 244.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 246.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 247.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 249.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 251.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 254.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 258.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 260.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 263.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 268.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 272.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 277.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 280.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 283.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 287.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 293.064 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10179 ; free virtual = 14232
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10179 ; free virtual = 14232
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10171 ; free virtual = 14225
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10165 ; free virtual = 14220
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'Loop-0-0' in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10139 ; free virtual = 14194
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10043 ; free virtual = 14099
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.38 seconds; current allocated memory: 234.843 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 236.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 237.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 237.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 238.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 239.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 240.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 241.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 244.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 247.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 249.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 251.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 254.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 258.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 260.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 263.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 268.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 272.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 277.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 280.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 283.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 287.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 293.058 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10130 ; free virtual = 14194
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10130 ; free virtual = 14194
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10122 ; free virtual = 14187
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10117 ; free virtual = 14182
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 10090 ; free virtual = 14156
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9996 ; free virtual = 14062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.15 seconds; current allocated memory: 234.265 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 234.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 235.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 236.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 236.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 238.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 239.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 239.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 240.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 241.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 242.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 243.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 243.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 243.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 244.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 245.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 245.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 246.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 246.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 248.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 249.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 253.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 257.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 259.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 262.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9922 ; free virtual = 14126
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9922 ; free virtual = 14126
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9873 ; free virtual = 14109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9858 ; free virtual = 14102
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9699 ; free virtual = 14034
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:31:27) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9619 ; free virtual = 13939
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.75 seconds; current allocated memory: 234.917 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 236.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 237.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 237.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 239.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 239.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 240.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 242.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 244.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 245.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 246.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 249.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 251.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 254.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 258.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 260.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 263.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 268.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 273.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 277.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 281.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 283.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 288.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 293.344 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_3_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_4_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_4_w_s_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_A_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_B_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_MemBank_Out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_keep_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'network_sig_buffer_user_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1032.191 ; gain = 322.969 ; free physical = 9516 ; free virtual = 13865
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9742 ; free virtual = 14047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9742 ; free virtual = 14047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9734 ; free virtual = 14040
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9729 ; free virtual = 14036
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9702 ; free virtual = 14010
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9607 ; free virtual = 13915
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.18 seconds; current allocated memory: 234.905 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 236.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 237.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 237.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 237.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 238.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 239.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 239.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 240.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 242.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 244.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 244.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 247.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 249.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 251.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 254.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 258.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 260.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 263.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 268.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 273.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 277.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 281.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 283.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 287.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 293.315 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9712 ; free virtual = 14018
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9712 ; free virtual = 14018
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9704 ; free virtual = 14012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9699 ; free virtual = 14007
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.2' (../layers_c/pointwise_conv2d.cpp:43) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.2' (../layers_c/pointwise_conv2d.cpp:43) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.2' (../layers_c/pointwise_conv2d.cpp:43) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.2' (../layers_c/pointwise_conv2d.cpp:43) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.2' (../layers_c/pointwise_conv2d.cpp:43) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (../layers_c/pointwise_conv2d.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (../layers_c/pointwise_conv2d.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (../layers_c/pointwise_conv2d.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (../layers_c/pointwise_conv2d.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (../layers_c/pointwise_conv2d.cpp:17) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:28).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9671 ; free virtual = 13980
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:24:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:24:6)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:24:6)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:24:6)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:24:6)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-0' in function 'pointwise_conv2d_fix'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9573 ; free virtual = 13883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.08 seconds; current allocated memory: 238.311 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 238.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 239.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 240.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 241.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 241.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 242.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 243.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 244.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 246.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 246.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 247.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 248.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 250.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 250.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 250.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 251.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 253.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 253.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 255.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 256.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 257.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 258.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 262.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 266.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 268.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 271.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 276.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 282.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 286.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 291.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 294.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 299.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9648 ; free virtual = 13962
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9648 ; free virtual = 13962
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9639 ; free virtual = 13955
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9634 ; free virtual = 13950
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.2' (../layers_c/pointwise_conv2d.cpp:43) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.2' (../layers_c/pointwise_conv2d.cpp:43) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.2' (../layers_c/pointwise_conv2d.cpp:43) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.2' (../layers_c/pointwise_conv2d.cpp:43) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:35) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.2' (../layers_c/pointwise_conv2d.cpp:43) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (../layers_c/pointwise_conv2d.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (../layers_c/pointwise_conv2d.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (../layers_c/pointwise_conv2d.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (../layers_c/pointwise_conv2d.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer' (../layers_c/pointwise_conv2d.cpp:17) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:28).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9607 ; free virtual = 13924
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:24:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:24:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:24:2)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:24:2)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:24:2)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:24:2)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0-0' in function 'pointwise_conv2d_fix'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9509 ; free virtual = 13826
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.33 seconds; current allocated memory: 238.479 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 238.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 239.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 240.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 241.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 241.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 242.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 243.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 244.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 246.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 247.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 247.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 248.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 250.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 250.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 250.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 251.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 253.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 254.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 255.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 256.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 257.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 259.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 262.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 266.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 268.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 271.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 276.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 282.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 286.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 291.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 294.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 299.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9627 ; free virtual = 13944
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9627 ; free virtual = 13944
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9618 ; free virtual = 13937
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9613 ; free virtual = 13932
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9586 ; free virtual = 13907
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9491 ; free virtual = 13812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.63 seconds; current allocated memory: 234.954 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 236.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 237.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 237.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 239.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 239.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 240.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 241.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 242.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 244.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 244.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 245.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 249.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 251.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 254.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 258.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 260.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 263.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 268.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 273.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 277.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 281.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 283.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 288.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 293.326 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.333ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.667ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.333ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9606 ; free virtual = 13914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9606 ; free virtual = 13914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9597 ; free virtual = 13907
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9592 ; free virtual = 13903
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9565 ; free virtual = 13877
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9470 ; free virtual = 13782
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.08 seconds; current allocated memory: 234.859 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 236.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 237.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 237.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 238.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 238.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 239.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 239.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 240.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 241.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 242.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 244.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 244.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 244.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 245.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 249.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 251.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 259.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 260.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 263.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 268.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 273.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 277.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 281.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 284.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 288.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'network' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 293.778 MB.
INFO: [RTMG 210-279] Implementing memory 'depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_1_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_1_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_b_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_b_s_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_2_w_s' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'network_SeparableConv2D_2_w_s_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'network_SeparableConv2D_3_w_s' is read-only, switch it to a ROM.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.667ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.333ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9561 ; free virtual = 13879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9561 ; free virtual = 13879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9553 ; free virtual = 13872
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9548 ; free virtual = 13868
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/max_pooling2d.cpp:19) in function 'max_pooling2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/max_pooling2d.cpp:21) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (../layers_c/max_pooling2d.cpp:22) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../layers_c/max_pooling2d.cpp:23) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/max_pooling2d.cpp:24) in function 'max_pooling2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9521 ; free virtual = 13842
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/max_pooling2d.cpp:19:25) in function 'max_pooling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9426 ; free virtual = 13747
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.47 seconds; current allocated memory: 235.015 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 237.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 237.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 238.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 238.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 239.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 240.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 242.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 243.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 243.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 245.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 247.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 250.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 251.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 255.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 259.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_6ns_4ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_5ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 261.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 264.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 269.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 273.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 278.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 281.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 284.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 288.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.667ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.333ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9537 ; free virtual = 13848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9537 ; free virtual = 13848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9529 ; free virtual = 13841
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9524 ; free virtual = 13836
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/max_pooling2d.cpp:19) in function 'max_pooling2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/max_pooling2d.cpp:21) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (../layers_c/max_pooling2d.cpp:22) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../layers_c/max_pooling2d.cpp:23) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/max_pooling2d.cpp:25) in function 'max_pooling2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9497 ; free virtual = 13810
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/max_pooling2d.cpp:19:25) in function 'max_pooling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9402 ; free virtual = 13716
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.62 seconds; current allocated memory: 235.018 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 237.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 237.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 238.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 238.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 239.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 240.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 242.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 243.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 243.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 244.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 245.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 245.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 247.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 247.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 250.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 251.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 259.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_6ns_4ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_5ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 261.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 264.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 269.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 273.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 278.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 281.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 284.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 288.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.667ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.333ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9500 ; free virtual = 13811
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9500 ; free virtual = 13811
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9493 ; free virtual = 13805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9488 ; free virtual = 13801
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/max_pooling2d.cpp:19) in function 'max_pooling2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1' (../layers_c/max_pooling2d.cpp:23) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1.1' (../layers_c/max_pooling2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/max_pooling2d.cpp:21) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (../layers_c/max_pooling2d.cpp:22) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../layers_c/max_pooling2d.cpp:23) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/max_pooling2d.cpp:25) in function 'max_pooling2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9461 ; free virtual = 13774
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:31) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/max_pooling2d.cpp:19:25) in function 'max_pooling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9365 ; free virtual = 13679
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.17 seconds; current allocated memory: 235.015 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 236.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 237.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 237.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 238.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 238.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 239.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 240.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 240.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 242.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 243.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 244.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 244.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 245.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 250.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 251.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 259.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_6ns_4ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_5ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 261.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 264.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 269.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 273.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 278.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 281.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 284.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 288.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.667ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.333ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9428 ; free virtual = 13739
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9428 ; free virtual = 13739
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9419 ; free virtual = 13732
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9414 ; free virtual = 13727
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/max_pooling2d.cpp:19) in function 'max_pooling2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/max_pooling2d.cpp:21) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (../layers_c/max_pooling2d.cpp:22) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../layers_c/max_pooling2d.cpp:23) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/max_pooling2d.cpp:24) in function 'max_pooling2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9388 ; free virtual = 13702
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:16:28) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/max_pooling2d.cpp:19:25) in function 'max_pooling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9292 ; free virtual = 13606
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.32 seconds; current allocated memory: 235.006 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 235.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 236.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 237.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 237.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 238.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 238.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 239.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 240.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 241.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 242.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 243.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 244.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 245.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 250.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 251.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 259.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_6ns_4ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_5ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 261.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 264.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 269.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 273.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 278.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 281.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 284.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 288.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_id_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.667ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.333ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9416 ; free virtual = 13728
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9416 ; free virtual = 13728
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9409 ; free virtual = 13722
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9403 ; free virtual = 13717
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/up_sampling2d.cpp:14) in function 'up_sampling2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/max_pooling2d.cpp:19) in function 'max_pooling2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/up_sampling2d.cpp:16) in function 'up_sampling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (../layers_c/up_sampling2d.cpp:17) in function 'up_sampling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/max_pooling2d.cpp:21) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (../layers_c/max_pooling2d.cpp:22) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../layers_c/max_pooling2d.cpp:23) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/max_pooling2d.cpp:24) in function 'max_pooling2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9378 ; free virtual = 13692
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/max_pooling2d.cpp:19:25) in function 'max_pooling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9283 ; free virtual = 13597
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.26 seconds; current allocated memory: 234.820 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 235.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 236.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 236.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 237.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 237.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 238.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 239.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 239.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 240.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 241.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 242.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 244.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 244.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 244.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 245.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 246.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 247.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 247.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 249.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 250.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 254.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 258.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_6ns_4ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_5ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 260.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 263.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 268.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 273.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 277.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_5ns_4ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_6ns_5ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 281.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'network_mux_1287_16_1_1' is changed to 'network_mux_1287_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_9ns_9s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_3'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 283.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_164_16_1_1' is changed to 'network_mux_164_16_1_1_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_11ns_5ns_11s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1_x0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 287.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/input_data_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'network/output_data_user_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9378 ; free virtual = 13692
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9378 ; free virtual = 13692
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9370 ; free virtual = 13686
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9365 ; free virtual = 13681
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/max_pooling2d.cpp:19) in function 'max_pooling2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/max_pooling2d.cpp:21) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (../layers_c/max_pooling2d.cpp:22) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../layers_c/max_pooling2d.cpp:23) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/max_pooling2d.cpp:24) in function 'max_pooling2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9338 ; free virtual = 13656
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:28) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/max_pooling2d.cpp:19:25) in function 'max_pooling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9243 ; free virtual = 13561
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.34 seconds; current allocated memory: 234.975 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 236.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 237.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 237.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (10.55ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pooling2d_fix16' consists of the following:
	'mul' operation of DSP[56] ('mul_ln20_1', ../layers_c/max_pooling2d.cpp:20) [46]  (3.36 ns)
	'add' operation of DSP[56] ('tmp2', ../layers_c/max_pooling2d.cpp:25) [56]  (3.02 ns)
	'mul' operation ('tmp3', ../layers_c/max_pooling2d.cpp:9) [58]  (4.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 238.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 238.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 239.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 240.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[170] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [169]  (3.36 ns)
	'add' operation of DSP[170] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [170]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [173]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [174]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 240.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 241.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 242.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 243.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[162] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [161]  (3.36 ns)
	'add' operation of DSP[162] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [162]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [165]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [166]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 243.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 244.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln18_4', ../layers_c/up_sampling2d.cpp:18) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln18', ../layers_c/up_sampling2d.cpp:18) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:18) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:18) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 244.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 245.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 246.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[153] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.36 ns)
	'add' operation of DSP[153] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [153]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [156]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [157]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 247.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 248.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 248.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 250.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 251.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 255.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 259.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_6ns_4ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_5ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 261.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 264.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 269.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 274.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 278.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9288 ; free virtual = 13603
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9288 ; free virtual = 13603
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9279 ; free virtual = 13596
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9274 ; free virtual = 13591
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/max_pooling2d.cpp:19) in function 'max_pooling2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/max_pooling2d.cpp:21) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (../layers_c/max_pooling2d.cpp:22) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../layers_c/max_pooling2d.cpp:24) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/max_pooling2d.cpp:25) in function 'max_pooling2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:34) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:37) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_b_d' automatically.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:27:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:27).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9248 ; free virtual = 13566
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/up_sampling2d.cpp:15:28) in function 'up_sampling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/up_sampling2d.cpp:14:27) in function 'up_sampling2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.4' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.4' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.3' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16.1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:32:25) in function 'pointwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:30:26) in function 'pointwise_conv2d_fix16'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/pointwise_conv2d.cpp:23:25) in function 'pointwise_conv2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (../layers_c/padding2d.cpp:23:26) in function 'padding2d_fix16' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../layers_c/padding2d.cpp:13:24) in function 'padding2d_fix16' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/max_pooling2d.cpp:21:25) in function 'max_pooling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/max_pooling2d.cpp:19:25) in function 'max_pooling2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:32:26) in function 'depthwise_conv2d_fix16'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23:25) in function 'depthwise_conv2d_fix16'.
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.4' to 'pointwise_conv2d_fix' (../layers_c/pointwise_conv2d.cpp:23:49)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.3' to 'pointwise_conv2d_fix.1' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.2' to 'pointwise_conv2d_fix.2' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16.1' to 'pointwise_conv2d_fix.3' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'pointwise_conv2d_fix16' to 'pointwise_conv2d_fix.4' (../layers_c/pointwise_conv2d.cpp:23:26)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.2' to 'depthwise_conv2d_fix' (../layers_c/depthwise_conv2d.cpp:23:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16.1' to 'depthwise_conv2d_fix.1' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-631] Renaming function 'depthwise_conv2d_fix16' to 'depthwise_conv2d_fix.2' (../layers_c/depthwise_conv2d.cpp:4:51)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'pointwise_conv2d_fix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 9152 ; free virtual = 13470
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'network' ...
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.2' to 'depthwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.1' to 'pointwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv2d_fix.1' to 'depthwise_conv2d_fix_1'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.2' to 'pointwise_conv2d_fix_2'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.3' to 'pointwise_conv2d_fix_3'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv2d_fix.4' to 'pointwise_conv2d_fix_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.23 seconds; current allocated memory: 235.089 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 235.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 236.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 237.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 237.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 237.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_3', ../layers_c/max_pooling2d.cpp:26) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 238.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 238.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 239.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 240.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_1' consists of the following:
	'mul' operation of DSP[170] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [169]  (3.36 ns)
	'add' operation of DSP[170] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [170]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [173]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [174]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 241.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 242.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_10', ../layers_c/depthwise_conv2d.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 242.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 243.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_2' consists of the following:
	'mul' operation of DSP[162] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [161]  (3.36 ns)
	'add' operation of DSP[162] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [162]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [165]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [166]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 244.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 244.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [SCHED 204-21] The critical path in module 'up_sampling2d_fix16' consists of the following:
	'mul' operation of DSP[81] ('mul_ln18_4', ../layers_c/up_sampling2d.cpp:18) [71]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln18', ../layers_c/up_sampling2d.cpp:18) [81]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/up_sampling2d.cpp:18) [83]  (0 ns)
	'load' operation ('input_load', ../layers_c/up_sampling2d.cpp:18) on array 'input_r' [84]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 245.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_3' consists of the following:
	'mul' operation of DSP[164] ('mul_ln37_2', ../layers_c/pointwise_conv2d.cpp:37) [163]  (3.36 ns)
	'add' operation of DSP[164] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [164]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [167]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [168]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 246.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 247.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv2d_fix_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1ns, effective delay budget: 9ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv2d_fix_4' consists of the following:
	'mul' operation of DSP[153] ('mul_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [152]  (3.36 ns)
	'add' operation of DSP[153] ('add_ln37_1', ../layers_c/pointwise_conv2d.cpp:37) [153]  (3.02 ns)
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:37) [156]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:37) on array 'input_r' [157]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 247.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 248.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 250.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 251.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_15s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 260.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_8ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 262.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_6ns_9ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 265.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_5ns_9s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 270.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv2d_fix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_5ns_7ns_4ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_16s_16s_30_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv2d_fix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 275.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv2d_fix_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'network_mux_83_16_1_1' is changed to 'network_mux_83_16_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_4ns_7ns_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mux_83_16_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv2d_fix_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 280.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'up_sampling2d_fix16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_8ns_5ns_4ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mac_muladd_9ns_6ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'network_mul_mul_10ns_5ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'up_sampling2d_fix16'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 283.639 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
