// Seed: 371626252
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6, id_7, id_8, id_9;
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0
);
  assign id_2 = 1 + id_0;
  reg id_3, id_4;
  always begin
    id_4 <= 1;
    #1 begin
      begin
        begin
          assert (id_0 - id_2 == id_0 - 1) $display(1, 1'd0, id_4, id_4);
        end
        id_3 <= 1'h0;
      end
    end
  end
  module_0(
      id_2, id_2, id_2, id_2, id_2
  );
endmodule
