Info (10281): Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object "VS" differs only in case from object "vs" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/AUTO_SYNC_MODIFY.v Line: 4
Info (10281): Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object "HS" differs only in case from object "hs" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/V_Auto/AUTO_SYNC_MODIFY.v Line: 5
Warning (10273): Verilog HDL warning at tracking.sv(164): extended using "x" or "z" File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv Line: 164
Warning (10273): Verilog HDL warning at tracking.sv(165): extended using "x" or "z" File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv Line: 165
Warning (10273): Verilog HDL warning at tracking.sv(166): extended using "x" or "z" File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv Line: 166
Warning (10273): Verilog HDL warning at tracking.sv(167): extended using "x" or "z" File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv Line: 167
Info (10281): Verilog HDL Declaration information at tracking.sv(2): object "WIDTH" differs only in case from object "width" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv Line: 2
Info (10281): Verilog HDL Declaration information at tracking.sv(4): object "HEIGHT" differs only in case from object "height" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/location_tracking/tracking.sv Line: 4
Info (10281): Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at RFS_WiFi_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/yxu19/Desktop/ce361_CPU_Verilog(4)/MPIS_CPU_Verilog/CE392_Project/DE10_Nano_Merge/RFS_WiFi/synthesis/submodules/RFS_WiFi_mm_interconnect_0_router.sv Line: 49
