Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Apr  5 19:52:25 2025
| Host         : cc8ea0d2d59b running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_fpga_wrapper_timing_summary_routed.rpt -pb fir_fpga_wrapper_timing_summary_routed.pb -rpx fir_fpga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_fpga_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.167        0.000                      0                 1633        0.027        0.000                      0                 1633        4.020        0.000                       0                   734  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.167        0.000                      0                 1536        0.027        0.000                      0                 1536        4.020        0.000                       0                   734  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.135        0.000                      0                   97        0.444        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 3.894ns (58.262%)  route 2.790ns (41.738%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.679     2.987    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/s00_axi_aclk
    SLICE_X11Y39         FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/Q
                         net (fo=17, routed)          1.235     4.678    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/Q[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.156     4.834 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/y0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     5.353    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/DI[1]
    SLICE_X10Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     5.988 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.988    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.311 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0/O[1]
                         net (fo=2, routed)           0.416     6.727    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.306     7.033 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1/O
                         net (fo=1, routed)           0.000     7.033    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.434 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry__0/O[3]
                         net (fo=2, routed)           0.620     8.367    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/multOp[9]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.306     8.673 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4/O
                         net (fo=1, routed)           0.000     8.673    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.223 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.671 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.671    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]_i_1_n_6
    SLICE_X9Y45          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.507    12.699    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y45          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[17]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X9Y45          FDCE (Setup_fdce_C_D)        0.062    12.838    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[17]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 3.799ns (57.660%)  route 2.790ns (42.340%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.679     2.987    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/s00_axi_aclk
    SLICE_X11Y39         FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/Q
                         net (fo=17, routed)          1.235     4.678    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/Q[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.156     4.834 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/y0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     5.353    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/DI[1]
    SLICE_X10Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     5.988 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.988    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.311 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0/O[1]
                         net (fo=2, routed)           0.416     6.727    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.306     7.033 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1/O
                         net (fo=1, routed)           0.000     7.033    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.434 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry__0/O[3]
                         net (fo=2, routed)           0.620     8.367    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/multOp[9]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.306     8.673 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4/O
                         net (fo=1, routed)           0.000     8.673    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.223 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.576 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.576    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]_i_1_n_5
    SLICE_X9Y45          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.507    12.699    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y45          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[18]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X9Y45          FDCE (Setup_fdce_C_D)        0.062    12.838    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[18]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 3.783ns (57.557%)  route 2.790ns (42.443%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.679     2.987    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/s00_axi_aclk
    SLICE_X11Y39         FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/Q
                         net (fo=17, routed)          1.235     4.678    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/Q[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.156     4.834 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/y0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     5.353    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/DI[1]
    SLICE_X10Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     5.988 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.988    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.311 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0/O[1]
                         net (fo=2, routed)           0.416     6.727    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.306     7.033 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1/O
                         net (fo=1, routed)           0.000     7.033    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.434 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry__0/O[3]
                         net (fo=2, routed)           0.620     8.367    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/multOp[9]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.306     8.673 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4/O
                         net (fo=1, routed)           0.000     8.673    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.223 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.560 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.560    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]_i_1_n_7
    SLICE_X9Y45          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.507    12.699    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y45          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X9Y45          FDCE (Setup_fdce_C_D)        0.062    12.838    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 3.780ns (57.538%)  route 2.790ns (42.462%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.679     2.987    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/s00_axi_aclk
    SLICE_X11Y39         FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/Q
                         net (fo=17, routed)          1.235     4.678    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/Q[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.156     4.834 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/y0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     5.353    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/DI[1]
    SLICE_X10Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     5.988 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.988    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.311 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0/O[1]
                         net (fo=2, routed)           0.416     6.727    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.306     7.033 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1/O
                         net (fo=1, routed)           0.000     7.033    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.434 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry__0/O[3]
                         net (fo=2, routed)           0.620     8.367    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/multOp[9]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.306     8.673 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4/O
                         net (fo=1, routed)           0.000     8.673    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.223 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.557 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.557    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_6
    SLICE_X9Y44          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.507    12.699    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y44          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[13]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X9Y44          FDCE (Setup_fdce_C_D)        0.062    12.838    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[13]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 3.759ns (57.401%)  route 2.790ns (42.599%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.679     2.987    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/s00_axi_aclk
    SLICE_X11Y39         FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/Q
                         net (fo=17, routed)          1.235     4.678    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/Q[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.156     4.834 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/y0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     5.353    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/DI[1]
    SLICE_X10Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     5.988 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.988    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.311 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0/O[1]
                         net (fo=2, routed)           0.416     6.727    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.306     7.033 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1/O
                         net (fo=1, routed)           0.000     7.033    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.434 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry__0/O[3]
                         net (fo=2, routed)           0.620     8.367    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/multOp[9]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.306     8.673 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4/O
                         net (fo=1, routed)           0.000     8.673    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.223 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.536 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.536    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_4
    SLICE_X9Y44          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.507    12.699    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y44          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[15]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X9Y44          FDCE (Setup_fdce_C_D)        0.062    12.838    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[15]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 3.685ns (56.915%)  route 2.790ns (43.085%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.679     2.987    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/s00_axi_aclk
    SLICE_X11Y39         FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/Q
                         net (fo=17, routed)          1.235     4.678    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/Q[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.156     4.834 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/y0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     5.353    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/DI[1]
    SLICE_X10Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     5.988 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.988    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.311 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0/O[1]
                         net (fo=2, routed)           0.416     6.727    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.306     7.033 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1/O
                         net (fo=1, routed)           0.000     7.033    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.434 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry__0/O[3]
                         net (fo=2, routed)           0.620     8.367    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/multOp[9]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.306     8.673 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4/O
                         net (fo=1, routed)           0.000     8.673    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.223 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.462 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.462    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_5
    SLICE_X9Y44          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.507    12.699    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y44          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[14]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X9Y44          FDCE (Setup_fdce_C_D)        0.062    12.838    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[14]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 3.669ns (56.808%)  route 2.790ns (43.192%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.679     2.987    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/s00_axi_aclk
    SLICE_X11Y39         FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/Q
                         net (fo=17, routed)          1.235     4.678    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/Q[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.156     4.834 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/y0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     5.353    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/DI[1]
    SLICE_X10Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     5.988 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.988    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.311 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0/O[1]
                         net (fo=2, routed)           0.416     6.727    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.306     7.033 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1/O
                         net (fo=1, routed)           0.000     7.033    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.434 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.747 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry__0/O[3]
                         net (fo=2, routed)           0.620     8.367    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/multOp[9]
    SLICE_X9Y43          LUT3 (Prop_lut3_I0_O)        0.306     8.673 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4/O
                         net (fo=1, routed)           0.000     8.673    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[8]_i_4_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.223 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.446 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.446    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]_i_1_n_7
    SLICE_X9Y44          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.507    12.699    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y44          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X9Y44          FDCE (Setup_fdce_C_D)        0.062    12.838    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[12]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 3.649ns (56.909%)  route 2.763ns (43.091%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.679     2.987    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/s00_axi_aclk
    SLICE_X11Y39         FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/Q
                         net (fo=17, routed)          1.235     4.678    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/Q[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.156     4.834 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/y0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     5.353    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/DI[1]
    SLICE_X10Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     5.988 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.988    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.311 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0/O[1]
                         net (fo=2, routed)           0.416     6.727    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.306     7.033 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1/O
                         net (fo=1, routed)           0.000     7.033    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.434 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry__0/O[1]
                         net (fo=2, routed)           0.593     8.361    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/multOp[7]
    SLICE_X9Y42          LUT3 (Prop_lut3_I0_O)        0.303     8.664 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[4]_i_2/O
                         net (fo=1, routed)           0.000     8.664    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[4]_i_2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.065 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.065    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[4]_i_1_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.399 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.399    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1_n_6
    SLICE_X9Y43          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.507    12.699    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y43          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[9]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X9Y43          FDCE (Setup_fdce_C_D)        0.062    12.838    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[9]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 3.628ns (56.767%)  route 2.763ns (43.233%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.679     2.987    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/s00_axi_aclk
    SLICE_X11Y39         FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/Q
                         net (fo=17, routed)          1.235     4.678    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/Q[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.156     4.834 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/y0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     5.353    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/DI[1]
    SLICE_X10Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     5.988 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.988    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.311 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0/O[1]
                         net (fo=2, routed)           0.416     6.727    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.306     7.033 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1/O
                         net (fo=1, routed)           0.000     7.033    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.434 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry__0/O[1]
                         net (fo=2, routed)           0.593     8.361    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/multOp[7]
    SLICE_X9Y42          LUT3 (Prop_lut3_I0_O)        0.303     8.664 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[4]_i_2/O
                         net (fo=1, routed)           0.000     8.664    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[4]_i_2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.065 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.065    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[4]_i_1_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.378 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.378    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1_n_4
    SLICE_X9Y43          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.507    12.699    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y43          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[11]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X9Y43          FDCE (Setup_fdce_C_D)        0.062    12.838    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[11]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 3.554ns (56.261%)  route 2.763ns (43.739%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.679     2.987    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/s00_axi_aclk
    SLICE_X11Y39         FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/rom_out_reg[1]/Q
                         net (fo=17, routed)          1.235     4.678    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/Q[1]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.156     4.834 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/rom_unit/y0__0_carry_i_2/O
                         net (fo=1, routed)           0.519     5.353    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/DI[1]
    SLICE_X10Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.635     5.988 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.988    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.311 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0/O[1]
                         net (fo=2, routed)           0.416     6.727    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__0_carry__0_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.306     7.033 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1/O
                         net (fo=1, routed)           0.000     7.033    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_i_1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.434 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry/CO[3]
                         net (fo=1, routed)           0.000     7.434    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.768 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y0__29_carry__0/O[1]
                         net (fo=2, routed)           0.593     8.361    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/multOp[7]
    SLICE_X9Y42          LUT3 (Prop_lut3_I0_O)        0.303     8.664 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[4]_i_2/O
                         net (fo=1, routed)           0.000     8.664    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y[4]_i_2_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.065 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.065    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[4]_i_1_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.304 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.304    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]_i_1_n_5
    SLICE_X9Y43          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.507    12.699    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y43          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[10]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X9Y43          FDCE (Setup_fdce_C_D)        0.062    12.838    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[10]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  3.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.586     0.927    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg2_reg[25]/Q
                         net (fo=1, routed)           0.200     1.267    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg2[25]
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.045     1.312 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.312    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X5Y50          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.853     1.223    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y50          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.585     0.926    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.144     1.211    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X4Y45          SRLC32E                                      r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.853     1.223    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.210ns (44.922%)  route 0.257ns (55.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.565     0.906    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.257     1.327    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
    SLICE_X9Y49          LUT5 (Prop_lut5_I2_O)        0.046     1.373 r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.373    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[4]
    SLICE_X9Y49          FDRE                                         r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.835     1.205    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.107     1.283    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.451%)  route 0.176ns (55.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.585     0.926    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y46          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.176     1.243    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X0Y45          SRLC32E                                      r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.851     1.221    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y45          SRLC32E                                      r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.126%)  route 0.278ns (59.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.586     0.927    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y49          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg2_reg[31]/Q
                         net (fo=1, routed)           0.278     1.345    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg2[31]
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.045     1.390 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.390    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X5Y50          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.853     1.223    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y50          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.804%)  route 0.257ns (55.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.565     0.906    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.257     1.327    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.045     1.372 r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.372    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X9Y49          FDRE                                         r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.835     1.205    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.092     1.268    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.804%)  route 0.257ns (55.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.565     0.906    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.257     1.327    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
    SLICE_X9Y49          LUT4 (Prop_lut4_I2_O)        0.045     1.372 r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.372    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[3]
    SLICE_X9Y49          FDRE                                         r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.835     1.205    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091     1.267    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.209ns (41.914%)  route 0.290ns (58.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.584     0.925    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y50          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.290     1.378    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[27]
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.045     1.423 r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.423    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X4Y48          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.854     1.224    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y48          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.120     1.315    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.584     0.925    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.115     1.181    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X0Y41          SRLC32E                                      r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.850     1.220    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.073    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.584     0.925    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.102     1.168    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y42          SRLC32E                                      r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.852     1.222    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.058    fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X5Y41     fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X5Y41     fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y41     fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y47     fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y47     fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y47     fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y47     fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y41     fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y44     fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     fir_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[2][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.419ns (13.637%)  route 2.653ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.681     2.989    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         2.653     6.061    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[0]_0[9]
    SLICE_X13Y41         FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.506    12.698    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[2][4]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.578    12.197    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[2][4]
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[3][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.419ns (13.637%)  route 2.653ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.681     2.989    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         2.653     6.061    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[0]_0[9]
    SLICE_X13Y41         FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.506    12.698    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[3][4]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.578    12.197    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[3][4]
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[4][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.419ns (13.637%)  route 2.653ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.681     2.989    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         2.653     6.061    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[0]_0[9]
    SLICE_X13Y41         FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.506    12.698    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[4][4]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.578    12.197    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[4][4]
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.419ns (13.637%)  route 2.653ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.681     2.989    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         2.653     6.061    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[0]_0[9]
    SLICE_X13Y41         FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.506    12.698    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][4]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.578    12.197    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][4]
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[6][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.419ns (13.637%)  route 2.653ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.681     2.989    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         2.653     6.061    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[0]_0[9]
    SLICE_X13Y41         FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.506    12.698    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[6][4]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.578    12.197    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[6][4]
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[7][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.419ns (13.637%)  route 2.653ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.681     2.989    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         2.653     6.061    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[0]_0[9]
    SLICE_X13Y41         FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.506    12.698    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/s00_axi_aclk
    SLICE_X13Y41         FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[7][4]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X13Y41         FDCE (Recov_fdce_C_CLR)     -0.578    12.197    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[7][4]
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.419ns (13.637%)  route 2.653ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.681     2.989    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         2.653     6.061    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[0]_0[9]
    SLICE_X12Y41         FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.506    12.698    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[3]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X12Y41         FDCE (Recov_fdce_C_CLR)     -0.492    12.283    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[3]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.419ns (13.637%)  route 2.653ns (86.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.681     2.989    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         2.653     6.061    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[0]_0[9]
    SLICE_X12Y41         FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.506    12.698    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/s00_axi_aclk
    SLICE_X12Y41         FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[4]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X12Y41         FDCE (Recov_fdce_C_CLR)     -0.492    12.283    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[4]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.419ns (14.339%)  route 2.503ns (85.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.681     2.989    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         2.503     5.911    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[0]_0[9]
    SLICE_X13Y38         FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.504    12.696    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/s00_axi_aclk
    SLICE_X13Y38         FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][1]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X13Y38         FDCE (Recov_fdce_C_CLR)     -0.578    12.195    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][1]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.419ns (14.339%)  route 2.503ns (85.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.681     2.989    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         2.503     5.911    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/do_reg[0]_0[9]
    SLICE_X13Y38         FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.504    12.696    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/s00_axi_aclk
    SLICE_X13Y38         FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][3]/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X13Y38         FDCE (Recov_fdce_C_CLR)     -0.578    12.195    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/ram_unit/RAM_reg[5][3]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                  6.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.373%)  route 0.206ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.566     0.907    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.035 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         0.206     1.240    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/Q[9]
    SLICE_X9Y45          FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.834     1.204    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y45          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.145     0.797    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.373%)  route 0.206ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.566     0.907    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.035 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         0.206     1.240    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/Q[9]
    SLICE_X9Y45          FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.834     1.204    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y45          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[17]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.145     0.797    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.373%)  route 0.206ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.566     0.907    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.035 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         0.206     1.240    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/Q[9]
    SLICE_X9Y45          FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.834     1.204    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y45          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[18]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.145     0.797    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.106%)  route 0.271ns (67.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.566     0.907    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.035 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         0.271     1.305    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/Q[9]
    SLICE_X9Y42          FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.833     1.203    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[4]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.145     0.796    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.106%)  route 0.271ns (67.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.566     0.907    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.035 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         0.271     1.305    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/Q[9]
    SLICE_X9Y42          FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.833     1.203    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[5]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.145     0.796    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.106%)  route 0.271ns (67.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.566     0.907    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.035 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         0.271     1.305    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/Q[9]
    SLICE_X9Y42          FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.833     1.203    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[6]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.145     0.796    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.106%)  route 0.271ns (67.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.566     0.907    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.035 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         0.271     1.305    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/Q[9]
    SLICE_X9Y42          FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.833     1.203    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[7]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.145     0.796    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.787%)  route 0.275ns (68.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.566     0.907    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.035 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         0.275     1.309    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/Q[9]
    SLICE_X9Y43          FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.834     1.204    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y43          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[10]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.145     0.797    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.787%)  route 0.275ns (68.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.566     0.907    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.035 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         0.275     1.309    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/Q[9]
    SLICE_X9Y43          FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.834     1.204    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y43          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[11]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.145     0.797    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.787%)  route 0.275ns (68.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.566     0.907    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y45          FDRE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.128     1.035 f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=107, routed)         0.275     1.309    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/Q[9]
    SLICE_X9Y43          FDCE                                         f  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.834     1.204    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/s00_axi_aclk
    SLICE_X9Y43          FDCE                                         r  fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.145     0.797    fir_fpga_i/fir_0/U0/fir_v1_0_S00_AXI_inst/fir_instance/mac_unit/y_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.513    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.533ns  (logic 0.124ns (8.088%)  route 1.409ns (91.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.409     1.409    fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124     1.533 r  fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.533    fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y42         FDRE                                         r  fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         1.499     2.691    fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.045ns (6.418%)  route 0.656ns (93.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.656     0.656    fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.701 r  fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.701    fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y42         FDRE                                         r  fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    fir_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  fir_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=734, routed)         0.830     1.200    fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y42         FDRE                                         r  fir_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





