
*** Running vivado
    with args -log Voice_recognition.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Voice_recognition.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Voice_recognition.tcl -notrace
Command: synth_design -top Voice_recognition -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 385.273 ; gain = 99.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Voice_recognition' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/Voice_Recognition.vhd:50]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart.vhd:28]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart_tx.vhd:22]
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (1#1) [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart_tx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart_rx.vhd:22]
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart_rx.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'UART' (3#1) [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart.vhd:28]
INFO: [Synth 8-226] default block is never used [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/Voice_Recognition.vhd:203]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/display.vhd:7' bound to instance 'sendTo_display' of component 'display' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/Voice_Recognition.vhd:318]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/display.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/display.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/display.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'display' (4#1) [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/display.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Voice_recognition' (5#1) [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/Voice_Recognition.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 442.324 ; gain = 156.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 442.324 ; gain = 156.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 442.324 ; gain = 156.879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/constrs_1/new/comp.xdc]
Finished Parsing XDC File [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/constrs_1/new/comp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/constrs_1/new/comp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Voice_recognition_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Voice_recognition_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.371 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.371 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 797.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 797.371 ; gain = 511.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 797.371 ; gain = 511.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 797.371 ; gain = 511.926
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_pstate_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "tx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_data_out_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_bit_count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_clk_divider_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_pstate_reg' in module 'UART_RX'
INFO: [Synth 8-5544] ROM "rx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_bit_count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_clk_divider_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "data_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Voice_recognition'
WARNING: [Synth 8-6014] Unused sequential element i_reg_rep was removed.  [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/Voice_Recognition.vhd:192]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                  txsync |                            00010 |                              001
                startbit |                            00100 |                              010
                databits |                            01000 |                              011
                 stopbit |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_pstate_reg' using encoding 'one-hot' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
                startbit |                             0010 |                              001
                databits |                             0100 |                              010
                 stopbit |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_pstate_reg' using encoding 'one-hot' in module 'UART_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                             0001 |                               00
                       b |                             0010 |                               01
                       c |                             0100 |                               10
                       d |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Voice_recognition'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 797.371 ; gain = 511.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Voice_recognition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "uart_i/uart_tx_i/tx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_i/uart_tx_i/tx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_i/uart_rx_i/rx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_i/uart_rx_i/rx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_i/uart_clk_en" won't be mapped to RAM because it is too sparse
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
WARNING: [Synth 8-3917] design Voice_recognition has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Voice_recognition has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Voice_recognition has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Voice_recognition has port AN[4] driven by constant 1
INFO: [Synth 8-3886] merging instance 'min_number_reg[30]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[31]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[29]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[28]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[27]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[26]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[25]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[24]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[23]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[22]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[21]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[20]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[19]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[18]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[17]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[16]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[15]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[14]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[13]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[12]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[11]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[10]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[9]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[8]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[7]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[6]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[5]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[4]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[3]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\min_number_reg[2] )
INFO: [Synth 8-3886] merging instance 'result_reg[1]' (FDPE) to 'result_reg[2]'
INFO: [Synth 8-3886] merging instance 'result_reg[3]' (FDPE) to 'result_reg[4]'
INFO: [Synth 8-3886] merging instance 'result_reg[5]' (FDPE) to 'result_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\result_reg[6] )
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[31]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[30]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[29]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[28]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[27]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[26]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[25]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[24]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[23]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[22]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[21]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[20]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[19]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[18]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[17]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[16]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[15]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[14]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[13]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[12]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[11]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[10]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[31]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[30]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[29]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[28]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[27]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[26]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[25]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[24]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[23]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[22]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[21]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[20]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[19]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[18]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[17]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[16]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[15]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[14]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[13]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[12]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[11]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[10]__0) is unused and will be removed from module Voice_recognition.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 797.371 ; gain = 511.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+-----------------+---------------+----------------+
|Module Name       | RTL Object      | Depth x Width | Implemented As | 
+------------------+-----------------+---------------+----------------+
|Voice_recognition | number_one[999] | 1024x8        | LUT            | 
|Voice_recognition | number_bia[999] | 1024x9        | LUT            | 
|Voice_recognition | number_one[999] | 1024x8        | LUT            | 
|Voice_recognition | number_bia[999] | 1024x9        | LUT            | 
+------------------+-----------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------+--------------+-----------+----------------------+-------------------------------+
|Module Name       | RTL Object   | Inference | Size (Depth x Width) | Primitives                    | 
+------------------+--------------+-----------+----------------------+-------------------------------+
|Voice_recognition | received_reg | Implied   | 1 K x 32             | RAM64X1D x 32  RAM64M x 160   | 
+------------------+--------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:10 . Memory (MB): peak = 797.371 ; gain = 511.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:12 . Memory (MB): peak = 818.766 ; gain = 533.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------------+--------------+-----------+----------------------+-------------------------------+
|Module Name       | RTL Object   | Inference | Size (Depth x Width) | Primitives                    | 
+------------------+--------------+-----------+----------------------+-------------------------------+
|Voice_recognition | received_reg | Implied   | 1 K x 32             | RAM64X1D x 32  RAM64M x 160   | 
+------------------+--------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:15 . Memory (MB): peak = 823.441 ; gain = 537.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:02:18 . Memory (MB): peak = 823.441 ; gain = 537.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:02:18 . Memory (MB): peak = 823.441 ; gain = 537.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:02:19 . Memory (MB): peak = 823.441 ; gain = 537.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:02:19 . Memory (MB): peak = 823.441 ; gain = 537.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:02:19 . Memory (MB): peak = 823.441 ; gain = 537.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:02:19 . Memory (MB): peak = 823.441 ; gain = 537.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    63|
|3     |LUT1     |    14|
|4     |LUT2     |    93|
|5     |LUT3     |    58|
|6     |LUT4     |    83|
|7     |LUT5     |    39|
|8     |LUT6     |   309|
|9     |MUXF7    |   100|
|10    |MUXF8    |    48|
|11    |RAM64M   |    64|
|12    |RAM64X1D |    16|
|13    |FDCE     |   198|
|14    |FDPE     |     9|
|15    |FDRE     |    53|
|16    |FDSE     |     8|
|17    |IBUF     |     3|
|18    |OBUF     |    29|
|19    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+--------+------+
|      |Instance         |Module  |Cells |
+------+-----------------+--------+------+
|1     |top              |        |  1189|
|2     |  sendTo_display |display |    35|
|3     |  uart_i         |UART    |   186|
|4     |    uart_rx_i    |UART_RX |   108|
|5     |    uart_tx_i    |UART_TX |    45|
+------+-----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:02:19 . Memory (MB): peak = 823.441 ; gain = 537.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:42 ; elapsed = 00:01:58 . Memory (MB): peak = 823.441 ; gain = 182.949
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 823.441 ; gain = 537.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 823.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:25 . Memory (MB): peak = 823.441 ; gain = 551.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 823.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.runs/synth_1/Voice_recognition.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Voice_recognition_utilization_synth.rpt -pb Voice_recognition_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 16 16:11:23 2019...
