<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Tag support in the Rocket core &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.f5831.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/blog class=nav-link>Blog</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Tag support in the Rocket core</h1><h3 id=motivation:3e886b93ba9ea6d392a0818503a1d77f>Motivation</h3><p>In our previous <a href=https://www.lowrisc.org/docs/tagged-memory-v0.1/tags/>tagged-memory release</a>,
special instructions are added to read and write tags for words in memory.
However, there is no easy way to use tags in checking anomalies,
such as protecting the return address from being altered on stack (important for protection against control-flow hijacking)
or triggering an exception when accessing a specific address (unlimited
hardware watch-points).
In this release, we incorporate these essential tag manipulation and check functions into the normal
RISC-V instructions and the Rocket core, which enables support for a range of
tag-related use cases.
This is our first attempt to incorporate tag functionality into the core pipeline, which is far from a hardened SOC from a security perspective.
More investigation and improvement will be made in following releases.</p><h3 id=extension-to-the-rocket-core:3e886b93ba9ea6d392a0818503a1d77f>Extension to the Rocket core</h3><p>To support built-in tag manipulation and check in the Rocket core,
all general purpose registers (GPRs) and some exception related CSRs are extended with tags (excepted for <code>x0</code> whose tag is hardwired to <code>0</code>).
The L1 instruction cache feeds the instruction decoder (ID) stage with instructions along with their tags.
The L1 data cache is revised to store tags alongside data.
Several tag processing units (<em>tagProc</em>) and tag check units (<em>tagChck</em>) are added to the various stages of the Rocket core pipeline
and the L1 data cache pipeline, as shown in the diagram below.
To allow tag propagation between register data and register tags, some multiplexers are added in the MEM stage.</p><p style=text-align:center><img src=../figures/tagpipe.png alt=Drawing style="width:700px;padding:20px 0"></p><p>Each tag unit added in the core pipeline executes a tag function, which can be enabled at run-time.
Here is a summary of the various tag functions supported in the expanded Rocket core.
Every function is controlled by a dedicated mask. The collection of all masks are placed in a 64-bit register called <code>tagctrl</code>.
It is assumed that a 4-bit tag is attached to every 64-bit data word and every instruction (regardless to the size of the instruction)
has a 2-bit tag which is correspondingly aligned to the 32-bit data boundary.</p><table><thead><tr><th align=left>Function</th><th align=right>Mask</th><th align=left></th><th align=left>Pipeline Stage</th><th align=left>&nbsp;&nbsp;&nbsp;&nbsp; Description</th></tr></thead><tbody><tr><td align=left>ALU tag propagation</td><td align=right><code>ALU_PROP:</code></td><td align=left><code>4-bit tagctrl[7:4]</code></td><td align=left>EX <em>tagProc</em></td><td align=left>[ALU] propagate tags from source to destination registers.</td></tr><tr><td align=left>Load tag propagation</td><td align=right><code>LOAD_PROP:</code></td><td align=left><code>4-bit tagctrl[15:12]</code></td><td align=left>D$ <em>tagProc</em></td><td align=left>[load/AMO] propagate tags from memory to the destination register.</td></tr><tr><td align=left>Store tag propagation</td><td align=right><code>STORE_PROP:</code></td><td align=left><code>4-bit tagctrl[23:20]</code></td><td align=left>D$ <em>tagProc</em></td><td align=left>[store/AMO] propagate tags from <code>rs2</code> to memory.</td></tr><tr><td align=left>Store tag preservation</td><td align=right><code>STORE_KEEP:</code></td><td align=left><code>4-bit tagctrl[27:24]</code></td><td align=left>D$ <em>tagProc</em></td><td align=left>[store/AMO] preserve some tag bits form being cleared.</td></tr><tr><td align=left>Jump tag propagation</td><td align=right><code>JMP_PROP:</code></td><td align=left><code>4-bit tagctrl[39:36]</code></td><td align=left>MEM <em>tagProc</em></td><td align=left>[JAL/JALR] set the tag of the link register.</td></tr><tr><td align=left>ALU tag check</td><td align=right><code>ALU_CHECK:</code></td><td align=left><code>4-bit tagctrl[3:0]</code></td><td align=left>EX <em>tagChck</em></td><td align=left>[ALU] check if certain bits are set in the tags of source registers.</td></tr><tr><td align=left>Load tag check</td><td align=right><code>LOAD_CHECK:</code></td><td align=left><code>4-bit tagctrl[11:8]</code></td><td align=left>D$ <em>tagChck</em></td><td align=left>[load/AMO] check if certain bits are set in the memory tag.</td></tr><tr><td align=left>Store tag check</td><td align=right><code>STORE_CHECK:</code></td><td align=left><code>4-bit tagctrl[19:16]</code></td><td align=left>D$ <em>tagChck</em></td><td align=left>[store/AMO] check if certain bits are set in the memory tag.</td></tr><tr><td align=left>Instruction tag check</td><td align=right><code>FETCH_CHECK:</code></td><td align=left><code>2-bit tagctrl[41:40]</code></td><td align=left>ID <em>tagChck</em></td><td align=left>[all] check if certain bits are set in the instruction tag.</td></tr><tr><td align=left>Jump tag check</td><td align=right><code>JMP_CHECK:</code></td><td align=left><code>4-bit tagctrl[35:32]</code></td><td align=left>EX <em>tagChck</em></td><td align=left>[JALR] check if certain bits are not set in the tag of <code>rs1</code>.</td></tr><tr><td align=left>Directional target check</td><td align=right><code>CFLOW_DIR_TGT:</code></td><td align=left><code>2-bit tagctrl[29:28]</code></td><td align=left>MEM <em>tagChck</em></td><td align=left>[branch/JAL] if jump, check the instruction tag of the jump target.</td></tr><tr><td align=left>Indirectional target check</td><td align=right><code>CFLOW_INDIR_TGT:</code></td><td align=left><code>2-bit tagctrl[31:30]</code></td><td align=left>MEM <em>tagChck</em></td><td align=left>[JALR] if jump, check the instruction tag of the jump target.</td></tr></tbody></table><p>Similar to the previous release, two special instructions are provided to read and write the tag of a GPR (rather than a memory word in the previous release).
These two instructions can be used to read/write tags in all privilege levels
and are not affected by the
<em>ALU tag propagation</em> and the <em>ALU tag check</em> masks.</p><pre><code>TAGR  [   imm[11:0]  ][  rs1  ][ funct3 ][  rd   ][  opcode  ]
            12'd0        src     3'b000    dest    7'b1010111

TAGR rd, rs1;  // (rd, rd_t) &lt;= (rs1_t, 0)


TAGW  [   imm[11:0]  ][  rs1  ][ funct3 ][  rd   ][  opcode  ]
            12'd0        src     3'b001    dest    7'b1010111

TAGW rd, rs1;  // (rd, rd_t) &lt;= (rd, rs1)
</code></pre><h4 id=alu-tag-propagation-and-check:3e886b93ba9ea6d392a0818503a1d77f>ALU tag propagation and check</h4><p>For any ALU instructions, such as <code>add</code>, <code>addi</code>, <code>or</code>, <code>andi</code>, etc., the tag of the destination register (<code>rd_t</code>) is updated according to the equation below.
When <code>rs2</code> is replaced with an immediate number, <code>rs2_t</code> is 0.
At the same time, a tag check can be applied. An exception (<code>xcpt!</code>) is raised
when the check fails.</p><pre><code>rd_t &lt;= (rs1_t | rs2_t) &amp; ALU_PROP
((rs1_t | rs2_t) &amp; ALU_CHECK) != 0 -&gt; xcpt!
</code></pre><h4 id=load-tag-propagation-and-check:3e886b93ba9ea6d392a0818503a1d77f>Load tag propagation and check</h4><p>For any load or atomic memory operation, the tag from memory (<code>mem_t</code>) is
copied to <code>rd_t</code> under the control of mask <code>LOAD_PROP</code>.
This tag propagation ignores the width of the load and always overwrites all bits of <code>rd_t</code>.
A check is performed on <code>mem_t</code> if the mask <code>LOAD_CHECK</code> is non-zero.
This feature can be used for compartment isolation, memory safety or data watch-points.</p><pre><code>rd_t &lt;= mem_t &amp; LOAD_PROP
(mem_t &amp; LOAD_CHECK) != 0 -&gt; xcpt!
</code></pre><h4 id=store-tag-propagation-preservation-and-check:3e886b93ba9ea6d392a0818503a1d77f>Store tag propagation, preservation and check</h4><p>For any store or atomic memory operation, the tag from <code>rs2</code> (<code>rs2_t</code>) is copied to <code>mem_t</code> under the control of the mask <code>STORE_PROP</code>.
At the same time, the <code>STORE_KEEP</code> mask prevents certain tag bits from being cleared by <code>rs2_t</code>.
Like load, store tag propagation also ignores the data width and always overwrites all bits of <code>mem_t</code>.
A check is performed on <code>mem_t</code> if the <code>STORE_CHECK</code> mask is non-zero.
This feature can be used for type tags, fine-grained memory protection, or data watch-points.</p><pre><code>mem_t &lt;= (mem_t &amp; STORE_KEEP) | (rs2_t &amp; STORE_PROP)
(mem_t &amp; STORE_CHECK) != 0 -&gt; xcpt!
</code></pre><h4 id=instruction-tag-check:3e886b93ba9ea6d392a0818503a1d77f>Instruction tag check</h4><p>The tag of an instruction (<code>inst_t</code>) can be checked against the <code>FETCH_CHECK</code> mask.
This feature can be used for breakpoints.</p><pre><code>(inst_t &amp; FETCH_CHECK) != 0 -&gt; xcpt!
</code></pre><h4 id=jump-related-tag-operations:3e886b93ba9ea6d392a0818503a1d77f>Jump related tag operations</h4><p>For a jump instruction, assuming jump is either unconditional or conditional but taken,
a mask (<code>CFLOW_INDIR_TGT</code> for <code>JALR</code> otherwise <code>CFLOW_DIR_TGT</code>) is stored as the tag for the program counter (noted as <code>pc_t</code>) of the next instruction (the jump target).
When the jump target is executed, its <code>inst_t</code> is checked against <code>pc_t</code>.
This feature can be used to protect control flow integrity.</p><pre><code>for directional jump:   pc_t &lt;= CFLOW_DIR_TGT
for JALR:               pc_t &lt;= CFLOW_INDIR_TGT
non-jump instructions:  pc_t &lt;= 0
all instructions:       (inst_t &amp; pc_t) != pc_t -&gt; xcpt!
</code></pre><p>For indirect jumps, <code>rs1_t</code> can be checked against mask <code>JMP_CHECK</code>.
Also for all unconditional jumps (<code>JAL/JALR</code>), mask <code>JMP_PROP</code> is used to set the tag of the link register (<code>rd_t</code> in this case).</p><pre><code>for JALR:      JMP_CHECK != 0 &amp;&amp; (rs1_t &amp; JMP_CHECK) == 0 -&gt; xcpt!
for JAL/JALR:  rd_t &lt;= JMP_PROP
</code></pre><h3 id=program-guidance:3e886b93ba9ea6d392a0818503a1d77f>Program guidance</h3><p>Here is a short discussion of how to utilise the tag functions in assembly programs.</p><h4 id=the-tag-control-register:3e886b93ba9ea6d392a0818503a1d77f>The tag control register</h4><p>The tag control register (<code>tagctrl</code>) is initialised to 0 after reset, which disables all tag propagation and checks.
To enable a specific tag propagation or check function, a proper non-zero mask must be written to <code>tagctrl</code>.</p><p>In this release, the <code>tagctrl</code> register is mapped to a machine mode W/R CSR <code>mtagctrl</code> at address 0xbf0, which is then shadowed to
a supervisor mode R/W CSR <code>stagctrl</code> at address 0x9f0 and a user mode R/W CSR <code>utagctrl</code> at address 0x8f0.
Shadowed CSRs can be used to read the current value of <code>tagctrl</code>.
When writing to a shadowed CSR, the writable bits are controlled by the two machine mode R/W CSRs <code>mutagctrlen</code> (0x7f0) and <code>mstagctrlen</code> (0x7f1)
for user and supervisor modes respectively.
The write operations comply with the following equations:</p><pre><code>tagctrl &lt;= (wdata &amp; mutagctrlen) | (tagctrl &amp; ~mutagctrlen)  // user mode
tagctrl &lt;= (wdata &amp; mstagctrlen) | (tagctrl &amp; ~mstagctrlen)  // supervisor mode
tagctrl &lt;= wdata                                             // machine mode
</code></pre><p>The initial values of <code>mutagctrlen</code> and <code>mstagctrlen</code> are all-ones to give full access to <code>tagctrl</code> in all modes.
Note we are still investigating the proper mechanism for context switch.
The definition of the <code>tagctrl</code> register is prone for further refinement.</p><p>A set of macros (<code>TMASK_XXX</code> and <code>TSHIM_XXX</code>) are provided in the <code>encoding.h</code> header file for easy tag function configuration.</p><h4 id=handle-tag-check-exceptions:3e886b93ba9ea6d392a0818503a1d77f>Handle tag check exceptions</h4><p>When a tag check fails, an <code>TAG_CHECK_FAIL</code> exception is raised with the <code>cause</code> CSR set to 0x10 and <code>epc</code> pointing to the exceptional instruction.
It relies on the exception handler to check the specific failed function and clear the cause of the tag check failure.
If the cause is not rectified, the program would end up in an infinite loop of tag exceptions.</p><p>The following CSRs are extended with tags and can be safely read/written using GPRs without losing tags.</p><table><thead><tr><th align=left>CSR Name</th><th align=left>Usage</th></tr></thead><tbody><tr><td align=left><code>mepc</code>, <code>sepc</code></td><td align=left>preserve the pc tag for the exceptional instruction.</td></tr><tr><td align=left><code>mscratch</code>, <code>sscratch</code></td><td align=left>allow the scratch CSR used for preserve tags</td></tr><tr><td align=left><code>mtvec</code>, <code>stvec</code></td><td align=left>special pc tag check for exception handler vector</td></tr></tbody></table><p>When some tag checks are enabled, especially the jump related tag checks, you might want to disable them for exception handlers.
Currently there is no atomic support for this feature.
Example assembly sequences is provided to disable/enable tag checks for exception handlers.
Note that these sequences must be used as macros rather than sub-routines as any jump may cause embedded exceptions.</p><pre><code>; disable tag check and enable propagation for machine exception
#define ENTER_TAG_MACHINE         \
    csrr t5, mtagctrl;            \
    csrw mscratch, t5;            \
    li   t6, TMASK_ALU_PROP;      \
    li   t5, TMASK_LOAD_PROP;     \
    or   t6, t6, t5;              \
    li   t5, TMASK_STORE_PROP;    \
    or   t6, t6, t5;              \
    csrw mtagctrl, t6;            \

; recover to the tag configuration before exception
#define EXIT_TAG_MACHINE          \
    csrr t5, mscratch;            \
    csrw mtagctrl, t5;            \

</code></pre><h4 id=asynchronous-load-store-tag-exceptions:3e886b93ba9ea6d392a0818503a1d77f>Asynchronous Load/Store tag exceptions</h4><p>Currently the exceptions caused by Load/Store tag checks may be asynchronous.
If the load/store operation ends up missing in the L1 D$, the non-blocking D$ would fetch the missing cache line without blocking the core pipeline.
The missed load/store instructions are processed out-of-order with the ALU instructions.</p><p>When the missing cache line is fetched later, it may fail in the tag check. An exception is still raised with the right exceptional pc but out-of-sync with the core pipeline.
This behaviour leads to two issues: asynchronous tag exception and miscounting the retired instructions (<code>retire</code> CSR).</p><p>The error towards the number of retired instructions is small.
As for the asynchronous tag exception, a later release will fix this issue by rolling-back the core pipeline with a reorder buffer.
For this release, the <code>fence.i</code> instruction can be used to enforce synchronous load/store exceptions, but with a high overhead.</p><h4 id=tag-regression-tests:3e886b93ba9ea6d392a0818503a1d77f>Tag regression tests</h4><p>A relatively thorough regression test suite is provided for the tag functions in <code>vsim/riscv-tests/tag</code>.
It is possible to run this test suite by executing</p><pre><code>make run-tag-tests
</code></pre><p>in the <code>vsim</code> directory.</p></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.f5831.js></script></body></html>