{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680241153761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680241153761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 01:39:13 2023 " "Processing started: Fri Mar 31 01:39:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680241153761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680241153761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c register " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680241153762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1680241153973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu_tb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu_tb " "Found entity 1: cu_tb" {  } { { "cu_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu_tb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mux_32_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/encoder_32_5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/con_ff.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/d_ff.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel.v 1 1 " "Found 1 design units, including 1 entities, in source file sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel " "Found entity 1: sel" {  } { { "sel.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/sel.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "decoder_2_4.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/decoder_2_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_16 " "Found entity 1: decoder_4_16" {  } { { "decoder_4_16.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/decoder_4_16.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/pc_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_register.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_register " "Found entity 1: gen_register" {  } { { "gen_register.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/gen_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_register.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_register " "Found entity 1: zero_register" {  } { { "zero_register.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/zero_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_register " "Found entity 1: mdr_register" {  } { { "mdr_register.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mdr_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_mux " "Found entity 1: mdr_mux" {  } { { "mdr_mux.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mdr_mux.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_32 " "Found entity 1: shra_32" {  } { { "shra_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shra_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_32 " "Found entity 1: shr_32" {  } { { "shr_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shr_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shla_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shla_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shla_32 " "Found entity 1: shla_32" {  } { { "shla_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shla_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_32 " "Found entity 1: shl_32" {  } { { "shl_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shl_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_32 " "Found entity 1: ror_32" {  } { { "ror_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ror_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_32.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_32 " "Found entity 1: rol_32" {  } { { "rol_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/rol_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/and_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/or_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "not_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/not_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_32 " "Found entity 1: neg_32" {  } { { "neg_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/neg_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_32 " "Found entity 1: mul_32" {  } { { "mul_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mul_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_32.v 1 1 " "Found 1 design units, including 1 entities, in source file div_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_32 " "Found entity 1: div_32" {  } { { "div_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/div_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32.v 3 3 " "Found 3 design units, including 3 entities, in source file add_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_4 " "Found entity 1: add_4" {  } { { "add_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/add_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154047 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_16 " "Found entity 2: add_16" {  } { { "add_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/add_32.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154047 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_32 " "Found entity 3: add_32" {  } { { "add_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/add_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32 " "Found entity 1: sub_32" {  } { { "sub_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/sub_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ld_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ldi_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file st_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 st_tb " "Found entity 1: st_tb" {  } { { "st_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/st_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alui_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alui_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alui_tb " "Found entity 1: alui_tb" {  } { { "alui_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alui_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file br_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_tb " "Found entity 1: br_tb" {  } { { "br_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/br_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jr_tb " "Found entity 1: jr_tb" {  } { { "jr_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/jr_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_tb " "Found entity 1: jal_tb" {  } { { "jal_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/jal_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_tb " "Found entity 1: mfhi_tb" {  } { { "mfhi_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mfhi_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflo_tb " "Found entity 1: mflo_tb" {  } { { "mflo_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mflo_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file in_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_tb " "Found entity 1: in_tb" {  } { { "in_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/in_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_tb " "Found entity 1: out_tb" {  } { { "out_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/out_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_tb.v(59) " "Verilog HDL information at sub_tb.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "sub_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/sub_tb.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/sub_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154066 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shra_tb.v(59) " "Verilog HDL information at shra_tb.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "shra_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shra_tb.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "shra_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shra_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154068 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shr_tb.v(59) " "Verilog HDL information at shr_tb.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "shr_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shr_tb.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shr_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154070 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shl_tb.v(59) " "Verilog HDL information at shl_tb.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "shl_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shl_tb.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/shl_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_tb.v(59) " "Verilog HDL information at ror_tb.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "ror_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ror_tb.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/ror_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rol_tb.v(59) " "Verilog HDL information at rol_tb.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "rol_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/rol_tb.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/rol_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154075 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_tb.v(59) " "Verilog HDL information at or_tb.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "or_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/or_tb.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/or_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154077 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_tb.v(56) " "Verilog HDL information at not_tb.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "not_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/not_tb.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/not_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154078 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "neg_tb.v(56) " "Verilog HDL information at neg_tb.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "neg_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/neg_tb.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_tb " "Found entity 1: neg_tb" {  } { { "neg_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/neg_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul_tb.v(60) " "Verilog HDL information at mul_tb.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "mul_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mul_tb.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mul_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154082 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_tb.v(60) " "Verilog HDL information at div_tb.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "div_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/div_tb.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/div_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154083 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(59) " "Verilog HDL information at and_tb.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/and_tb.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/and_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_tb.v(59) " "Verilog HDL information at add_tb.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "add_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/add_tb.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680241154086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/add_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680241154087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680241154087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680241154124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cu:ControlUnit " "Elaborating entity \"cu\" for hierarchy \"cu:ControlUnit\"" {  } { { "datapath.v" "ControlUnit" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154128 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(146) " "Verilog HDL Case Statement warning at cu.v(146): incomplete case statement has no default case item" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 146 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Present_State cu.v(135) " "Verilog HDL Always Construct warning at cu.v(135): inferring latch(es) for variable \"Present_State\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CON_Out cu.v(584) " "Verilog HDL Always Construct warning at cu.v(584): variable \"CON_Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 584 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Run cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"Run\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"Read\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"Write\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Clear cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"Clear\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CON_In cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"CON_In\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHighin cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"ZHighin\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZLowin cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"ZLowin\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154130 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OutPort cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"OutPort\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIout cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"HIout\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHighout cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"ZHighout\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZLowout cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"ZLowout\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPort cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"InPort\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GLR cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"GLR\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AND cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"AND\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ANDI cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"ANDI\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OR cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"OR\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ORI cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"ORI\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NOT cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"NOT\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NEG cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"NEG\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"ADD\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDI cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"ADDI\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SUB cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"SUB\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUL cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"MUL\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DIV cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"DIV\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHR cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"SHR\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHRA cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"SHRA\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHL cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"SHL\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROR cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"ROR\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROL cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"ROL\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BR cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"BR\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LD cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"LD\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154131 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LDI cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"LDI\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ST cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"ST\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HALT cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"HALT\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NOP cu.v(280) " "Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable \"NOP\", which holds its previous value in one or more paths through the always construct" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOP cu.v(280) " "Inferred latch for \"NOP\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALT cu.v(280) " "Inferred latch for \"HALT\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ST cu.v(280) " "Inferred latch for \"ST\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDI cu.v(280) " "Inferred latch for \"LDI\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD cu.v(280) " "Inferred latch for \"LD\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR cu.v(280) " "Inferred latch for \"BR\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROL cu.v(280) " "Inferred latch for \"ROL\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ROR cu.v(280) " "Inferred latch for \"ROR\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHL cu.v(280) " "Inferred latch for \"SHL\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHRA cu.v(280) " "Inferred latch for \"SHRA\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHR cu.v(280) " "Inferred latch for \"SHR\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV cu.v(280) " "Inferred latch for \"DIV\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUL cu.v(280) " "Inferred latch for \"MUL\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUB cu.v(280) " "Inferred latch for \"SUB\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDI cu.v(280) " "Inferred latch for \"ADDI\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD cu.v(280) " "Inferred latch for \"ADD\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEG cu.v(280) " "Inferred latch for \"NEG\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOT cu.v(280) " "Inferred latch for \"NOT\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ORI cu.v(280) " "Inferred latch for \"ORI\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OR cu.v(280) " "Inferred latch for \"OR\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ANDI cu.v(280) " "Inferred latch for \"ANDI\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AND cu.v(280) " "Inferred latch for \"AND\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GLR cu.v(280) " "Inferred latch for \"GLR\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout cu.v(280) " "Inferred latch for \"Cout\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout cu.v(280) " "Inferred latch for \"MDRout\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPort cu.v(280) " "Inferred latch for \"InPort\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLowout cu.v(280) " "Inferred latch for \"ZLowout\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHighout cu.v(280) " "Inferred latch for \"ZHighout\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout cu.v(280) " "Inferred latch for \"LOout\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout cu.v(280) " "Inferred latch for \"HIout\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154132 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout cu.v(280) " "Inferred latch for \"PCout\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin cu.v(280) " "Inferred latch for \"Yin\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPort cu.v(280) " "Inferred latch for \"OutPort\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin cu.v(280) " "Inferred latch for \"MDRin\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin cu.v(280) " "Inferred latch for \"MARin\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLowin cu.v(280) " "Inferred latch for \"ZLowin\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHighin cu.v(280) " "Inferred latch for \"ZHighin\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin cu.v(280) " "Inferred latch for \"LOin\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin cu.v(280) " "Inferred latch for \"HIin\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin cu.v(280) " "Inferred latch for \"IRin\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin cu.v(280) " "Inferred latch for \"PCin\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CON_In cu.v(280) " "Inferred latch for \"CON_In\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC cu.v(280) " "Inferred latch for \"IncPC\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clear cu.v(280) " "Inferred latch for \"Clear\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write cu.v(280) " "Inferred latch for \"Write\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read cu.v(280) " "Inferred latch for \"Read\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout cu.v(280) " "Inferred latch for \"BAout\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout cu.v(280) " "Inferred latch for \"Rout\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin cu.v(280) " "Inferred latch for \"Rin\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc cu.v(280) " "Inferred latch for \"Grc\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb cu.v(280) " "Inferred latch for \"Grb\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra cu.v(280) " "Inferred latch for \"Gra\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Run cu.v(280) " "Inferred latch for \"Run\" at cu.v(280)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 280 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.HALT_T3 cu.v(135) " "Inferred latch for \"Present_State.HALT_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.NOP_T3 cu.v(135) " "Inferred latch for \"Present_State.NOP_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.MFLO_T3 cu.v(135) " "Inferred latch for \"Present_State.MFLO_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.MFHI_T3 cu.v(135) " "Inferred latch for \"Present_State.MFHI_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.OUT_T3 cu.v(135) " "Inferred latch for \"Present_State.OUT_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.IN_T3 cu.v(135) " "Inferred latch for \"Present_State.IN_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.JAL_T4 cu.v(135) " "Inferred latch for \"Present_State.JAL_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.JAL_T3 cu.v(135) " "Inferred latch for \"Present_State.JAL_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.JR_T3 cu.v(135) " "Inferred latch for \"Present_State.JR_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.BR_T6 cu.v(135) " "Inferred latch for \"Present_State.BR_T6\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.BR_T5 cu.v(135) " "Inferred latch for \"Present_State.BR_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.BR_T4 cu.v(135) " "Inferred latch for \"Present_State.BR_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154133 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.BR_T3 cu.v(135) " "Inferred latch for \"Present_State.BR_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.NOT_T4 cu.v(135) " "Inferred latch for \"Present_State.NOT_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.NOT_T3 cu.v(135) " "Inferred latch for \"Present_State.NOT_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.NEG_T4 cu.v(135) " "Inferred latch for \"Present_State.NEG_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.NEG_T3 cu.v(135) " "Inferred latch for \"Present_State.NEG_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.DIV_T6 cu.v(135) " "Inferred latch for \"Present_State.DIV_T6\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.DIV_T5 cu.v(135) " "Inferred latch for \"Present_State.DIV_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.DIV_T4 cu.v(135) " "Inferred latch for \"Present_State.DIV_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.DIV_T3 cu.v(135) " "Inferred latch for \"Present_State.DIV_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.MUL_T6 cu.v(135) " "Inferred latch for \"Present_State.MUL_T6\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.MUL_T5 cu.v(135) " "Inferred latch for \"Present_State.MUL_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.MUL_T4 cu.v(135) " "Inferred latch for \"Present_State.MUL_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.MUL_T3 cu.v(135) " "Inferred latch for \"Present_State.MUL_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ORI_T5 cu.v(135) " "Inferred latch for \"Present_State.ORI_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ORI_T4 cu.v(135) " "Inferred latch for \"Present_State.ORI_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ORI_T3 cu.v(135) " "Inferred latch for \"Present_State.ORI_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ANDI_T5 cu.v(135) " "Inferred latch for \"Present_State.ANDI_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ANDI_T4 cu.v(135) " "Inferred latch for \"Present_State.ANDI_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ANDI_T3 cu.v(135) " "Inferred latch for \"Present_State.ANDI_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ADDI_T5 cu.v(135) " "Inferred latch for \"Present_State.ADDI_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ADDI_T4 cu.v(135) " "Inferred latch for \"Present_State.ADDI_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ADDI_T3 cu.v(135) " "Inferred latch for \"Present_State.ADDI_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ROL_T5 cu.v(135) " "Inferred latch for \"Present_State.ROL_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ROL_T4 cu.v(135) " "Inferred latch for \"Present_State.ROL_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ROL_T3 cu.v(135) " "Inferred latch for \"Present_State.ROL_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ROR_T5 cu.v(135) " "Inferred latch for \"Present_State.ROR_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ROR_T4 cu.v(135) " "Inferred latch for \"Present_State.ROR_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ROR_T3 cu.v(135) " "Inferred latch for \"Present_State.ROR_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SHL_T5 cu.v(135) " "Inferred latch for \"Present_State.SHL_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SHL_T4 cu.v(135) " "Inferred latch for \"Present_State.SHL_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SHL_T3 cu.v(135) " "Inferred latch for \"Present_State.SHL_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SHRA_T5 cu.v(135) " "Inferred latch for \"Present_State.SHRA_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SHRA_T4 cu.v(135) " "Inferred latch for \"Present_State.SHRA_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SHRA_T3 cu.v(135) " "Inferred latch for \"Present_State.SHRA_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154134 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SHR_T5 cu.v(135) " "Inferred latch for \"Present_State.SHR_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SHR_T4 cu.v(135) " "Inferred latch for \"Present_State.SHR_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SHR_T3 cu.v(135) " "Inferred latch for \"Present_State.SHR_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.OR_T5 cu.v(135) " "Inferred latch for \"Present_State.OR_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.OR_T4 cu.v(135) " "Inferred latch for \"Present_State.OR_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.OR_T3 cu.v(135) " "Inferred latch for \"Present_State.OR_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.AND_T5 cu.v(135) " "Inferred latch for \"Present_State.AND_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.AND_T4 cu.v(135) " "Inferred latch for \"Present_State.AND_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.AND_T3 cu.v(135) " "Inferred latch for \"Present_State.AND_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SUB_T5 cu.v(135) " "Inferred latch for \"Present_State.SUB_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SUB_T4 cu.v(135) " "Inferred latch for \"Present_State.SUB_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.SUB_T3 cu.v(135) " "Inferred latch for \"Present_State.SUB_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ADD_T5 cu.v(135) " "Inferred latch for \"Present_State.ADD_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ADD_T4 cu.v(135) " "Inferred latch for \"Present_State.ADD_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ADD_T3 cu.v(135) " "Inferred latch for \"Present_State.ADD_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ST_T7 cu.v(135) " "Inferred latch for \"Present_State.ST_T7\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ST_T6 cu.v(135) " "Inferred latch for \"Present_State.ST_T6\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ST_T5 cu.v(135) " "Inferred latch for \"Present_State.ST_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ST_T4 cu.v(135) " "Inferred latch for \"Present_State.ST_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.ST_T3 cu.v(135) " "Inferred latch for \"Present_State.ST_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.LDI_T5 cu.v(135) " "Inferred latch for \"Present_State.LDI_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.LDI_T4 cu.v(135) " "Inferred latch for \"Present_State.LDI_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.LDI_T3 cu.v(135) " "Inferred latch for \"Present_State.LDI_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.LD_T7 cu.v(135) " "Inferred latch for \"Present_State.LD_T7\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.LD_T6 cu.v(135) " "Inferred latch for \"Present_State.LD_T6\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.LD_T5 cu.v(135) " "Inferred latch for \"Present_State.LD_T5\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.LD_T4 cu.v(135) " "Inferred latch for \"Present_State.LD_T4\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.LD_T3 cu.v(135) " "Inferred latch for \"Present_State.LD_T3\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.FCTH_T2 cu.v(135) " "Inferred latch for \"Present_State.FCTH_T2\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.FCTH_T1 cu.v(135) " "Inferred latch for \"Present_State.FCTH_T1\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.FCTH_T0 cu.v(135) " "Inferred latch for \"Present_State.FCTH_T0\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_State.State_Reset cu.v(135) " "Inferred latch for \"Present_State.State_Reset\" at cu.v(135)" {  } { { "cu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154135 "|datapath|cu:ControlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154136 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(35) " "Verilog HDL Always Construct warning at alu.v(35): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154138 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(35) " "Inferred latch for \"result\[0\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(35) " "Inferred latch for \"result\[1\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(35) " "Inferred latch for \"result\[2\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(35) " "Inferred latch for \"result\[3\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(35) " "Inferred latch for \"result\[4\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(35) " "Inferred latch for \"result\[5\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(35) " "Inferred latch for \"result\[6\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(35) " "Inferred latch for \"result\[7\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(35) " "Inferred latch for \"result\[8\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(35) " "Inferred latch for \"result\[9\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(35) " "Inferred latch for \"result\[10\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(35) " "Inferred latch for \"result\[11\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(35) " "Inferred latch for \"result\[12\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(35) " "Inferred latch for \"result\[13\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(35) " "Inferred latch for \"result\[14\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(35) " "Inferred latch for \"result\[15\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(35) " "Inferred latch for \"result\[16\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(35) " "Inferred latch for \"result\[17\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(35) " "Inferred latch for \"result\[18\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(35) " "Inferred latch for \"result\[19\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(35) " "Inferred latch for \"result\[20\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(35) " "Inferred latch for \"result\[21\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(35) " "Inferred latch for \"result\[22\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(35) " "Inferred latch for \"result\[23\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(35) " "Inferred latch for \"result\[24\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(35) " "Inferred latch for \"result\[25\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(35) " "Inferred latch for \"result\[26\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(35) " "Inferred latch for \"result\[27\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(35) " "Inferred latch for \"result\[28\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(35) " "Inferred latch for \"result\[29\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(35) " "Inferred latch for \"result\[30\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(35) " "Inferred latch for \"result\[31\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] alu.v(35) " "Inferred latch for \"result\[32\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154139 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[33\] alu.v(35) " "Inferred latch for \"result\[33\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[34\] alu.v(35) " "Inferred latch for \"result\[34\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[35\] alu.v(35) " "Inferred latch for \"result\[35\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[36\] alu.v(35) " "Inferred latch for \"result\[36\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[37\] alu.v(35) " "Inferred latch for \"result\[37\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[38\] alu.v(35) " "Inferred latch for \"result\[38\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[39\] alu.v(35) " "Inferred latch for \"result\[39\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[40\] alu.v(35) " "Inferred latch for \"result\[40\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[41\] alu.v(35) " "Inferred latch for \"result\[41\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[42\] alu.v(35) " "Inferred latch for \"result\[42\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[43\] alu.v(35) " "Inferred latch for \"result\[43\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[44\] alu.v(35) " "Inferred latch for \"result\[44\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[45\] alu.v(35) " "Inferred latch for \"result\[45\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[46\] alu.v(35) " "Inferred latch for \"result\[46\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[47\] alu.v(35) " "Inferred latch for \"result\[47\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[48\] alu.v(35) " "Inferred latch for \"result\[48\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[49\] alu.v(35) " "Inferred latch for \"result\[49\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[50\] alu.v(35) " "Inferred latch for \"result\[50\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[51\] alu.v(35) " "Inferred latch for \"result\[51\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[52\] alu.v(35) " "Inferred latch for \"result\[52\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[53\] alu.v(35) " "Inferred latch for \"result\[53\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[54\] alu.v(35) " "Inferred latch for \"result\[54\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[55\] alu.v(35) " "Inferred latch for \"result\[55\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[56\] alu.v(35) " "Inferred latch for \"result\[56\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[57\] alu.v(35) " "Inferred latch for \"result\[57\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[58\] alu.v(35) " "Inferred latch for \"result\[58\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[59\] alu.v(35) " "Inferred latch for \"result\[59\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[60\] alu.v(35) " "Inferred latch for \"result\[60\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[61\] alu.v(35) " "Inferred latch for \"result\[61\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[62\] alu.v(35) " "Inferred latch for \"result\[62\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[63\] alu.v(35) " "Inferred latch for \"result\[63\]\" at alu.v(35)" {  } { { "alu.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154140 "|datapath|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 alu:ALU\|and_32:and_instance " "Elaborating entity \"and_32\" for hierarchy \"alu:ALU\|and_32:and_instance\"" {  } { { "alu.v" "and_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 alu:ALU\|or_32:or_instance " "Elaborating entity \"or_32\" for hierarchy \"alu:ALU\|or_32:or_instance\"" {  } { { "alu.v" "or_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32 alu:ALU\|not_32:not_instance " "Elaborating entity \"not_32\" for hierarchy \"alu:ALU\|not_32:not_instance\"" {  } { { "alu.v" "not_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_32 alu:ALU\|neg_32:neg_instance " "Elaborating entity \"neg_32\" for hierarchy \"alu:ALU\|neg_32:neg_instance\"" {  } { { "alu.v" "neg_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_32 alu:ALU\|neg_32:neg_instance\|add_32:add_instance " "Elaborating entity \"add_32\" for hierarchy \"alu:ALU\|neg_32:neg_instance\|add_32:add_instance\"" {  } { { "neg_32.v" "add_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/neg_32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16 alu:ALU\|neg_32:neg_instance\|add_32:add_instance\|add_16:adderA " "Elaborating entity \"add_16\" for hierarchy \"alu:ALU\|neg_32:neg_instance\|add_32:add_instance\|add_16:adderA\"" {  } { { "add_32.v" "adderA" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/add_32.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4 alu:ALU\|neg_32:neg_instance\|add_32:add_instance\|add_16:adderA\|add_4:adderA " "Elaborating entity \"add_4\" for hierarchy \"alu:ALU\|neg_32:neg_instance\|add_32:add_instance\|add_16:adderA\|add_4:adderA\"" {  } { { "add_32.v" "adderA" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/add_32.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_32 alu:ALU\|sub_32:sub_instance " "Elaborating entity \"sub_32\" for hierarchy \"alu:ALU\|sub_32:sub_instance\"" {  } { { "alu.v" "sub_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_32 alu:ALU\|mul_32:mul_instance " "Elaborating entity \"mul_32\" for hierarchy \"alu:ALU\|mul_32:mul_instance\"" {  } { { "alu.v" "mul_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154186 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32.v(35) " "Verilog HDL Case Statement warning at mul_32.v(35): case item expression never matches the case expression" {  } { { "mul_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mul_32.v" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1680241154188 "|datapath|alu:alu_instance|mul_32:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32.v(37) " "Verilog HDL Case Statement warning at mul_32.v(37): case item expression never matches the case expression" {  } { { "mul_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mul_32.v" 37 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1680241154188 "|datapath|alu:alu_instance|mul_32:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32.v(39) " "Verilog HDL Case Statement warning at mul_32.v(39): case item expression never matches the case expression" {  } { { "mul_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mul_32.v" 39 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1680241154188 "|datapath|alu:alu_instance|mul_32:mul_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_32.v(41) " "Verilog HDL Case Statement warning at mul_32.v(41): case item expression never matches the case expression" {  } { { "mul_32.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mul_32.v" 41 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1680241154188 "|datapath|alu:alu_instance|mul_32:mul_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_32 alu:ALU\|div_32:div_instance " "Elaborating entity \"div_32\" for hierarchy \"alu:ALU\|div_32:div_instance\"" {  } { { "alu.v" "div_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr_32 alu:ALU\|shr_32:shr_instance " "Elaborating entity \"shr_32\" for hierarchy \"alu:ALU\|shr_32:shr_instance\"" {  } { { "alu.v" "shr_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra_32 alu:ALU\|shra_32:shra_instance " "Elaborating entity \"shra_32\" for hierarchy \"alu:ALU\|shra_32:shra_instance\"" {  } { { "alu.v" "shra_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl_32 alu:ALU\|shl_32:shl_instance " "Elaborating entity \"shl_32\" for hierarchy \"alu:ALU\|shl_32:shl_instance\"" {  } { { "alu.v" "shl_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror_32 alu:ALU\|ror_32:ror_instance " "Elaborating entity \"ror_32\" for hierarchy \"alu:ALU\|ror_32:ror_instance\"" {  } { { "alu.v" "ror_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol_32 alu:ALU\|rol_32:rol_instance " "Elaborating entity \"rol_32\" for hierarchy \"alu:ALU\|rol_32:rol_instance\"" {  } { { "alu.v" "rol_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM " "Elaborating entity \"ram\" for hierarchy \"ram:RAM\"" {  } { { "datapath.v" "RAM" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel sel:SelectEncode " "Elaborating entity \"sel\" for hierarchy \"sel:SelectEncode\"" {  } { { "datapath.v" "SelectEncode" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_16 sel:SelectEncode\|decoder_4_16:decode " "Elaborating entity \"decoder_4_16\" for hierarchy \"sel:SelectEncode\|decoder_4_16:decode\"" {  } { { "sel.v" "decode" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/sel.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff con_ff:CON_FF " "Elaborating entity \"con_ff\" for hierarchy \"con_ff:CON_FF\"" {  } { { "datapath.v" "CON_FF" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 con_ff.v(27) " "Verilog HDL assignment warning at con_ff.v(27): truncated value with size 32 to match size of target (1)" {  } { { "con_ff.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/con_ff.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680241154215 "|datapath|con_ff:CON_FF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 con_ff.v(28) " "Verilog HDL assignment warning at con_ff.v(28): truncated value with size 32 to match size of target (1)" {  } { { "con_ff.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/con_ff.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680241154215 "|datapath|con_ff:CON_FF"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "con_ff.v(24) " "Verilog HDL Case Statement information at con_ff.v(24): all case item expressions in this case statement are onehot" {  } { { "con_ff.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/con_ff.v" 24 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1680241154215 "|datapath|con_ff:CON_FF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_4 con_ff:CON_FF\|decoder_2_4:decoder_2_4_instance " "Elaborating entity \"decoder_2_4\" for hierarchy \"con_ff:CON_FF\|decoder_2_4:decoder_2_4_instance\"" {  } { { "con_ff.v" "decoder_2_4_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/con_ff.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff con_ff:CON_FF\|d_ff:d_ff_instance " "Elaborating entity \"d_ff\" for hierarchy \"con_ff:CON_FF\|d_ff:d_ff_instance\"" {  } { { "con_ff.v" "d_ff_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/con_ff.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:Encoder32_5 " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:Encoder32_5\"" {  } { { "datapath.v" "Encoder32_5" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154223 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Encoder_Select encoder_32_5.v(38) " "Verilog HDL Always Construct warning at encoder_32_5.v(38): inferring latch(es) for variable \"Encoder_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder_32_5.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/encoder_32_5.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680241154224 "|datapath|encoder_32_5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Encoder_Select\[0\] encoder_32_5.v(38) " "Inferred latch for \"Encoder_Select\[0\]\" at encoder_32_5.v(38)" {  } { { "encoder_32_5.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/encoder_32_5.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154224 "|datapath|encoder_32_5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Encoder_Select\[1\] encoder_32_5.v(38) " "Inferred latch for \"Encoder_Select\[1\]\" at encoder_32_5.v(38)" {  } { { "encoder_32_5.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/encoder_32_5.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154224 "|datapath|encoder_32_5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Encoder_Select\[2\] encoder_32_5.v(38) " "Inferred latch for \"Encoder_Select\[2\]\" at encoder_32_5.v(38)" {  } { { "encoder_32_5.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/encoder_32_5.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154224 "|datapath|encoder_32_5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Encoder_Select\[3\] encoder_32_5.v(38) " "Inferred latch for \"Encoder_Select\[3\]\" at encoder_32_5.v(38)" {  } { { "encoder_32_5.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/encoder_32_5.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154224 "|datapath|encoder_32_5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Encoder_Select\[4\] encoder_32_5.v(38) " "Inferred latch for \"Encoder_Select\[4\]\" at encoder_32_5.v(38)" {  } { { "encoder_32_5.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/encoder_32_5.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680241154224 "|datapath|encoder_32_5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 mux_32_1:Multiplexer32_1 " "Elaborating entity \"mux_32_1\" for hierarchy \"mux_32_1:Multiplexer32_1\"" {  } { { "datapath.v" "Multiplexer32_1" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_register zero_register:R0 " "Elaborating entity \"zero_register\" for hierarchy \"zero_register:R0\"" {  } { { "datapath.v" "R0" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_register zero_register:R0\|gen_register:zero_instance " "Elaborating entity \"gen_register\" for hierarchy \"zero_register:R0\|gen_register:zero_instance\"" {  } { { "zero_register.v" "zero_instance" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/zero_register.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register pc_register:PC " "Elaborating entity \"pc_register\" for hierarchy \"pc_register:PC\"" {  } { { "datapath.v" "PC" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr_register mdr_register:MDR " "Elaborating entity \"mdr_register\" for hierarchy \"mdr_register:MDR\"" {  } { { "datapath.v" "MDR" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr_mux mdr_register:MDR\|mdr_mux:muxmdr " "Elaborating entity \"mdr_mux\" for hierarchy \"mdr_register:MDR\|mdr_mux:muxmdr\"" {  } { { "mdr_register.v" "muxmdr" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/mdr_register.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680241154250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/output_files/register.map.smsg " "Generated suppressed messages file C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/output_files/register.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1680241154708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680241154792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680241154792 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "datapath.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680241154811 "|datapath|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "datapath.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680241154811 "|datapath|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Stop " "No output dependent on input pin \"Stop\"" {  } { { "datapath.v" "" { Text "C:/Users/19bll3/Downloads/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680241154811 "|datapath|Stop"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1680241154811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680241154812 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680241154812 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680241154812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680241154835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 01:39:14 2023 " "Processing ended: Fri Mar 31 01:39:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680241154835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680241154835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680241154835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680241154835 ""}
