{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656534484308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656534484308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 17:28:04 2022 " "Processing started: Wed Jun 29 17:28:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656534484308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656534484308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off decoder0a9 -c decoder0a9 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off decoder0a9 -c decoder0a9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656534484309 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "decoder0a9_7_1200mv_85c_slow.vho D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/ simulation " "Generated file decoder0a9_7_1200mv_85c_slow.vho in folder \"D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656534484875 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "decoder0a9_7_1200mv_0c_slow.vho D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/ simulation " "Generated file decoder0a9_7_1200mv_0c_slow.vho in folder \"D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656534484894 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "decoder0a9_min_1200mv_0c_fast.vho D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/ simulation " "Generated file decoder0a9_min_1200mv_0c_fast.vho in folder \"D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656534484913 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "decoder0a9.vho D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/ simulation " "Generated file decoder0a9.vho in folder \"D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656534484934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "decoder0a9_7_1200mv_85c_vhd_slow.sdo D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/ simulation " "Generated file decoder0a9_7_1200mv_85c_vhd_slow.sdo in folder \"D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656534484958 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "decoder0a9_7_1200mv_0c_vhd_slow.sdo D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/ simulation " "Generated file decoder0a9_7_1200mv_0c_vhd_slow.sdo in folder \"D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656534484988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "decoder0a9_min_1200mv_0c_vhd_fast.sdo D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/ simulation " "Generated file decoder0a9_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656534485017 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "decoder0a9_vhd.sdo D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/ simulation " "Generated file decoder0a9_vhd.sdo in folder \"D:/Thomas/BackupDesktop/Tudo/IFMG 9º Periodo/LSD/RelogioFPGA/decoder0a9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1656534485042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656534485105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 17:28:05 2022 " "Processing ended: Wed Jun 29 17:28:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656534485105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656534485105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656534485105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656534485105 ""}
