{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671343035312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671343035312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 13:57:15 2022 " "Processing started: Sun Dec 18 13:57:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671343035312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671343035312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671343035312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1671343035470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671343035498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671343035498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671343035630 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74153 inst48 " "Block or symbol \"74153\" of instance \"inst48\" overlaps another block or symbol" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1864 2520 2640 2088 "inst48" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1671343035638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst39 " "Elaborating entity \"7404\" for hierarchy \"7404:inst39\"" {  } { { "final.bdf" "inst39" { Schematic "D:/code/final/final.bdf" { { 1312 2632 2680 1344 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671343035649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst39 " "Elaborated megafunction instantiation \"7404:inst39\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1312 2632 2680 1344 "inst39" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671343035656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7410 7410:inst36 " "Elaborating entity \"7410\" for hierarchy \"7410:inst36\"" {  } { { "final.bdf" "inst36" { Schematic "D:/code/final/final.bdf" { { 1320 2296 2360 1360 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671343035661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7410:inst36 " "Elaborated megafunction instantiation \"7410:inst36\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1320 2296 2360 1360 "inst36" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671343035669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst2 " "Elaborating entity \"74160\" for hierarchy \"74160:inst2\"" {  } { { "final.bdf" "inst2" { Schematic "D:/code/final/final.bdf" { { 1312 1224 1344 1496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671343035674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst2 " "Elaborated megafunction instantiation \"74160:inst2\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1312 1224 1344 1496 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671343035680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7432 7432:inst9 " "Elaborating entity \"7432\" for hierarchy \"7432:inst9\"" {  } { { "final.bdf" "inst9" { Schematic "D:/code/final/final.bdf" { { 1416 896 960 1456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671343035687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7432:inst9 " "Elaborated megafunction instantiation \"7432:inst9\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1416 896 960 1456 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671343035694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:inst10 " "Elaborating entity \"7408\" for hierarchy \"7408:inst10\"" {  } { { "final.bdf" "inst10" { Schematic "D:/code/final/final.bdf" { { 1448 672 736 1488 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671343035700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:inst10 " "Elaborated megafunction instantiation \"7408:inst10\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1448 672 736 1488 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671343035707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M 74139M:inst44 " "Elaborating entity \"74139M\" for hierarchy \"74139M:inst44\"" {  } { { "final.bdf" "inst44" { Schematic "D:/code/final/final.bdf" { { 2328 1968 2072 2424 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671343035715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139M:inst44 " "Elaborated megafunction instantiation \"74139M:inst44\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 2328 1968 2072 2424 "inst44" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671343035722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 7448:inst7 " "Elaborating entity \"7448\" for hierarchy \"7448:inst7\"" {  } { { "final.bdf" "inst7" { Schematic "D:/code/final/final.bdf" { { 2128 2824 2944 2288 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671343035728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7448:inst7 " "Elaborated megafunction instantiation \"7448:inst7\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 2128 2824 2944 2288 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671343035736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 74153:inst48 " "Elaborating entity \"74153\" for hierarchy \"74153:inst48\"" {  } { { "final.bdf" "inst48" { Schematic "D:/code/final/final.bdf" { { 1864 2520 2640 2088 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671343035741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74153:inst48 " "Elaborated megafunction instantiation \"74153:inst48\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1864 2520 2640 2088 "inst48" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671343035750 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dtube_cs_n\[2\] VCC " "Pin \"dtube_cs_n\[2\]\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 2344 2080 2256 2360 "dtube_cs_n\[0\]" "" } { 2360 2080 2256 2376 "dtube_cs_n\[1\]" "" } { 2376 2080 2256 2392 "dtube_cs_n\[2\]" "" } { 2392 2080 2256 2408 "dtube_cs_n\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671343036087 "|final|dtube_cs_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dtube_cs_n\[1\] VCC " "Pin \"dtube_cs_n\[1\]\" is stuck at VCC" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 2344 2080 2256 2360 "dtube_cs_n\[0\]" "" } { 2360 2080 2256 2376 "dtube_cs_n\[1\]" "" } { 2376 2080 2256 2392 "dtube_cs_n\[2\]" "" } { 2392 2080 2256 2408 "dtube_cs_n\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671343036087 "|final|dtube_cs_n[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671343036087 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671343036166 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "7432:inst9\|4 " "Logic cell \"7432:inst9\|4\"" {  } { { "7432.bdf" "4" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7432.bdf" { { 160 296 360 200 "4" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671343036260 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1671343036260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671343036403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671343036403 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "siwtch\[0\] " "No output dependent on input pin \"siwtch\[0\]\"" {  } { { "final.bdf" "" { Schematic "D:/code/final/final.bdf" { { 1472 504 672 1488 "siwtch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671343036429 "|final|siwtch[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671343036429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671343036429 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671343036429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671343036429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671343036429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671343036445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 18 13:57:16 2022 " "Processing ended: Sun Dec 18 13:57:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671343036445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671343036445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671343036445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671343036445 ""}
