(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'he5):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire4;
  input wire signed [(4'hc):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire signed [(5'h15):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire9;
  wire [(3'h6):(1'h0)] wire8;
  wire signed [(5'h12):(1'h0)] wire7;
  wire signed [(3'h6):(1'h0)] wire6;
  wire signed [(5'h15):(1'h0)] wire5;
  reg [(3'h6):(1'h0)] reg26 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg24 = (1'h0);
  reg [(2'h2):(1'h0)] reg22 = (1'h0);
  reg [(4'hc):(1'h0)] reg21 = (1'h0);
  reg [(4'ha):(1'h0)] reg20 = (1'h0);
  reg signed [(4'he):(1'h0)] reg19 = (1'h0);
  reg [(2'h2):(1'h0)] reg18 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg17 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg16 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg15 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg14 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg13 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg12 = (1'h0);
  reg [(4'hb):(1'h0)] reg11 = (1'h0);
  reg [(4'hf):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h12):(1'h0)] forvar25 = (1'h0);
  reg signed [(4'he):(1'h0)] reg23 = (1'h0);
  assign y = {wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg26,
                 reg24,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 forvar25,
                 reg23,
                 (1'h0)};
  assign wire5 = ($unsigned(wire3) ?
                     $signed({(wire3[(3'h6):(1'h0)] ?
                             $unsigned((8'ha6)) : $signed(wire1))}) : (-($unsigned($unsigned(wire3)) == (~(wire1 ?
                         wire2 : wire4)))));
  assign wire6 = (+(($signed($unsigned(wire0)) + ($unsigned(wire5) ?
                     (~wire3) : (wire0 >>> wire4))) == (^(wire5 ?
                     (+wire2) : "s9ZtHlzIaq"))));
  assign wire7 = (~&$signed(wire3[(4'h8):(3'h7)]));
  assign wire8 = wire0;
  assign wire9 = $unsigned(("3BQX" >= wire1[(1'h1):(1'h0)]));
  always
    @(posedge clk) begin
      reg10 <= (wire6 ^ {$signed(wire9[(3'h5):(3'h4)])});
      reg11 <= wire2[(1'h0):(1'h0)];
      if ({(($unsigned((!(7'h44))) ^ "WK4sYOvmeaRxUpG") ? wire0 : (~wire5)),
          $unsigned($unsigned($unsigned((wire6 - (7'h42)))))})
        begin
          if ($unsigned({$signed({"yD5w01I"})}))
            begin
              reg12 <= wire9;
              reg13 <= wire1[(5'h11):(3'h5)];
              reg14 <= ((~&(^$signed((wire7 <= wire2)))) != $unsigned($unsigned("nLFDbpOmfp3Ntp")));
              reg15 <= wire7;
              reg16 <= reg13;
            end
          else
            begin
              reg12 <= reg16;
              reg13 <= $signed($unsigned(reg12[(3'h6):(2'h2)]));
              reg14 <= (~&($signed($signed({wire0})) ?
                  ($signed((^wire4)) || (-(wire7 ?
                      reg16 : wire8))) : wire5[(3'h7):(2'h2)]));
              reg15 <= {$signed(reg14)};
            end
          if ({$signed(wire7),
              (wire3 ?
                  "2h4fOYDp" : (("WWLF4qIlaJPDiMVetZuO" * $signed((8'hbc))) ?
                      (~&$unsigned(wire7)) : $signed((reg12 | wire7))))})
            begin
              reg17 <= (($unsigned($signed(wire3)) ?
                  $signed($unsigned("wYA")) : "axKn8RK1SKON6") * reg16);
            end
          else
            begin
              reg17 <= {reg16,
                  ((((8'hbf) >> $unsigned(wire5)) + (^~{reg15,
                      (8'haa)})) << {$unsigned($unsigned(wire4)),
                      reg14[(3'h5):(2'h3)]})};
              reg18 <= (&reg17);
            end
          reg19 <= {{$signed(reg18[(1'h0):(1'h0)])}};
          if (((~&wire7[(3'h5):(3'h5)]) <= {$signed($unsigned($unsigned(wire9))),
              $unsigned({$unsigned(reg16)})}))
            begin
              reg20 <= wire4[(3'h7):(3'h4)];
              reg21 <= (reg18 ?
                  {((-(~^wire8)) ?
                          ($signed(wire2) ?
                              $unsigned((8'hb9)) : (reg11 || reg10)) : $unsigned($signed(reg13)))} : $unsigned(("vsBE1VQIyiPa" >>> ((wire4 - reg12) ^~ (reg13 ~^ (8'hbe))))));
              reg22 <= $signed((~|{$unsigned((reg11 ? (8'h9d) : (8'hbf))),
                  reg10[(4'h8):(3'h7)]}));
              reg23 = "54xqpVThW3Ah";
            end
          else
            begin
              reg20 <= ($unsigned((~|(!(~wire6)))) ?
                  wire4[(3'h4):(1'h0)] : ("gAfDbEMA" ^ $signed("q9t4WX70V")));
              reg21 <= reg14[(1'h0):(1'h0)];
              reg22 <= {(|(~((^~reg15) ?
                      (wire3 ? reg15 : reg20) : $unsigned((8'ha9))))),
                  {wire8}};
            end
        end
      else
        begin
          reg12 <= reg14[(3'h6):(2'h3)];
          reg23 = "DO84VXoKn1I0YTN";
          reg24 <= wire4[(2'h2):(1'h1)];
          for (forvar25 = (1'h0); (forvar25 < (2'h3)); forvar25 = (forvar25 + (1'h1)))
            begin
              reg26 <= reg11;
            end
        end
    end
endmodule