{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 1660.0000"
  ],
  "cts__clock__skew__hold": 55.6845,
  "cts__clock__skew__hold__post_repair": 55.6075,
  "cts__clock__skew__hold__pre_repair": 55.6075,
  "cts__clock__skew__setup": 55.6845,
  "cts__clock__skew__setup__post_repair": 55.6075,
  "cts__clock__skew__setup__pre_repair": 55.6075,
  "cts__cpu__total": 54.87,
  "cts__design__core__area": 5569.92,
  "cts__design__core__area__post_repair": 5569.92,
  "cts__design__core__area__pre_repair": 5569.92,
  "cts__design__die__area": 7200,
  "cts__design__die__area__post_repair": 7200,
  "cts__design__die__area__pre_repair": 7200,
  "cts__design__instance__area": 2654.5,
  "cts__design__instance__area__macros": 1404.48,
  "cts__design__instance__area__macros__post_repair": 1404.48,
  "cts__design__instance__area__macros__pre_repair": 1404.48,
  "cts__design__instance__area__post_repair": 2653.88,
  "cts__design__instance__area__pre_repair": 2653.88,
  "cts__design__instance__area__stdcell": 1250.02,
  "cts__design__instance__area__stdcell__post_repair": 1249.4,
  "cts__design__instance__area__stdcell__pre_repair": 1249.4,
  "cts__design__instance__count": 11523,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 4,
  "cts__design__instance__count__macros__post_repair": 4,
  "cts__design__instance__count__macros__pre_repair": 4,
  "cts__design__instance__count__post_repair": 11516,
  "cts__design__instance__count__pre_repair": 11516,
  "cts__design__instance__count__setup_buffer": 6,
  "cts__design__instance__count__stdcell": 11519,
  "cts__design__instance__count__stdcell__post_repair": 11512,
  "cts__design__instance__count__stdcell__pre_repair": 11512,
  "cts__design__instance__displacement__max": 0.88,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 2.634,
  "cts__design__instance__utilization": 0.476577,
  "cts__design__instance__utilization__post_repair": 0.476467,
  "cts__design__instance__utilization__pre_repair": 0.476467,
  "cts__design__instance__utilization__stdcell": 0.300092,
  "cts__design__instance__utilization__stdcell__post_repair": 0.299945,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.299945,
  "cts__design__io": 135,
  "cts__design__io__post_repair": 135,
  "cts__design__io__pre_repair": 135,
  "cts__design__violations": 0,
  "cts__mem__peak": 269324.0,
  "cts__power__internal__total": 0.00748304,
  "cts__power__internal__total__post_repair": 0.00748292,
  "cts__power__internal__total__pre_repair": 0.00748292,
  "cts__power__leakage__total": 0.000516918,
  "cts__power__leakage__total__post_repair": 0.000516917,
  "cts__power__leakage__total__pre_repair": 0.000516917,
  "cts__power__switching__total": 0.000325719,
  "cts__power__switching__total__post_repair": 0.000324956,
  "cts__power__switching__total__pre_repair": 0.000324956,
  "cts__power__total": 0.00832567,
  "cts__power__total__post_repair": 0.0083248,
  "cts__power__total__pre_repair": 0.0083248,
  "cts__route__wirelength__estimated": 46881.3,
  "cts__runtime__total": "0:55.05",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0218641,
  "cts__timing__drv__max_cap_limit__post_repair": 0.02044,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.02044,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 57,
  "cts__timing__drv__max_slew__post_repair": 44,
  "cts__timing__drv__max_slew__pre_repair": 44,
  "cts__timing__drv__max_slew_limit": -0.136907,
  "cts__timing__drv__max_slew_limit__post_repair": -0.0757529,
  "cts__timing__drv__max_slew_limit__pre_repair": -0.0757529,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 697,
  "cts__timing__drv__setup_violation_count__pre_repair": 697,
  "cts__timing__setup__tns": -0.0540679,
  "cts__timing__setup__tns__post_repair": -29874.3,
  "cts__timing__setup__tns__pre_repair": -29874.3,
  "cts__timing__setup__ws": 0.143885,
  "cts__timing__setup__ws__post_repair": -90.1067,
  "cts__timing__setup__ws__pre_repair": -90.1067,
  "design__io__hpwl": 6419309,
  "detailedplace__cpu__total": 10.05,
  "detailedplace__design__core__area": 5569.92,
  "detailedplace__design__die__area": 7200,
  "detailedplace__design__instance__area": 2649.7,
  "detailedplace__design__instance__area__macros": 1404.48,
  "detailedplace__design__instance__area__stdcell": 1245.22,
  "detailedplace__design__instance__count": 11475,
  "detailedplace__design__instance__count__macros": 4,
  "detailedplace__design__instance__count__stdcell": 11471,
  "detailedplace__design__instance__displacement__max": 8.266,
  "detailedplace__design__instance__displacement__mean": 0.216,
  "detailedplace__design__instance__displacement__total": 2486,
  "detailedplace__design__instance__utilization": 0.475716,
  "detailedplace__design__instance__utilization__stdcell": 0.29894,
  "detailedplace__design__io": 135,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 226532.0,
  "detailedplace__power__internal__total": 0.00745425,
  "detailedplace__power__leakage__total": 0.000516915,
  "detailedplace__power__switching__total": 1.78701e-06,
  "detailedplace__power__total": 0.00797295,
  "detailedplace__route__wirelength__estimated": 46747.7,
  "detailedplace__runtime__total": "0:10.18",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.02044,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 44,
  "detailedplace__timing__drv__max_slew_limit": -0.0757496,
  "detailedplace__timing__drv__setup_violation_count": 780,
  "detailedplace__timing__setup__tns": -50485.1,
  "detailedplace__timing__setup__ws": -119.381,
  "detailedroute__cpu__total": 2769.01,
  "detailedroute__mem__peak": 3667528.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 6413,
  "detailedroute__route__drc_errors__iter:2": 230,
  "detailedroute__route__drc_errors__iter:3": 134,
  "detailedroute__route__drc_errors__iter:4": 4,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 9740,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 99578,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 99578,
  "detailedroute__route__wirelength": 62343,
  "detailedroute__route__wirelength__iter:1": 62645,
  "detailedroute__route__wirelength__iter:2": 62410,
  "detailedroute__route__wirelength__iter:3": 62343,
  "detailedroute__route__wirelength__iter:4": 62343,
  "detailedroute__route__wirelength__iter:5": 62343,
  "detailedroute__runtime__total": "3:15.40",
  "fillcell__cpu__total": 2.3,
  "fillcell__mem__peak": 204676.0,
  "fillcell__runtime__total": "0:02.43",
  "finish__clock__skew__hold": 74.1955,
  "finish__clock__skew__setup": 73.7121,
  "finish__cpu__total": 44.7,
  "finish__design__core__area": 5569.92,
  "finish__design__die__area": 7200,
  "finish__design__instance__area": 2656.97,
  "finish__design__instance__area__macros": 1404.48,
  "finish__design__instance__area__stdcell": 1252.49,
  "finish__design__instance__count": 11533,
  "finish__design__instance__count__macros": 4,
  "finish__design__instance__count__stdcell": 11529,
  "finish__design__instance__utilization": 0.477022,
  "finish__design__instance__utilization__stdcell": 0.300687,
  "finish__design__io": 135,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0426392,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0429064,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0602813,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0614358,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.709719,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0614358,
  "finish__mem__peak": 832460.0,
  "finish__power__internal__total": 0.0074834,
  "finish__power__leakage__total": 0.000516925,
  "finish__power__switching__total": 0.000343141,
  "finish__power__total": 0.00834346,
  "finish__runtime__total": "0:44.94",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 1,
  "finish__timing__drv__max_cap_limit": -0.0520645,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 59,
  "finish__timing__drv__max_slew_limit": -0.159819,
  "finish__timing__drv__setup_violation_count": 643,
  "finish__timing__setup__tns": -21207.2,
  "finish__timing__setup__ws": -69.6221,
  "finish__timing__wns_percent_delay": -3.806052,
  "finish_merge__cpu__total": 3.73,
  "finish_merge__mem__peak": 342784.0,
  "finish_merge__runtime__total": "0:04.15",
  "floorplan__cpu__total": 5.27,
  "floorplan__design__core__area": 5569.92,
  "floorplan__design__die__area": 7200,
  "floorplan__design__instance__area": 2489.14,
  "floorplan__design__instance__area__macros": 1404.48,
  "floorplan__design__instance__area__stdcell": 1084.66,
  "floorplan__design__instance__count": 9068,
  "floorplan__design__instance__count__macros": 4,
  "floorplan__design__instance__count__stdcell": 9064,
  "floorplan__design__instance__utilization": 0.44689,
  "floorplan__design__instance__utilization__stdcell": 0.260396,
  "floorplan__design__io": 135,
  "floorplan__mem__peak": 202092.0,
  "floorplan__power__internal__total": 0.00745297,
  "floorplan__power__leakage__total": 0.000516723,
  "floorplan__power__switching__total": 6.65454e-07,
  "floorplan__power__total": 0.00797036,
  "floorplan__runtime__total": "0:05.54",
  "floorplan__timing__setup__tns": -1179750.0,
  "floorplan__timing__setup__ws": -1131.81,
  "floorplan_io__cpu__total": 2.05,
  "floorplan_io__mem__peak": 175544.0,
  "floorplan_io__runtime__total": "0:02.15",
  "floorplan_macro__cpu__total": 205.11,
  "floorplan_macro__mem__peak": 254576.0,
  "floorplan_macro__runtime__total": "1:00.22",
  "floorplan_pdn__cpu__total": 2.5,
  "floorplan_pdn__mem__peak": 185404.0,
  "floorplan_pdn__runtime__total": "0:02.61",
  "floorplan_tap__cpu__total": 2.26,
  "floorplan_tap__mem__peak": 170680.0,
  "floorplan_tap__runtime__total": "0:02.33",
  "globalplace__cpu__total": 51.55,
  "globalplace__design__core__area": 5569.92,
  "globalplace__design__die__area": 7200,
  "globalplace__design__instance__area": 2550.18,
  "globalplace__design__instance__area__macros": 1404.48,
  "globalplace__design__instance__area__stdcell": 1145.7,
  "globalplace__design__instance__count": 11161,
  "globalplace__design__instance__count__macros": 4,
  "globalplace__design__instance__count__stdcell": 11157,
  "globalplace__design__instance__utilization": 0.457848,
  "globalplace__design__instance__utilization__stdcell": 0.275048,
  "globalplace__design__io": 135,
  "globalplace__mem__peak": 290464.0,
  "globalplace__power__internal__total": 0.00745297,
  "globalplace__power__leakage__total": 0.000516723,
  "globalplace__power__switching__total": 8.37527e-07,
  "globalplace__power__total": 0.00797054,
  "globalplace__runtime__total": "0:47.29",
  "globalplace__timing__setup__tns": -2829700.0,
  "globalplace__timing__setup__ws": -2510.92,
  "globalplace_io__cpu__total": 2.09,
  "globalplace_io__mem__peak": 179776.0,
  "globalplace_io__runtime__total": "0:02.20",
  "globalplace_skip_io__cpu__total": 2.12,
  "globalplace_skip_io__mem__peak": 171848.0,
  "globalplace_skip_io__runtime__total": "0:02.21",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 55.9951,
  "globalroute__clock__skew__setup": 55.9951,
  "globalroute__cpu__total": 71.79,
  "globalroute__design__core__area": 5569.92,
  "globalroute__design__die__area": 7200,
  "globalroute__design__instance__area": 2656.97,
  "globalroute__design__instance__area__macros": 1404.48,
  "globalroute__design__instance__area__stdcell": 1252.49,
  "globalroute__design__instance__count": 11533,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 4,
  "globalroute__design__instance__count__setup_buffer": 2,
  "globalroute__design__instance__count__stdcell": 11529,
  "globalroute__design__instance__displacement__max": 0.27,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 1.242,
  "globalroute__design__instance__utilization": 0.477022,
  "globalroute__design__instance__utilization__stdcell": 0.300687,
  "globalroute__design__io": 135,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 419244.0,
  "globalroute__power__internal__total": 0.00748408,
  "globalroute__power__leakage__total": 0.000516924,
  "globalroute__power__switching__total": 0.000339526,
  "globalroute__power__total": 0.00834053,
  "globalroute__route__wirelength__estimated": 47162.8,
  "globalroute__runtime__total": "1:12.22",
  "globalroute__timing__clock__slack": -37.867,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 1,
  "globalroute__timing__drv__max_cap_limit": -0.0287337,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0715928,
  "globalroute__timing__drv__setup_violation_count": 158,
  "globalroute__timing__setup__tns": -2076.93,
  "globalroute__timing__setup__ws": -37.8672,
  "placeopt__cpu__total": 20.25,
  "placeopt__design__core__area": 5569.92,
  "placeopt__design__core__area__pre_opt": 5569.92,
  "placeopt__design__die__area": 7200,
  "placeopt__design__die__area__pre_opt": 7200,
  "placeopt__design__instance__area": 2649.7,
  "placeopt__design__instance__area__macros": 1404.48,
  "placeopt__design__instance__area__macros__pre_opt": 1404.48,
  "placeopt__design__instance__area__pre_opt": 2550.18,
  "placeopt__design__instance__area__stdcell": 1245.22,
  "placeopt__design__instance__area__stdcell__pre_opt": 1145.7,
  "placeopt__design__instance__count": 11475,
  "placeopt__design__instance__count__macros": 4,
  "placeopt__design__instance__count__macros__pre_opt": 4,
  "placeopt__design__instance__count__pre_opt": 11161,
  "placeopt__design__instance__count__stdcell": 11471,
  "placeopt__design__instance__count__stdcell__pre_opt": 11157,
  "placeopt__design__instance__utilization": 0.475716,
  "placeopt__design__instance__utilization__pre_opt": 0.457848,
  "placeopt__design__instance__utilization__stdcell": 0.29894,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.275048,
  "placeopt__design__io": 135,
  "placeopt__design__io__pre_opt": 135,
  "placeopt__mem__peak": 247796.0,
  "placeopt__power__internal__total": 0.00745277,
  "placeopt__power__internal__total__pre_opt": 0.00745297,
  "placeopt__power__leakage__total": 0.000516903,
  "placeopt__power__leakage__total__pre_opt": 0.000516723,
  "placeopt__power__switching__total": 8.37986e-07,
  "placeopt__power__switching__total__pre_opt": 8.37527e-07,
  "placeopt__power__total": 0.00797051,
  "placeopt__power__total__pre_opt": 0.00797054,
  "placeopt__runtime__total": "0:20.42",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0205129,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0360252,
  "placeopt__timing__drv__setup_violation_count": 774,
  "placeopt__timing__setup__tns": -45398,
  "placeopt__timing__setup__tns__pre_opt": -2829700.0,
  "placeopt__timing__setup__ws": -113.853,
  "placeopt__timing__setup__ws__pre_opt": -2510.92,
  "run__flow__design": "riscv32i",
  "run__flow__generate_date": "2023-11-26 01:28",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11183-g2f133cf95",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "9c3417be3f38e634e0005c36e532d17cc8766b9d",
  "run__flow__scripts_commit": "9c3417be3f38e634e0005c36e532d17cc8766b9d",
  "run__flow__uuid": "8ee08058-3654-4cfe-9f46-fa42561180a5",
  "run__flow__variant": "base",
  "synth__cpu__total": 42.66,
  "synth__design__instance__area__stdcell": 2536.508,
  "synth__design__instance__count__stdcell": 10054.0,
  "synth__mem__peak": 169032.0,
  "synth__runtime__total": "0:44.17",
  "total_time": "0:09:33.510000"
}