 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : conv_top
Version: G-2012.06-SP5
Date   : Sun Dec 31 19:54:47 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: conv_control/clk_gate_delay1_sram_waddr_b_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv_top           70000                 saed32hvt_ss0p95v125c
  conv_control       8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.50       2.50 r
  srstn (in)                                              0.00       2.50 r
  conv_control/srstn (conv_control)                       0.00       2.50 r
  conv_control/U456/Y (INVX32_HVT)                        0.01       2.51 f
  conv_control/U409/Y (INVX16_HVT)                        0.01       2.52 r
  conv_control/U245/Y (INVX4_HVT)                         0.01       2.54 f
  conv_control/U630/Y (AO21X1_HVT)                        0.09       2.63 f
  conv_control/U1596/Y (AO21X1_HVT)                       0.08       2.71 f
  conv_control/clk_gate_delay1_sram_waddr_b_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_23)
                                                          0.00       2.71 f
  conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/D (LATCHX1_HVT)
                                                          0.00       2.71 f
  data arrival time                                                  2.71

  clock clk' (rise edge)                                  2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       2.50 r
  time borrowed from endpoint                             0.21       2.71
  data required time                                                 2.71
  --------------------------------------------------------------------------
  data required time                                                 2.71
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        2.50   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         2.42   
  actual time borrow                                      0.21   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: bias_sel/clk_gate_conv_weight_box_reg_0_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv_top           70000                 saed32hvt_ss0p95v125c
  bias_sel           8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.50       2.50 r
  srstn (in)                                              0.00       2.50 r
  bias_sel/srstn (bias_sel)                               0.00       2.50 r
  bias_sel/U341/Y (NAND2X0_HVT)                           0.16       2.66 f
  bias_sel/clk_gate_conv_weight_box_reg_0_/EN (SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_0)
                                                          0.00       2.66 f
  bias_sel/clk_gate_conv_weight_box_reg_0_/latch/D (LATCHX1_HVT)
                                                          0.00       2.66 f
  data arrival time                                                  2.66

  clock clk' (rise edge)                                  2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  bias_sel/clk_gate_conv_weight_box_reg_0_/latch/CLK (LATCHX1_HVT)
                                                          0.00       2.50 r
  time borrowed from endpoint                             0.16       2.66
  data required time                                                 2.66
  --------------------------------------------------------------------------
  data required time                                                 2.66
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        2.50   
  library setup time                                     -0.16   
  --------------------------------------------------------------
  max time borrow                                         2.34   
  actual time borrow                                      0.16   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: bias_sel/clk_gate_conv_weight_box_reg_2_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv_top           70000                 saed32hvt_ss0p95v125c
  bias_sel           8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.50       2.50 r
  srstn (in)                                              0.00       2.50 r
  bias_sel/srstn (bias_sel)                               0.00       2.50 r
  bias_sel/U341/Y (NAND2X0_HVT)                           0.16       2.66 f
  bias_sel/clk_gate_conv_weight_box_reg_2_/EN (SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_20)
                                                          0.00       2.66 f
  bias_sel/clk_gate_conv_weight_box_reg_2_/latch/D (LATCHX1_HVT)
                                                          0.00       2.66 f
  data arrival time                                                  2.66

  clock clk' (rise edge)                                  2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  bias_sel/clk_gate_conv_weight_box_reg_2_/latch/CLK (LATCHX1_HVT)
                                                          0.00       2.50 r
  time borrowed from endpoint                             0.16       2.66
  data required time                                                 2.66
  --------------------------------------------------------------------------
  data required time                                                 2.66
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        2.50   
  library setup time                                     -0.16   
  --------------------------------------------------------------
  max time borrow                                         2.34   
  actual time borrow                                      0.16   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: bias_sel/clk_gate_conv_weight_box_reg_5_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv_top           70000                 saed32hvt_ss0p95v125c
  bias_sel           8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.50       2.50 r
  srstn (in)                                              0.00       2.50 r
  bias_sel/srstn (bias_sel)                               0.00       2.50 r
  bias_sel/U341/Y (NAND2X0_HVT)                           0.16       2.66 f
  bias_sel/clk_gate_conv_weight_box_reg_5_/EN (SNPS_CLOCK_GATE_HIGH_bias_sel_mydesign_19)
                                                          0.00       2.66 f
  bias_sel/clk_gate_conv_weight_box_reg_5_/latch/D (LATCHX1_HVT)
                                                          0.00       2.66 f
  data arrival time                                                  2.66

  clock clk' (rise edge)                                  2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  bias_sel/clk_gate_conv_weight_box_reg_5_/latch/CLK (LATCHX1_HVT)
                                                          0.00       2.50 r
  time borrowed from endpoint                             0.16       2.66
  data required time                                                 2.66
  --------------------------------------------------------------------------
  data required time                                                 2.66
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        2.50   
  library setup time                                     -0.16   
  --------------------------------------------------------------
  max time borrow                                         2.34   
  actual time borrow                                      0.16   
  --------------------------------------------------------------


1
