===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.9350 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2443 ( 19.9%)    0.2443 ( 26.1%)  FIR Parser
    0.7516 ( 61.2%)    0.4594 ( 49.1%)  'firrtl.circuit' Pipeline
    0.1054 (  8.6%)    0.0574 (  6.1%)    'firrtl.module' Pipeline
    0.1054 (  8.6%)    0.0574 (  6.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0135 (  1.1%)    0.0135 (  1.4%)    InferWidths
    0.0891 (  7.3%)    0.0891 (  9.5%)    LowerFIRRTLTypes
    0.4991 ( 40.7%)    0.2550 ( 27.3%)    'firrtl.module' Pipeline
    0.0787 (  6.4%)    0.0419 (  4.5%)      ExpandWhens
    0.4204 ( 34.3%)    0.2131 ( 22.8%)      Canonicalizer
    0.0192 (  1.6%)    0.0192 (  2.1%)    Inliner
    0.0250 (  2.0%)    0.0250 (  2.7%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0797 (  6.5%)    0.0797 (  8.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0870 (  7.1%)    0.0870 (  9.3%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWCleanup
    0.0415 (  3.4%)    0.0415 (  4.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0445 (  3.6%)    0.0445 (  4.8%)    Canonicalizer
    0.0051 (  0.4%)    0.0051 (  0.5%)  HWLegalizeNames
    0.0118 (  1.0%)    0.0118 (  1.3%)  'hw.module' Pipeline
    0.0118 (  1.0%)    0.0118 (  1.3%)    PrettifyVerilog
    0.0469 (  3.8%)    0.0469 (  5.0%)  Output
    0.0008 (  0.1%)    0.0008 (  0.1%)  Rest
    1.2272 (100.0%)    0.9350 (100.0%)  Total

{
  totalTime: 0.944,
  maxMemory: 70590464
}
