###############################################################
#  Generated by:      Cadence Innovus 23.12-s091_1
#  OS:                Linux x86_64(Host ID ecelinux-19.ece.cornell.edu)
#  Generated on:      Tue Nov 26 10:19:01 2024
#  Design:            dist_sort
#  Command:           report_ccopt_skew_groups -filename ./cts/skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------
Skew Group    Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------
clk/common       1               7                     0
-----------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew    Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
delayCorner_slow:setup.early    clk/common        -         23.4      23.6      23.5         0.1        ignored                  -         0.2               -
delayCorner_slow:setup.late     clk/common    none          25.2      25.4      25.3         0.1        auto computed        28.5          0.2     100% {25.2, 25.4}
delayCorner_fast:hold.early     clk/common        -         23.4      23.6      23.5         0.1        ignored                  -         0.2               -
delayCorner_fast:hold.late      clk/common        -         25.2      25.4      25.3         0.1        ignored                  -         0.2               -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------
Timing Corner                   Skew Group    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------
delayCorner_slow:setup.early    clk/common     23.4       1        23.6       2
-    min addr_2nd_reg_0_/CLK
-    max addr_1st_reg_2_/CLK
delayCorner_slow:setup.late     clk/common     25.2       3        25.4       4
-    min addr_2nd_reg_0_/CLK
-    max out_valid_reg/CLK
delayCorner_fast:hold.early     clk/common     23.4       5        23.6       6
-    min addr_2nd_reg_0_/CLK
-    max addr_1st_reg_2_/CLK
delayCorner_fast:hold.late      clk/common     25.2       7        25.4       8
-    min addr_2nd_reg_0_/CLK
-    max out_valid_reg/CLK
----------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.early, min clock_path:
======================================================================

PathID    :  1
Path type : skew group clk/common (path 1 of 1)
Start     : clk
End       : addr_2nd_reg_0_/CLK
Delay     : 23.4

--------------------------------------------------------------------------------------------------------------
Name  Lib cell                  Event  Incr  Arrival  Slew  Cap    Location           Distance  Fanout  Status
                                       (ps)  (ps)     (ps)  (fF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------------
clk
-     -                         rise   -       0.0    25.5  9.380  (0.000,15.084)     -           7     
addr_2nd_reg_0_/CLK
-     ASYNC_DFFHx1_ASAP7_75t_R  rise   23.4   23.4    68.2  -      (182.448,115.956)  283.320   -       
--------------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.early, max clock_path:
======================================================================

PathID    :  2
Path type : skew group clk/common (path 1 of 1)
Start     : clk
End       : addr_1st_reg_2_/CLK
Delay     : 23.6

--------------------------------------------------------------------------------------------------------------
Name  Lib cell                  Event  Incr  Arrival  Slew  Cap    Location           Distance  Fanout  Status
                                       (ps)  (ps)     (ps)  (fF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------------
clk
-     -                         rise   -       0.0    25.5  9.380  (0.000,15.084)     -           7     
addr_1st_reg_2_/CLK
-     ASYNC_DFFHx1_ASAP7_75t_R  rise   23.6   23.6    68.3  -      (188.280,116.604)  289.800   -       
--------------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.late, min clock_path:
=====================================================================

PathID    :  3
Path type : skew group clk/common (path 1 of 1)
Start     : clk
End       : addr_2nd_reg_0_/CLK
Delay     : 25.2

--------------------------------------------------------------------------------------------------------------
Name  Lib cell                  Event  Incr  Arrival  Slew  Cap    Location           Distance  Fanout  Status
                                       (ps)  (ps)     (ps)  (fF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------------
clk
-     -                         rise   -       0.0    26.8  9.380  (0.000,15.084)     -           7     
addr_2nd_reg_0_/CLK
-     ASYNC_DFFHx1_ASAP7_75t_R  rise   25.2   25.2    73.8  -      (182.448,115.956)  283.320   -       
--------------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.late, max clock_path:
=====================================================================

PathID    :  4
Path type : skew group clk/common (path 1 of 1)
Start     : clk
End       : out_valid_reg/CLK
Delay     : 25.4

--------------------------------------------------------------------------------------------------------------
Name  Lib cell                  Event  Incr  Arrival  Slew  Cap    Location           Distance  Fanout  Status
                                       (ps)  (ps)     (ps)  (fF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------------
clk
-     -                         rise   -       0.0    26.8  9.380  (0.000,15.084)     -           7     
out_valid_reg/CLK
-     ASYNC_DFFHx1_ASAP7_75t_R  rise   25.4   25.4    73.7  -      (188.712,111.636)  285.264   -       
--------------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.early, min clock_path:
=====================================================================

PathID    :  5
Path type : skew group clk/common (path 1 of 1)
Start     : clk
End       : addr_2nd_reg_0_/CLK
Delay     : 23.4

--------------------------------------------------------------------------------------------------------------
Name  Lib cell                  Event  Incr  Arrival  Slew  Cap    Location           Distance  Fanout  Status
                                       (ps)  (ps)     (ps)  (fF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------------
clk
-     -                         rise   -       0.0    25.5  9.380  (0.000,15.084)     -           7     
addr_2nd_reg_0_/CLK
-     ASYNC_DFFHx1_ASAP7_75t_R  rise   23.4   23.4    68.2  -      (182.448,115.956)  283.320   -       
--------------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.early, max clock_path:
=====================================================================

PathID    :  6
Path type : skew group clk/common (path 1 of 1)
Start     : clk
End       : addr_1st_reg_2_/CLK
Delay     : 23.6

--------------------------------------------------------------------------------------------------------------
Name  Lib cell                  Event  Incr  Arrival  Slew  Cap    Location           Distance  Fanout  Status
                                       (ps)  (ps)     (ps)  (fF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------------
clk
-     -                         rise   -       0.0    25.5  9.380  (0.000,15.084)     -           7     
addr_1st_reg_2_/CLK
-     ASYNC_DFFHx1_ASAP7_75t_R  rise   23.6   23.6    68.3  -      (188.280,116.604)  289.800   -       
--------------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.late, min clock_path:
====================================================================

PathID    :  7
Path type : skew group clk/common (path 1 of 1)
Start     : clk
End       : addr_2nd_reg_0_/CLK
Delay     : 25.2

--------------------------------------------------------------------------------------------------------------
Name  Lib cell                  Event  Incr  Arrival  Slew  Cap    Location           Distance  Fanout  Status
                                       (ps)  (ps)     (ps)  (fF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------------
clk
-     -                         rise   -       0.0    26.8  9.380  (0.000,15.084)     -           7     
addr_2nd_reg_0_/CLK
-     ASYNC_DFFHx1_ASAP7_75t_R  rise   25.2   25.2    73.8  -      (182.448,115.956)  283.320   -       
--------------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.late, max clock_path:
====================================================================

PathID    :  8
Path type : skew group clk/common (path 1 of 1)
Start     : clk
End       : out_valid_reg/CLK
Delay     : 25.4

--------------------------------------------------------------------------------------------------------------
Name  Lib cell                  Event  Incr  Arrival  Slew  Cap    Location           Distance  Fanout  Status
                                       (ps)  (ps)     (ps)  (fF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------------
clk
-     -                         rise   -       0.0    26.8  9.380  (0.000,15.084)     -           7     
out_valid_reg/CLK
-     ASYNC_DFFHx1_ASAP7_75t_R  rise   25.4   25.4    73.7  -      (188.712,111.636)  285.264   -       
--------------------------------------------------------------------------------------------------------------

