# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../p_user_files/bd/myBlock2/ip/myBlock2_axi_dma_0_0/sim/myBlock2_axi_dma_0_0.vhd" \
"../../../../p_user_files/bd/myBlock2/ip/myBlock2_axi_smc_0/bd_0/ip/ip_1/sim/bd_3e6c_psr_aclk_0.vhd" \
"../../../../p_user_files/bd/myBlock2/ip/myBlock2_rst_ps7_0_100M_0/sim/myBlock2_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
