INFO: [HD-Application 1] Opened log file X:/Desktop/EC311_Labs/spart3count/planAhead_run_1/planAhead.log
INFO: [HD-Application 2] Opened journal file X:/Desktop/EC311_Labs/spart3count/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
# PlanAhead v12.1
# Build 61553 by hdbuild on Fri Apr 23 10:13:54 PDT 2010
# Start of session at: 3/28/11 4:23:09 PM
# Process ID: 3264
#-----------------------------------------------------------
source X:/Desktop/EC311_Labs/spart3count/pa.fromHdl.tcl
# create_project -name spart3count -dir "X:/Desktop/EC311_Labs/spart3count/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top spart3count $srcset
# set_param project.paUcfFile  "spart3count.ucf"
# set hdlfile [add_files [list {OneTenMux.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fast_clock.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clk_divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCD_MUX1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCD_LED1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {spart3count.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files "spart3count.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
INFO: [HD-RTLIN 2] Parsing VHDL file "C:\Xilinx\12.1\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
INFO: [HD-RTLIN 2] Parsing package <attributes>.
INFO: [HD-RTLIN 2] Parsing Verilog file "X:\Desktop\EC311_Labs\spart3count\OneTenMux.v" into library work
INFO: [HD-RTLIN 2] Parsing module <OneTenMux>.
INFO: [HD-RTLIN 2] Parsing Verilog file "X:\Desktop\EC311_Labs\spart3count\fast_clock.v" into library work
INFO: [HD-RTLIN 2] Parsing module <fast_clock>.
INFO: [HD-RTLIN 2] Parsing Verilog file "X:\Desktop\EC311_Labs\spart3count\clk_divider.v" into library work
INFO: [HD-RTLIN 2] Parsing module <clk_divider>.
INFO: [HD-RTLIN 2] Parsing Verilog file "X:\Desktop\EC311_Labs\spart3count\BCD_MUX1.v" into library work
INFO: [HD-RTLIN 2] Parsing module <BCD_MUX1>.
INFO: [HD-RTLIN 2] Parsing Verilog file "X:\Desktop\EC311_Labs\spart3count\BCD_LED1.v" into library work
INFO: [HD-RTLIN 2] Parsing module <BCD_LED1>.
INFO: [HD-RTLIN 2] Parsing Verilog file "X:\Desktop\EC311_Labs\spart3count\spart3count.v" into library work
INFO: [HD-RTLIN 2] Parsing module <spart3count>.
INFO: [HD-RTLIN 2] Elaborating module <spart3count>.
INFO: [HD-RTLIN 2] Elaborating module <clk_divider>.
WARN: [HD-RTLIN 1] X:\Desktop\EC311_Labs\spart3count\clk_divider.v(40) Result of 27-bit expression is truncated to fit in 26-bit target.
WARN: [HD-RTLIN 1] X:\Desktop\EC311_Labs\spart3count\clk_divider.v(45) Result of 32-bit expression is truncated to fit in 1-bit target.
WARN: [HD-RTLIN 1] X:\Desktop\EC311_Labs\spart3count\spart3count.v(30) Assignment to cathode ignored, since the identifier is never used
INFO: [HD-RTLIN 2] Elaborating module <fast_clock>.
WARN: [HD-RTLIN 1] X:\Desktop\EC311_Labs\spart3count\fast_clock.v(39) Result of 27-bit expression is truncated to fit in 26-bit target.
WARN: [HD-RTLIN 1] X:\Desktop\EC311_Labs\spart3count\fast_clock.v(44) Result of 32-bit expression is truncated to fit in 1-bit target.
INFO: [HD-RTLIN 2] Elaborating module <OneTenMux>.
INFO: [HD-RTLIN 2] Elaborating module <BCD_LED1>.
INFO: [HD-RTLIN 2] Elaborating module <BCD_MUX1>.
WARN: [HD-RTLIN 1] X:\Desktop\EC311_Labs\spart3count\spart3count.v(26) Net <num0[3]> does not have a driver.
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
INFO: [HD-ArchReader 13] Loading package pin functions from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
INFO: [HD-ArchReader 12] Loading device configuration modes from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/spartan6/ConfigModes.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
INFO: [HD-UCFReader 0] Parsing UCF File : .\spart3count.ucf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : .\spart3count.ucf

DESIGN RULE CHECK VIOLATION REPORT
   Build: PlanAhead v12.1 by hdbuild
          on  Fri Apr 23 10:13:54 PDT 2010
  Report: by richtia on host ece-pho115-15, pid 3264
          on Mon Mar 28 16:23:31 2011

REPORT SUMMARY
            Netlist: spart3count
          Floorplan: <none>
      Design limits: <entire design considered>
             Checks: Mismatching Block
                     Mismatching Pin
                     Mismatching Attribute
           Max vios: <unlimited>
         Vios found: 9

REPORT DETAILS
ULMN#1
Mismatching Block - <no location>
RTL_GND No block of type RTL_GND exists in the Unisim library
Related Vios: <none>

ULMN#2
Mismatching Block - <no location>
RTL_PWR No block of type RTL_PWR exists in the Unisim library
Related Vios: <none>

ULMN#3
Mismatching Block - <no location>
RTL_LessThan_26u_26u No block of type RTL_LessThan_26u_26u exists in the Unisim library
Related Vios: <none>

ULMN#4
Mismatching Block - <no location>
RTL_add_26u_26u No block of type RTL_add_26u_26u exists in the Unisim library
Related Vios: <none>

ULMN#5
Mismatching Block - <no location>
RTL_mux_32 No block of type RTL_mux_32 exists in the Unisim library
Related Vios: <none>

ULMN#6
Mismatching Block - <no location>
RTL_FDRSE No block of type RTL_FDRSE exists in the Unisim library
Related Vios: <none>

ULMN#7
Mismatching Block - <no location>
RTL_wide_fdrse_26 No block of type RTL_wide_fdrse_26 exists in the Unisim library
Related Vios: <none>

ULMN#8
Mismatching Block - <no location>
RTL_mux_4 No block of type RTL_mux_4 exists in the Unisim library
Related Vios: <none>

ULMN#9
Mismatching Block - <no location>
RTL_rom_4_7 No block of type RTL_rom_4_7 exists in the Unisim library
Related Vios: <none>

INFO: [HD-LIB 0] Reading timing library C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
elab_constrs_1
#-----------------------------------------------------------
# End of session at: 3/28/11 4:23:39 PM
# Process ID: 3264
#-----------------------------------------------------------
