{"citations": ["6702512", "7090965", "7347596", "7250421", "7383230", "6871772", "7434416", "6650593", "7313862", "7451051", "7293388", "7313741", "7337778", "6908563", "6908565", "7443371"], "references": ["6330657", "6242496", "5887404", "5424320", "6131661", "6242454", "915374", "249429", "1051189", "6200837", "746531", "1345476", "1206858", "841313", "5703287", "5755188", "5556120", "5556122", "1677854", "1358719", "6330675", "1263642", "1677831", "974719", "6482675", "6221973", "6081683", "4752759"], "details": {"publisher": "IEEE", "issue_date": "2013", "doi": "10.1109/ACCESS.2013.2260816", "title": "BSIM&#x2014;SPICE Models Enable FinFET and UTB IC Designs", "abstract": "Two turn-key surface potential-based compact models are developed to simulate multigate transistors for integrated circuit (IC) designs. The BSIM-CMG (common-multigate) model is developed to simulate double-, triple-, and all-around-gate FinFETs and it is selected as the world's first industry-standard compact model for the FinFET. The BSIM-IMG (independent-multigate) model is developed for independent double-gate, ultrathin body (UTB) transistors, capturing the dynamic threshold voltage adjustment with back gate bias. Starting from long-channel devices, the basic models are first obtained using a Poisson-carrier transport approach. The basic models agree with the results of numerical two-dimensional device simulators. The real-device effects then augment the basic models. All the important real-device effects, such as short-channel effects (SCEs), quantum mechanical confinement effects, mobility degradation, and parasitics are included in the models. BSIM-CMG and BSIM-IMG have been validated with hardware silicon-based data from multiple technologies. The developed models also meet the stringent quality assurance tests expected of production level models.", "journal_title": "IEEE Access", "firstpage": "201", "volume": "1", "lastpage": "215", "date_publication": "2013", "sponsor": "IEEE", "inspec": "13730373", "date": "2013", "date_current_version": "Fri May 10 00:00:00 EDT 2013", "pages": "201 - 215", "issn": "2169-3536"}, "authors": ["Navid Paydavosi", "Sriramkumar Venugopalan", "Yogesh Singh Chauhan", "Juan Pablo Duarte", "Srivatsava Jandhyala", "Ali M. Niknejad", "Chenming Calvin Hu"], "keywords": ["MOSFET circuits", "SPICE", "integrated circuit design", "BSIM-SPICE models", "FinFET", "UTB IC designs", "common-multigate model", "dynamic threshold voltage", "independent double-gate", "integrated circuit designs", "mobility degradation", "quantum mechanical confinement effects", "real-device effects", "short-channel effects", "simulate multigate transistors", "turn-key surface potential-based compact models", "ultrathin body transistors", "Computational modeling", "Double-gate FETs", "FinFETs", "Integrated circuit modeling", "Integrated circuits", "Logic gates", "MOSFETs", "Transistors", "Double-gate FET", "FinFET", "MOSFET compact model", "RF FinFET", "SPICE", "UTB-SOI", "UTBB-SOI", "integrated circuit modeling", "short-channel effects", "triple-gate FET", ""], "arnumber": "6514968"}