# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../sim/tb_ip_lport_ram.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
