               ramulator.active_cycles_0           105773000                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0           105773000                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           568939477                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            5.291930                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0           105773000                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0           106417904                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           568939477                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            5.291930                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0            79722729                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0            79722729                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0           143016533                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            1.330253                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0            33115271                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0            33115271                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0            35850859                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.333463                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            33164731                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            33164731                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            35620705                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.331322                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            33228682                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            33228682                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            36126984                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.336031                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            33051176                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            33051176                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            35417985                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.329437                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1            79734807                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            79734807                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1           142527850                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            1.325708                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            33020795                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            33020795                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            35491394                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.330119                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            33237629                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            33237629                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            35798746                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.332978                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2            33196568                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2            33196568                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2            35535522                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.330530                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3            33272510                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3            33272510                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3            35702188                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.332080                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2            79873820                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            79873820                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2           141770427                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            1.318663                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            33132647                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            33132647                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            35754396                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.332566                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            33043803                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            33043803                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            35441441                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.329655                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2            32930056                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2            32930056                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2            35295413                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.328297                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3            32890242                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3            32890242                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3            35279170                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.328145                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3            79950229                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3            79950229                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3           141624661                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            1.317307                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            32993270                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            32993270                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            35320434                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.328529                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            33259844                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            33259844                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            35595483                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.331088                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2            33090964                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2            33090964                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2            35432322                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.329570                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            33018529                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            33018529                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            35276422                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.328120                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0           354978752                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           191844288                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core                 290                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              595795                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             7948025                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core                 238                                      # Number of row hits for read requests per channel per core
                                     [0]               238.0                                      # 
ramulator.read_row_misses_channel_0_core              478491                                      # Number of row misses for read requests per channel per core
                                     [0]            478491.0                                      # 
ramulator.read_row_conflicts_channel_0_core             5067814                                      # Number of row conflicts for read requests per channel per core
                                     [0]           5067814.0                                      # 
 ramulator.write_row_hits_channel_0_core                  52                                      # Number of row hits for write requests per channel per core
                                     [0]                52.0                                      # 
ramulator.write_row_misses_channel_0_core              117304                                      # Number of row misses for write requests per channel per core
                                     [0]            117304.0                                      # 
ramulator.write_row_conflicts_channel_0_core             2880211                                      # Number of row conflicts for write requests per channel per core
                                     [0]           2880211.0                                      # 
      ramulator.useless_activates_0_core                7566                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           88.754764                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           492312913                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            9.763233                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0          1049652576                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            3.709723                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           398835194                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            6.053509                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0           650817382                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits               238.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]               238.0                                      # 
            ramulator.record_read_misses            478491.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            478491.0                                      # 
         ramulator.record_read_conflicts           5067814.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           5067814.0                                      # 
             ramulator.record_write_hits                52.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                52.0                                      # 
           ramulator.record_write_misses            117304.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]            117304.0                                      # 
        ramulator.record_write_conflicts           2880211.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]           2880211.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles           107510762                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests             8544459                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             5546890                                      # Number of incoming read requests to DRAM per core
                                     [0]           5546890.0                                      # 
                ramulator.write_requests             2997569                                      # Number of incoming write requests to DRAM per core
                                     [0]           2997569.0                                      # 
       ramulator.ramulator_active_cycles           105773004                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel           8544459.0                                      # Number of incoming requests to each DRAM channel
                                     [0]           8544459.0                                      # 
ramulator.incoming_read_reqs_per_channel           5546890.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           5546890.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum          1049652576                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           398835194                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum           650817382                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            9.763233                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            3.709723                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            6.053509                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           5546890.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           5546890.0                                      # 
         ramulator.record_write_requests           2997569.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           2997569.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           286695365                                      # cpu cycle number
            ramulator.record_cycs_core_0           286695365                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0           105765592                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000002                                      # cpu instruction number
