//arch = zynq; split = false; format = BIN
the_ROM_image:
{
	[bootloader]d:/project/FPGA/FPGA_Design/TCL_project/Test/Soc_A9_test/boot/fsbl.elf
	d:/project/FPGA/FPGA_Design/TCL_project/Test/Soc_A9_test/boot/u-boot.elf
}