Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat May 18 23:20:06 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-14  Critical Warning  LUT on the clock tree                               3           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
LUTAR-1    Warning           LUT drives async reset alert                        14          
TIMING-20  Warning           Non-clocked latch                                   275         
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6914)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3236)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6914)
---------------------------
 There are 689 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rstart_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/bk_valid_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_arvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_awvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_wvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/cc_up_enable_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/arready_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/last_rready_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/last_rvalid_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rstart_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/bk_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3236)
---------------------------------------------------
 There are 3236 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.817        0.000                      0                46567        0.050        0.000                      0                46567        0.000        0.000                       0                 18516  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 2.000}        4.000           250.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 100.000}      200.000         5.000           
  clk_out2_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           1.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         94.327        0.000                      0                38868        0.050        0.000                      0                38868       13.360        0.000                       0                 17706  
  clk_out2_design_1_clk_wiz_0_0         17.176        0.000                      0                 1125        0.084        0.000                      0                 1125       24.500        0.000                       0                   805  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       12.817        0.000                      0                 3088        0.258        0.000                      0                 3088  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       21.568        0.000                      0                  117        0.085        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       93.505        0.000                      0                 4137        0.597        0.000                      0                 4137  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       21.088        0.000                      0                  105       24.807        0.000                      0                  105  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       16.135        0.000                      0                  801        0.206        0.000                      0                  801  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       42.878        0.000                      0                  200        0.265        0.000                      0                  200  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y26  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       94.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.327ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        5.127ns  (logic 2.702ns (52.701%)  route 2.425ns (47.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 201.549 - 200.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 101.765 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.765   101.765    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_28
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454   104.219 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOADO[14]
                         net (fo=2, routed)           1.182   105.402    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[14]
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124   105.526 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/m_axis_tdata_reg[14]_i_2/O
                         net (fo=1, routed)           1.243   106.769    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[14]_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.124   106.893 r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.000   106.893    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/p_0_in[14]
    SLICE_X59Y13         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.549   201.549    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/clock
    SLICE_X59Y13         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[14]/C
                         clock pessimism              0.105   201.654    
                         clock uncertainty           -0.464   201.190    
    SLICE_X59Y13         FDCE (Setup_fdce_C_D)        0.029   201.219    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        201.219    
                         arrival time                        -106.893    
  -------------------------------------------------------------------
                         slack                                 94.327    

Slack (MET) :             94.460ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        5.000ns  (logic 2.702ns (54.041%)  route 2.298ns (45.959%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 201.555 - 200.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 101.765 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.765   101.765    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_28
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454   104.219 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOBDO[8]
                         net (fo=2, routed)           1.341   105.560    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[24]
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124   105.684 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/m_axis_tdata_reg[24]_i_2/O
                         net (fo=1, routed)           0.957   106.641    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[24]_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I0_O)        0.124   106.765 r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000   106.765    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/p_0_in[24]
    SLICE_X64Y10         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   201.555    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/clock
    SLICE_X64Y10         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[24]/C
                         clock pessimism              0.105   201.660    
                         clock uncertainty           -0.464   201.196    
    SLICE_X64Y10         FDCE (Setup_fdce_C_D)        0.029   201.225    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[24]
  -------------------------------------------------------------------
                         required time                        201.225    
                         arrival time                        -106.765    
  -------------------------------------------------------------------
                         slack                                 94.460    

Slack (MET) :             94.617ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        4.891ns  (logic 2.702ns (55.248%)  route 2.189ns (44.752%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 201.555 - 200.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 101.765 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.765   101.765    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_28
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454   104.219 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOBDO[0]
                         net (fo=2, routed)           1.274   105.493    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[16]
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.617 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/m_axis_tdata_reg[16]_i_2/O
                         net (fo=1, routed)           0.915   106.532    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[16]_0
    SLICE_X66Y9          LUT6 (Prop_lut6_I0_O)        0.124   106.656 r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.000   106.656    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/p_0_in[16]
    SLICE_X66Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   201.555    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/clock
    SLICE_X66Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[16]/C
                         clock pessimism              0.105   201.660    
                         clock uncertainty           -0.464   201.196    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.077   201.273    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        201.273    
                         arrival time                        -106.656    
  -------------------------------------------------------------------
                         slack                                 94.617    

Slack (MET) :             94.641ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        4.820ns  (logic 2.702ns (56.059%)  route 2.118ns (43.941%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 201.554 - 200.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 101.765 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.765   101.765    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_28
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454   104.219 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOADO[8]
                         net (fo=2, routed)           1.330   105.549    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[8]
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.673 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/m_axis_tdata_reg[8]_i_2/O
                         net (fo=1, routed)           0.788   106.461    design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/m_axis_tdata_reg_reg[8]
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.124   106.585 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/m_axis_tdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.000   106.585    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[19]_0[1]
    SLICE_X61Y10         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.554   201.554    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/clock
    SLICE_X61Y10         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[8]/C
                         clock pessimism              0.105   201.659    
                         clock uncertainty           -0.464   201.195    
    SLICE_X61Y10         FDCE (Setup_fdce_C_D)        0.031   201.226    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        201.226    
                         arrival time                        -106.585    
  -------------------------------------------------------------------
                         slack                                 94.641    

Slack (MET) :             94.685ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        4.777ns  (logic 2.702ns (56.565%)  route 2.075ns (43.435%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 201.555 - 200.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 101.765 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.765   101.765    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_28
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454   104.219 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOBDO[9]
                         net (fo=2, routed)           1.344   105.564    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[25]
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124   105.688 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/m_axis_tdata_reg[25]_i_2/O
                         net (fo=1, routed)           0.730   106.418    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[25]_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I0_O)        0.124   106.542 r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000   106.542    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/p_0_in[25]
    SLICE_X65Y10         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   201.555    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/clock
    SLICE_X65Y10         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[25]/C
                         clock pessimism              0.105   201.660    
                         clock uncertainty           -0.464   201.196    
    SLICE_X65Y10         FDCE (Setup_fdce_C_D)        0.031   201.227    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        201.227    
                         arrival time                        -106.542    
  -------------------------------------------------------------------
                         slack                                 94.685    

Slack (MET) :             94.690ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        4.820ns  (logic 2.702ns (56.053%)  route 2.118ns (43.947%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 201.554 - 200.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 101.765 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.765   101.765    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_28
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454   104.219 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOBDO[3]
                         net (fo=2, routed)           1.536   105.756    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[19]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.124   105.880 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/m_axis_tdata_reg[19]_i_4/O
                         net (fo=1, routed)           0.582   106.462    design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/m_axis_tdata_reg_reg[19]
    SLICE_X62Y9          LUT6 (Prop_lut6_I5_O)        0.124   106.586 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/m_axis_tdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000   106.586    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[19]_0[3]
    SLICE_X62Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.554   201.554    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/clock
    SLICE_X62Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[19]/C
                         clock pessimism              0.105   201.659    
                         clock uncertainty           -0.464   201.195    
    SLICE_X62Y9          FDCE (Setup_fdce_C_D)        0.081   201.276    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        201.276    
                         arrival time                        -106.586    
  -------------------------------------------------------------------
                         slack                                 94.690    

Slack (MET) :             94.728ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        4.733ns  (logic 2.702ns (57.092%)  route 2.031ns (42.909%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 201.554 - 200.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 101.765 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.765   101.765    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_28
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[15])
                                                      2.454   104.219 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOBDO[15]
                         net (fo=2, routed)           1.036   105.255    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[31]
    SLICE_X55Y11         LUT6 (Prop_lut6_I0_O)        0.124   105.379 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/m_axis_tdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.995   106.374    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[31]_1
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124   106.498 r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg[31]_i_1/O
                         net (fo=1, routed)           0.000   106.498    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/p_0_in[31]
    SLICE_X64Y11         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.554   201.554    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/clock
    SLICE_X64Y11         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[31]/C
                         clock pessimism              0.105   201.659    
                         clock uncertainty           -0.464   201.195    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.031   201.226    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        201.226    
                         arrival time                        -106.498    
  -------------------------------------------------------------------
                         slack                                 94.728    

Slack (MET) :             94.785ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        4.727ns  (logic 2.702ns (57.166%)  route 2.025ns (42.834%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 201.555 - 200.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 101.765 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.765   101.765    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_28
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454   104.219 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOBDO[2]
                         net (fo=2, routed)           1.093   105.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[18]
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124   105.437 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/m_axis_tdata_reg[18]_i_3/O
                         net (fo=1, routed)           0.932   106.368    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[18]_0
    SLICE_X66Y9          LUT6 (Prop_lut6_I5_O)        0.124   106.492 r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000   106.492    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/p_0_in[18]
    SLICE_X66Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   201.555    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/clock
    SLICE_X66Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[18]/C
                         clock pessimism              0.105   201.660    
                         clock uncertainty           -0.464   201.196    
    SLICE_X66Y9          FDCE (Setup_fdce_C_D)        0.081   201.277    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        201.277    
                         arrival time                        -106.492    
  -------------------------------------------------------------------
                         slack                                 94.785    

Slack (MET) :             94.822ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        4.637ns  (logic 2.702ns (58.272%)  route 1.935ns (41.729%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 201.554 - 200.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 101.765 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.765   101.765    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_28
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[4])
                                                      2.454   104.219 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOBDO[4]
                         net (fo=2, routed)           1.200   105.419    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[20]
    SLICE_X60Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.543 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/m_axis_tdata_reg[20]_i_2/O
                         net (fo=1, routed)           0.735   106.278    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[20]_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I0_O)        0.124   106.402 r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000   106.402    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/p_0_in[20]
    SLICE_X64Y11         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.554   201.554    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/clock
    SLICE_X64Y11         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[20]/C
                         clock pessimism              0.105   201.659    
                         clock uncertainty           -0.464   201.195    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.029   201.224    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        201.224    
                         arrival time                        -106.402    
  -------------------------------------------------------------------
                         slack                                 94.822    

Slack (MET) :             94.854ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        4.652ns  (logic 2.702ns (58.079%)  route 1.950ns (41.921%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 201.550 - 200.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 101.765 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.765   101.765    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_28
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454   104.219 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOADO[6]
                         net (fo=2, routed)           1.163   105.382    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[6]
    SLICE_X57Y12         LUT6 (Prop_lut6_I0_O)        0.124   105.506 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/m_axis_tdata_reg[6]_i_3/O
                         net (fo=1, routed)           0.787   106.294    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[6]_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124   106.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000   106.418    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/p_0_in[6]
    SLICE_X58Y12         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.550   201.550    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/clock
    SLICE_X58Y12         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[6]/C
                         clock pessimism              0.105   201.655    
                         clock uncertainty           -0.464   201.191    
    SLICE_X58Y12         FDCE (Setup_fdce_C_D)        0.081   201.272    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        201.272    
                         arrival time                        -106.418    
  -------------------------------------------------------------------
                         slack                                 94.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.331%)  route 0.247ns (63.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.552     0.552    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X53Y56         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/Q
                         net (fo=4, routed)           0.247     0.940    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq_n_82
    SLICE_X43Y56         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.824     0.824    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X43Y56         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[15]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.071     0.890    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.604%)  route 0.255ns (64.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.548     0.548    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X52Y64         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[44]/Q
                         net (fo=3, routed)           0.255     0.944    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq_n_53
    SLICE_X43Y62         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.820     0.820    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X43Y62         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[44]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.078     0.893    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/tmp_len_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.312ns (69.256%)  route 0.139ns (30.744%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.559     0.559    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X50Y49         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.148     0.707 f  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[68]/Q
                         net (fo=3, routed)           0.139     0.845    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[92]_0[66]
    SLICE_X50Y51         LUT1 (Prop_lut1_I0_O)        0.098     0.943 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/tmp_len0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     0.943    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq_n_99
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.009 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/tmp_len0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.009    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/tmp_len0[6]
    SLICE_X50Y51         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/tmp_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.821     0.821    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/ap_clk
    SLICE_X50Y51         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/tmp_len_reg[6]/C
                         clock pessimism              0.000     0.821    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     0.955    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/tmp_len_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.533%)  route 0.256ns (64.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.548     0.548    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X53Y65         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[50]/Q
                         net (fo=3, routed)           0.256     0.945    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq_n_47
    SLICE_X43Y64         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.819     0.819    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X43Y64         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[50]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.075     0.889    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.423%)  route 0.257ns (64.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.548     0.548    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X52Y64         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[47]/Q
                         net (fo=3, routed)           0.257     0.946    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq_n_50
    SLICE_X43Y63         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.819     0.819    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X43Y63         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[47]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.076     0.890    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.946%)  route 0.228ns (55.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.548     0.548    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X52Y64         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[44]/Q
                         net (fo=3, routed)           0.228     0.917    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/Q[31]
    SLICE_X44Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.962 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/sect_cnt[32]_i_1__0/O
                         net (fo=1, routed)           0.000     0.962    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl_n_21
    SLICE_X44Y64         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.819     0.819    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg[32]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.091     0.905    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/sect_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.246ns (59.152%)  route 0.170ns (40.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.552     0.552    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/ap_clk
    SLICE_X50Y55         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.148     0.700 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[10]/Q
                         net (fo=2, routed)           0.170     0.870    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]_0[8]
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.098     0.968 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1[10]_i_1__1/O
                         net (fo=1, routed)           0.000     0.968    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1[10]_i_1__1_n_0
    SLICE_X48Y54         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.824     0.824    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X48Y54         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.092     0.911    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.231ns (46.299%)  route 0.268ns (53.701%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X64Y99         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/Q
                         net (fo=2, routed)           0.169     0.890    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/Q[2]
    SLICE_X64Y100        LUT6 (Prop_lut6_I3_O)        0.045     0.935 r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_3/O
                         net (fo=1, routed)           0.099     1.034    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_3_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.079 r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     1.079    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/ram_empty_i0
    SLICE_X64Y100        FDSE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.935     0.935    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X64Y100        FDSE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                         clock pessimism             -0.005     0.930    
    SLICE_X64Y100        FDSE (Hold_fdse_C_D)         0.092     1.022    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/end_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.348ns (76.171%)  route 0.109ns (23.829%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.584     0.584    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X59Y48         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[81]/Q
                         net (fo=1, routed)           0.108     0.833    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq_n_68
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.878 r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/end_addr[17]_i_2/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/end_addr_reg[17][3]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.987 r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/end_addr_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.987    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/end_addr_reg[17]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.040 r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/end_addr_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.040    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq_n_193
    SLICE_X58Y50         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/end_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.848     0.848    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/ap_clk
    SLICE_X58Y50         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/end_addr_reg[18]/C
                         clock pessimism              0.000     0.848    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.134     0.982    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/end_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.901%)  route 0.241ns (63.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.552     0.552    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X37Y28         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[30]/Q
                         net (fo=1, routed)           0.241     0.934    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_o_rsp_data[30]
    SLICE_X52Y29         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.814     0.814    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X52Y29         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[30]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.066     0.875    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X3Y4      design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X3Y4      design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB36_X3Y0      design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X3Y0      design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB36_X3Y1      design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X3Y1      design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X3Y10     design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X3Y10     design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X3Y11     design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X3Y11     design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X10Y47     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.176ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.018ns  (logic 0.707ns (35.032%)  route 1.311ns (64.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 51.608 - 50.000 ) 
    Source Clock Delay      (SCD):    7.052ns = ( 32.052 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.231    27.231    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.150    27.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.868    29.249    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.575 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.592    30.167    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.268 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.784    32.052    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X95Y54         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDCE (Prop_fdce_C_Q)         0.459    32.511 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/Q
                         net (fo=2, routed)           0.811    33.322    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[1]
    SLICE_X96Y54         LUT6 (Prop_lut6_I3_O)        0.124    33.446 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__2/O
                         net (fo=1, routed)           0.500    33.946    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__2_n_0
    SLICE_X97Y54         LUT3 (Prop_lut3_I2_O)        0.124    34.070 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000    34.070    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__2_n_0
    SLICE_X97Y54         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.608    51.608    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X97Y54         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.598    
                         clock uncertainty           -0.382    51.216    
    SLICE_X97Y54         FDCE (Setup_fdce_C_D)        0.031    51.247    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.247    
                         arrival time                         -34.070    
  -------------------------------------------------------------------
                         slack                                 17.176    

Slack (MET) :             17.210ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        1.984ns  (logic 0.707ns (35.640%)  route 1.277ns (64.360%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 51.557 - 50.000 ) 
    Source Clock Delay      (SCD):    7.002ns = ( 32.002 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.231    27.231    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.150    27.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.868    29.249    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.575 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.592    30.167    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.268 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.734    32.002    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/caravel_mprj_in[1]
    SLICE_X83Y35         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDCE (Prop_fdce_C_Q)         0.459    32.461 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/Q
                         net (fo=2, routed)           0.777    33.238    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg_n_0_[2]
    SLICE_X84Y35         LUT6 (Prop_lut6_I1_O)        0.124    33.362 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_2__7/O
                         net (fo=1, routed)           0.500    33.862    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_2__7_n_0
    SLICE_X85Y35         LUT3 (Prop_lut3_I2_O)        0.124    33.986 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_1__7/O
                         net (fo=1, routed)           0.000    33.986    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_1__7_n_0
    SLICE_X85Y35         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.557    51.557    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/is_ioclk
    SLICE_X85Y35         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.547    
                         clock uncertainty           -0.382    51.165    
    SLICE_X85Y35         FDCE (Setup_fdce_C_D)        0.031    51.196    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.196    
                         arrival time                         -33.986    
  -------------------------------------------------------------------
                         slack                                 17.210    

Slack (MET) :             17.243ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        1.950ns  (logic 0.772ns (39.584%)  route 1.178ns (60.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 51.626 - 50.000 ) 
    Source Clock Delay      (SCD):    7.072ns = ( 32.072 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.231    27.231    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.150    27.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.868    29.249    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.575 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.592    30.167    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.268 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.804    32.072    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X102Y48        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y48        FDCE (Prop_fdce_C_Q)         0.524    32.596 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/Q
                         net (fo=2, routed)           0.678    33.274    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[1]
    SLICE_X102Y48        LUT6 (Prop_lut6_I3_O)        0.124    33.398 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__4/O
                         net (fo=1, routed)           0.500    33.898    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__4_n_0
    SLICE_X103Y48        LUT3 (Prop_lut3_I2_O)        0.124    34.022 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__4/O
                         net (fo=1, routed)           0.000    34.022    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__4_n_0
    SLICE_X103Y48        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.626    51.626    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X103Y48        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.616    
                         clock uncertainty           -0.382    51.234    
    SLICE_X103Y48        FDCE (Setup_fdce_C_D)        0.031    51.265    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.265    
                         arrival time                         -34.022    
  -------------------------------------------------------------------
                         slack                                 17.243    

Slack (MET) :             17.248ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        1.951ns  (logic 0.707ns (36.232%)  route 1.244ns (63.768%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 51.560 - 50.000 ) 
    Source Clock Delay      (SCD):    7.000ns = ( 32.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.231    27.231    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.150    27.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.868    29.249    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.575 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.592    30.167    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.268 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.732    32.000    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/caravel_mprj_in[1]
    SLICE_X78Y38         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y38         FDCE (Prop_fdce_C_Q)         0.459    32.459 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[3]/Q
                         net (fo=2, routed)           0.813    33.272    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg_n_0_[3]
    SLICE_X78Y39         LUT6 (Prop_lut6_I0_O)        0.124    33.396 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg[3]_i_2__10/O
                         net (fo=1, routed)           0.431    33.827    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg[3]_i_2__10_n_0
    SLICE_X80Y39         LUT3 (Prop_lut3_I2_O)        0.124    33.951 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg[3]_i_1__10/O
                         net (fo=1, routed)           0.000    33.951    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg[3]_i_1__10_n_0
    SLICE_X80Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.560    51.560    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/is_ioclk
    SLICE_X80Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.550    
                         clock uncertainty           -0.382    51.168    
    SLICE_X80Y39         FDCE (Setup_fdce_C_D)        0.031    51.199    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.199    
                         arrival time                         -33.951    
  -------------------------------------------------------------------
                         slack                                 17.248    

Slack (MET) :             17.302ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        1.894ns  (logic 0.707ns (37.338%)  route 1.187ns (62.662%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 51.560 - 50.000 ) 
    Source Clock Delay      (SCD):    7.004ns = ( 32.004 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.231    27.231    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.150    27.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.868    29.249    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.575 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.592    30.167    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.268 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.736    32.004    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X81Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y39         FDCE (Prop_fdce_C_Q)         0.459    32.463 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/Q
                         net (fo=2, routed)           0.782    33.246    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[2]
    SLICE_X82Y39         LUT6 (Prop_lut6_I1_O)        0.124    33.370 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__5/O
                         net (fo=1, routed)           0.404    33.774    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__5_n_0
    SLICE_X83Y40         LUT3 (Prop_lut3_I2_O)        0.124    33.898 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__5/O
                         net (fo=1, routed)           0.000    33.898    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__5_n_0
    SLICE_X83Y40         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.560    51.560    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X83Y40         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.550    
                         clock uncertainty           -0.382    51.168    
    SLICE_X83Y40         FDCE (Setup_fdce_C_D)        0.031    51.199    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.199    
                         arrival time                         -33.898    
  -------------------------------------------------------------------
                         slack                                 17.302    

Slack (MET) :             17.317ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        1.879ns  (logic 0.707ns (37.626%)  route 1.172ns (62.374%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 51.554 - 50.000 ) 
    Source Clock Delay      (SCD):    6.997ns = ( 31.997 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.231    27.231    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.150    27.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.868    29.249    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.575 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.592    30.167    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.268 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.729    31.997    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X72Y36         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDCE (Prop_fdce_C_Q)         0.459    32.456 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/Q
                         net (fo=2, routed)           0.672    33.128    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg_n_0_[3]
    SLICE_X72Y36         LUT6 (Prop_lut6_I0_O)        0.124    33.252 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_2__9/O
                         net (fo=1, routed)           0.500    33.752    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_2__9_n_0
    SLICE_X73Y36         LUT3 (Prop_lut3_I2_O)        0.124    33.876 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_1__9/O
                         net (fo=1, routed)           0.000    33.876    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_1__9_n_0
    SLICE_X73Y36         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.554    51.554    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/is_ioclk
    SLICE_X73Y36         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.544    
                         clock uncertainty           -0.382    51.162    
    SLICE_X73Y36         FDCE (Setup_fdce_C_D)        0.031    51.193    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.193    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 17.317    

Slack (MET) :             17.341ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        1.852ns  (logic 0.707ns (38.176%)  route 1.145ns (61.824%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 51.625 - 50.000 ) 
    Source Clock Delay      (SCD):    7.071ns = ( 32.071 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.231    27.231    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.150    27.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.868    29.249    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.575 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.592    30.167    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.268 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.803    32.071    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X95Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y47         FDCE (Prop_fdce_C_Q)         0.459    32.530 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/Q
                         net (fo=2, routed)           0.806    33.336    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg_n_0_[3]
    SLICE_X96Y47         LUT6 (Prop_lut6_I0_O)        0.124    33.460 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_2__11/O
                         net (fo=1, routed)           0.339    33.799    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_2__11_n_0
    SLICE_X97Y47         LUT3 (Prop_lut3_I2_O)        0.124    33.923 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_1__11/O
                         net (fo=1, routed)           0.000    33.923    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_1__11_n_0
    SLICE_X97Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.625    51.625    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/is_ioclk
    SLICE_X97Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.615    
                         clock uncertainty           -0.382    51.233    
    SLICE_X97Y47         FDCE (Setup_fdce_C_D)        0.031    51.264    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.264    
                         arrival time                         -33.923    
  -------------------------------------------------------------------
                         slack                                 17.341    

Slack (MET) :             17.361ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        1.831ns  (logic 0.772ns (42.166%)  route 1.059ns (57.834%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 51.623 - 50.000 ) 
    Source Clock Delay      (SCD):    7.070ns = ( 32.070 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.231    27.231    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.150    27.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.868    29.249    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.575 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.592    30.167    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.268 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.802    32.070    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X94Y43         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y43         FDCE (Prop_fdce_C_Q)         0.524    32.594 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/Q
                         net (fo=2, routed)           0.696    33.290    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[3]
    SLICE_X95Y42         LUT6 (Prop_lut6_I0_O)        0.124    33.414 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.363    33.777    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__0_n_0
    SLICE_X95Y42         LUT3 (Prop_lut3_I2_O)        0.124    33.901 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    33.901    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__0_n_0
    SLICE_X95Y42         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.623    51.623    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X95Y42         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.613    
                         clock uncertainty           -0.382    51.231    
    SLICE_X95Y42         FDCE (Setup_fdce_C_D)        0.031    51.262    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.262    
                         arrival time                         -33.901    
  -------------------------------------------------------------------
                         slack                                 17.361    

Slack (MET) :             17.417ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        1.780ns  (logic 0.707ns (39.714%)  route 1.073ns (60.286%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 51.558 - 50.000 ) 
    Source Clock Delay      (SCD):    7.000ns = ( 32.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.231    27.231    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.150    27.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.868    29.249    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.575 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.592    30.167    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.268 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.732    32.000    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X71Y42         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y42         FDCE (Prop_fdce_C_Q)         0.459    32.459 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/Q
                         net (fo=2, routed)           0.669    33.128    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo[2]
    SLICE_X71Y42         LUT6 (Prop_lut6_I1_O)        0.124    33.252 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2/O
                         net (fo=1, routed)           0.404    33.656    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2_n_0
    SLICE_X71Y43         LUT3 (Prop_lut3_I2_O)        0.124    33.780 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    33.780    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg0
    SLICE_X71Y43         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.558    51.558    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X71Y43         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.548    
                         clock uncertainty           -0.382    51.166    
    SLICE_X71Y43         FDCE (Setup_fdce_C_D)        0.031    51.197    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.197    
                         arrival time                         -33.780    
  -------------------------------------------------------------------
                         slack                                 17.417    

Slack (MET) :             17.424ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        1.818ns  (logic 0.707ns (38.885%)  route 1.111ns (61.115%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 51.622 - 50.000 ) 
    Source Clock Delay      (SCD):    7.067ns = ( 32.067 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.231    27.231    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.150    27.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.868    29.249    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.575 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.592    30.167    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.268 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.799    32.067    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X101Y38        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y38        FDCE (Prop_fdce_C_Q)         0.459    32.526 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/Q
                         net (fo=2, routed)           0.669    33.195    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[2]
    SLICE_X101Y38        LUT6 (Prop_lut6_I1_O)        0.124    33.319 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__6/O
                         net (fo=1, routed)           0.442    33.761    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__6_n_0
    SLICE_X102Y38        LUT3 (Prop_lut3_I2_O)        0.124    33.885 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__6/O
                         net (fo=1, routed)           0.000    33.885    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__6_n_0
    SLICE_X102Y38        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.622    51.622    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X102Y38        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.612    
                         clock uncertainty           -0.382    51.230    
    SLICE_X102Y38        FDCE (Setup_fdce_C_D)        0.079    51.309    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.309    
                         arrival time                         -33.885    
  -------------------------------------------------------------------
                         slack                                 17.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.727%)  route 0.277ns (66.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.613     0.613    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/is_ioclk
    SLICE_X95Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y46         FDCE (Prop_fdce_C_Q)         0.141     0.754 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_reg/Q
                         net (fo=12, routed)          0.277     1.031    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start
    SLICE_X97Y55         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.877     0.877    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/is_ioclk
    SLICE_X97Y55         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]/C
                         clock pessimism              0.000     0.877    
    SLICE_X97Y55         FDCE (Hold_fdce_C_D)         0.070     0.947    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.700%)  route 0.318ns (69.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.612     0.612    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X97Y41         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDCE (Prop_fdce_C_Q)         0.141     0.753 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_reg/Q
                         net (fo=12, routed)          0.318     1.071    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start
    SLICE_X99Y54         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.878     0.878    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X99Y54         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/C
                         clock pessimism              0.000     0.878    
    SLICE_X99Y54         FDCE (Hold_fdce_C_D)         0.075     0.953    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.612     0.612    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X99Y38         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y38         FDCE (Prop_fdce_C_Q)         0.141     0.753 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/Q
                         net (fo=1, routed)           0.056     0.808    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/w_ptr_pre_reg_n_0
    SLICE_X99Y38         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.881     0.881    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X99Y38         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/C
                         clock pessimism             -0.269     0.612    
    SLICE_X99Y38         FDCE (Hold_fdce_C_D)         0.075     0.687    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.563     0.563    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X43Y1          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/Q
                         net (fo=1, routed)           0.056     0.759    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_pre_reg_n_0
    SLICE_X43Y1          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.830     0.830    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X43Y1          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/C
                         clock pessimism             -0.267     0.563    
    SLICE_X43Y1          FDCE (Hold_fdce_C_D)         0.075     0.638    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.584     0.584    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/is_ioclk
    SLICE_X72Y35         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_pre_reg/Q
                         net (fo=1, routed)           0.065     0.790    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_pre_reg_n_0
    SLICE_X72Y35         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.850     0.850    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/is_ioclk
    SLICE_X72Y35         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_sync_reg/C
                         clock pessimism             -0.266     0.584    
    SLICE_X72Y35         FDCE (Hold_fdce_C_D)         0.075     0.659    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.917ns  (logic 0.340ns (11.656%)  route 2.577ns (88.344%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 28.238 - 25.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 25.552 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.552    25.552    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.146    25.698 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.257    26.955    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg_0
    SLICE_X68Y28         LUT2 (Prop_lut2_I1_O)        0.042    26.997 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.673    27.669    design_1_i/caravel_0/inst/gpio_control_in_2[12]/user_io_out[0]
    SLICE_X68Y39         LUT6 (Prop_lut6_I5_O)        0.107    27.776 r  design_1_i/caravel_0/inst/gpio_control_in_2[12]/mprj_o[31]_INST_0/O
                         net (fo=5, routed)           0.647    28.424    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/caravel_mprj_in[0]
    SLICE_X78Y36         LUT5 (Prop_lut5_I0_O)        0.045    28.469 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo[4]_i_1/O
                         net (fo=1, routed)           0.000    28.469    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo[4]_i_1_n_0
    SLICE_X78Y36         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.852    28.238    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/caravel_mprj_in[1]
    SLICE_X78Y36         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.238    
    SLICE_X78Y36         FDCE (Hold_fdce_C_D)         0.099    28.337    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                        -28.337    
                         arrival time                          28.469    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.562     0.562    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y4          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDCE (Prop_fdce_C_Q)         0.141     0.703 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_reg/Q
                         net (fo=12, routed)          0.079     0.782    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start
    SLICE_X39Y4          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.829     0.829    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y4          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X39Y4          FDCE (Hold_fdce_C_D)         0.075     0.637    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.931ns  (logic 0.340ns (11.600%)  route 2.591ns (88.399%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 28.239 - 25.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 25.552 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.552    25.552    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.146    25.698 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.257    26.955    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg_0
    SLICE_X68Y28         LUT2 (Prop_lut2_I1_O)        0.042    26.997 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.673    27.669    design_1_i/caravel_0/inst/gpio_control_in_2[12]/user_io_out[0]
    SLICE_X68Y39         LUT6 (Prop_lut6_I5_O)        0.107    27.776 r  design_1_i/caravel_0/inst/gpio_control_in_2[12]/mprj_o[31]_INST_0/O
                         net (fo=5, routed)           0.661    28.438    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/caravel_mprj_in[0]
    SLICE_X78Y37         LUT5 (Prop_lut5_I0_O)        0.045    28.483 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo[3]_i_1/O
                         net (fo=1, routed)           0.000    28.483    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo[3]_i_1_n_0
    SLICE_X78Y37         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.853    28.239    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/caravel_mprj_in[1]
    SLICE_X78Y37         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.239    
    SLICE_X78Y37         FDCE (Hold_fdce_C_D)         0.098    28.337    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                        -28.337    
                         arrival time                          28.483    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.645%)  route 0.081ns (36.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.586     0.586    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/is_ioclk
    SLICE_X73Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_start_reg/Q
                         net (fo=12, routed)          0.081     0.807    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_start
    SLICE_X73Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.853     0.853    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/is_ioclk
    SLICE_X73Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_start_delay_reg[0]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X73Y39         FDCE (Hold_fdce_C_D)         0.075     0.661    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.936ns  (logic 0.340ns (11.581%)  route 2.596ns (88.419%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 28.238 - 25.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 25.552 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.552    25.552    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.146    25.698 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          1.257    26.955    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg_0
    SLICE_X68Y28         LUT2 (Prop_lut2_I1_O)        0.042    26.997 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.673    27.669    design_1_i/caravel_0/inst/gpio_control_in_2[12]/user_io_out[0]
    SLICE_X68Y39         LUT6 (Prop_lut6_I5_O)        0.107    27.776 r  design_1_i/caravel_0/inst/gpio_control_in_2[12]/mprj_o[31]_INST_0/O
                         net (fo=5, routed)           0.666    28.442    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/caravel_mprj_in[0]
    SLICE_X78Y36         LUT5 (Prop_lut5_I0_O)        0.045    28.487 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo[2]_i_1/O
                         net (fo=1, routed)           0.000    28.487    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo[2]_i_1_n_0
    SLICE_X78Y36         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.852    28.238    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/caravel_mprj_in[1]
    SLICE_X78Y36         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.238    
    SLICE_X78Y36         FDCE (Hold_fdce_C_D)         0.099    28.337    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                        -28.337    
                         arrival time                          28.487    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y25   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y27   design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X65Y8      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X63Y9      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X63Y9      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X63Y10     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X63Y10     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X63Y10     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X65Y8      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X65Y8      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y9      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y9      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y9      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y9      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y10     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y10     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y10     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y10     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X65Y8      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X65Y8      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y9      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y9      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y9      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y9      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y10     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y10     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y10     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X63Y10     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y23   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.817ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.082ns  (logic 1.473ns (13.292%)  route 9.609ns (86.708%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 201.539 - 200.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 176.772 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.772   176.772    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.524   177.296 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.190   180.486    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.150   180.636 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.134   181.770    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.303   182.073 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          2.326   184.398    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124   184.522 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_26/O
                         net (fo=1, routed)           0.444   184.967    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_26_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I1_O)        0.124   185.091 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_8/O
                         net (fo=1, routed)           0.630   185.720    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_8_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124   185.844 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3/O
                         net (fo=2, routed)           0.702   186.546    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3_n_0
    SLICE_X47Y31         LUT5 (Prop_lut5_I2_O)        0.124   186.670 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=4, routed)           1.183   187.854    design_1_i/caravel_0/inst/housekeeping/hkspi_n_138
    SLICE_X56Y23         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.539   201.539    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X56Y23         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/C
                         clock pessimism             -0.204   201.336    
                         clock uncertainty           -0.584   200.752    
    SLICE_X56Y23         FDSE (Setup_fdse_C_D)       -0.081   200.671    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]
  -------------------------------------------------------------------
                         required time                        200.671    
                         arrival time                        -187.854    
  -------------------------------------------------------------------
                         slack                                 12.817    

Slack (MET) :             12.903ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.059ns  (logic 1.473ns (13.320%)  route 9.586ns (86.680%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 201.537 - 200.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 176.772 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.772   176.772    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.524   177.296 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.190   180.486    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.150   180.636 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.134   181.770    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.303   182.073 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          2.326   184.398    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124   184.522 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_26/O
                         net (fo=1, routed)           0.444   184.967    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_26_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I1_O)        0.124   185.091 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_8/O
                         net (fo=1, routed)           0.630   185.720    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_8_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124   185.844 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3/O
                         net (fo=2, routed)           0.702   186.546    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3_n_0
    SLICE_X47Y31         LUT5 (Prop_lut5_I2_O)        0.124   186.670 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=4, routed)           1.161   187.831    design_1_i/caravel_0/inst/housekeeping/hkspi_n_138
    SLICE_X58Y24         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.537   201.537    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X58Y24         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/C
                         clock pessimism             -0.204   201.334    
                         clock uncertainty           -0.584   200.750    
    SLICE_X58Y24         FDSE (Setup_fdse_C_D)       -0.016   200.734    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]
  -------------------------------------------------------------------
                         required time                        200.734    
                         arrival time                        -187.831    
  -------------------------------------------------------------------
                         slack                                 12.903    

Slack (MET) :             13.074ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        10.843ns  (logic 1.473ns (13.584%)  route 9.370ns (86.416%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 201.538 - 200.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 176.772 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.772   176.772    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.524   177.296 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.190   180.486    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.150   180.636 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.134   181.770    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.303   182.073 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          2.326   184.398    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124   184.522 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_26/O
                         net (fo=1, routed)           0.444   184.967    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_26_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I1_O)        0.124   185.091 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_8/O
                         net (fo=1, routed)           0.630   185.720    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_8_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124   185.844 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3/O
                         net (fo=2, routed)           0.702   186.546    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3_n_0
    SLICE_X47Y31         LUT5 (Prop_lut5_I2_O)        0.124   186.670 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=4, routed)           0.945   187.615    design_1_i/caravel_0/inst/housekeeping/hkspi_n_138
    SLICE_X55Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.538   201.538    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X55Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/C
                         clock pessimism             -0.204   201.335    
                         clock uncertainty           -0.584   200.751    
    SLICE_X55Y26         FDSE (Setup_fdse_C_D)       -0.061   200.690    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]
  -------------------------------------------------------------------
                         required time                        200.690    
                         arrival time                        -187.615    
  -------------------------------------------------------------------
                         slack                                 13.074    

Slack (MET) :             13.082ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        10.871ns  (logic 1.473ns (13.550%)  route 9.398ns (86.450%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 201.540 - 200.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 176.772 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.772   176.772    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.524   177.296 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.190   180.486    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.150   180.636 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.134   181.770    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.303   182.073 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          2.326   184.398    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124   184.522 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_26/O
                         net (fo=1, routed)           0.444   184.967    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_26_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I1_O)        0.124   185.091 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_8/O
                         net (fo=1, routed)           0.630   185.720    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_8_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124   185.844 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3/O
                         net (fo=2, routed)           0.702   186.546    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3_n_0
    SLICE_X47Y31         LUT5 (Prop_lut5_I2_O)        0.124   186.670 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=4, routed)           0.973   187.643    design_1_i/caravel_0/inst/housekeeping/hkspi_n_138
    SLICE_X58Y27         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.540   201.540    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X58Y27         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]/C
                         clock pessimism             -0.204   201.337    
                         clock uncertainty           -0.584   200.753    
    SLICE_X58Y27         FDSE (Setup_fdse_C_D)       -0.028   200.725    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]
  -------------------------------------------------------------------
                         required time                        200.725    
                         arrival time                        -187.643    
  -------------------------------------------------------------------
                         slack                                 13.082    

Slack (MET) :             14.758ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.155ns  (logic 1.602ns (17.499%)  route 7.553ns (82.501%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 201.539 - 200.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 176.772 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.772   176.772    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.524   177.296 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.226   180.522    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.152   180.674 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[15]_INST_0/O
                         net (fo=6, routed)           1.582   182.256    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.350   182.606 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_28/O
                         net (fo=1, routed)           0.469   183.075    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_28_n_0
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.328   183.403 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_18/O
                         net (fo=1, routed)           0.658   184.061    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_18_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124   184.185 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_5/O
                         net (fo=2, routed)           0.644   184.829    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_5_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.124   184.953 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=4, routed)           0.974   185.927    design_1_i/caravel_0/inst/housekeeping/hkspi_n_143
    SLICE_X57Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.539   201.539    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X57Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/C
                         clock pessimism             -0.204   201.336    
                         clock uncertainty           -0.584   200.752    
    SLICE_X57Y26         FDSE (Setup_fdse_C_D)       -0.067   200.685    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]
  -------------------------------------------------------------------
                         required time                        200.685    
                         arrival time                        -185.927    
  -------------------------------------------------------------------
                         slack                                 14.758    

Slack (MET) :             14.761ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.159ns  (logic 1.602ns (17.491%)  route 7.557ns (82.509%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 201.537 - 200.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 176.772 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.772   176.772    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.524   177.296 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.226   180.522    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.152   180.674 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[15]_INST_0/O
                         net (fo=6, routed)           1.582   182.256    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.350   182.606 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_28/O
                         net (fo=1, routed)           0.469   183.075    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_28_n_0
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.328   183.403 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_18/O
                         net (fo=1, routed)           0.658   184.061    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_18_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124   184.185 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_5/O
                         net (fo=2, routed)           0.644   184.829    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_5_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.124   184.953 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=4, routed)           0.978   185.931    design_1_i/caravel_0/inst/housekeeping/hkspi_n_143
    SLICE_X56Y25         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.537   201.537    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X56Y25         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/C
                         clock pessimism             -0.204   201.334    
                         clock uncertainty           -0.584   200.750    
    SLICE_X56Y25         FDSE (Setup_fdse_C_D)       -0.058   200.692    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]
  -------------------------------------------------------------------
                         required time                        200.692    
                         arrival time                        -185.931    
  -------------------------------------------------------------------
                         slack                                 14.761    

Slack (MET) :             14.786ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.163ns  (logic 1.602ns (17.483%)  route 7.561ns (82.517%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 201.537 - 200.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 176.772 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.772   176.772    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.524   177.296 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.226   180.522    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.152   180.674 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[15]_INST_0/O
                         net (fo=6, routed)           1.582   182.256    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.350   182.606 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_28/O
                         net (fo=1, routed)           0.469   183.075    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_28_n_0
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.328   183.403 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_18/O
                         net (fo=1, routed)           0.658   184.061    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_18_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124   184.185 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_5/O
                         net (fo=2, routed)           0.644   184.829    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_5_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.124   184.953 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=4, routed)           0.983   185.935    design_1_i/caravel_0/inst/housekeeping/hkspi_n_143
    SLICE_X58Y25         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.537   201.537    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X58Y25         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]/C
                         clock pessimism             -0.204   201.334    
                         clock uncertainty           -0.584   200.750    
    SLICE_X58Y25         FDSE (Setup_fdse_C_D)       -0.028   200.722    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]
  -------------------------------------------------------------------
                         required time                        200.722    
                         arrival time                        -185.935    
  -------------------------------------------------------------------
                         slack                                 14.786    

Slack (MET) :             14.807ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        9.110ns  (logic 1.602ns (17.586%)  route 7.508ns (82.414%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 201.538 - 200.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 176.772 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.772   176.772    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.524   177.296 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.226   180.522    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.152   180.674 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[15]_INST_0/O
                         net (fo=6, routed)           1.582   182.256    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.350   182.606 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_28/O
                         net (fo=1, routed)           0.469   183.075    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_28_n_0
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.328   183.403 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_18/O
                         net (fo=1, routed)           0.658   184.061    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_18_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124   184.185 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_5/O
                         net (fo=2, routed)           0.644   184.829    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[7]_i_5_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.124   184.953 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=4, routed)           0.929   185.882    design_1_i/caravel_0/inst/housekeeping/hkspi_n_143
    SLICE_X55Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.538   201.538    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X55Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/C
                         clock pessimism             -0.204   201.335    
                         clock uncertainty           -0.584   200.751    
    SLICE_X55Y26         FDSE (Setup_fdse_C_D)       -0.062   200.689    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]
  -------------------------------------------------------------------
                         required time                        200.689    
                         arrival time                        -185.882    
  -------------------------------------------------------------------
                         slack                                 14.807    

Slack (MET) :             14.994ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        8.903ns  (logic 1.748ns (19.635%)  route 7.155ns (80.365%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 201.537 - 200.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 176.772 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.772   176.772    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.524   177.296 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.344   180.640    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X80Y51         LUT2 (Prop_lut2_I1_O)        0.152   180.792 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[18]_INST_0/O
                         net (fo=6, routed)           1.492   182.284    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[18]
    SLICE_X47Y40         LUT4 (Prop_lut4_I0_O)        0.326   182.610 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_37/O
                         net (fo=1, routed)           0.000   182.610    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_37_n_0
    SLICE_X47Y40         MUXF7 (Prop_muxf7_I0_O)      0.212   182.822 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]_i_19/O
                         net (fo=1, routed)           0.000   182.822    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]_i_19_n_0
    SLICE_X47Y40         MUXF8 (Prop_muxf8_I1_O)      0.094   182.916 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]_i_7/O
                         net (fo=1, routed)           0.612   183.528    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]_i_7_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I1_O)        0.316   183.844 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_2/O
                         net (fo=2, routed)           0.715   184.559    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_2_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I0_O)        0.124   184.683 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[26]_i_1/O
                         net (fo=4, routed)           0.991   185.675    design_1_i/caravel_0/inst/housekeeping/hkspi_n_144
    SLICE_X56Y24         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.537   201.537    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X56Y24         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[2]/C
                         clock pessimism             -0.204   201.334    
                         clock uncertainty           -0.584   200.750    
    SLICE_X56Y24         FDSE (Setup_fdse_C_D)       -0.081   200.669    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[2]
  -------------------------------------------------------------------
                         required time                        200.669    
                         arrival time                        -185.675    
  -------------------------------------------------------------------
                         slack                                 14.994    

Slack (MET) :             15.056ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        8.877ns  (logic 1.748ns (19.691%)  route 7.129ns (80.309%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 201.537 - 200.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 176.772 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.772   176.772    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.524   177.296 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.344   180.640    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X80Y51         LUT2 (Prop_lut2_I1_O)        0.152   180.792 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[18]_INST_0/O
                         net (fo=6, routed)           1.492   182.284    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[18]
    SLICE_X47Y40         LUT4 (Prop_lut4_I0_O)        0.326   182.610 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_37/O
                         net (fo=1, routed)           0.000   182.610    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_37_n_0
    SLICE_X47Y40         MUXF7 (Prop_muxf7_I0_O)      0.212   182.822 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]_i_19/O
                         net (fo=1, routed)           0.000   182.822    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]_i_19_n_0
    SLICE_X47Y40         MUXF8 (Prop_muxf8_I1_O)      0.094   182.916 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]_i_7/O
                         net (fo=1, routed)           0.612   183.528    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]_i_7_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I1_O)        0.316   183.844 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_2/O
                         net (fo=2, routed)           0.715   184.559    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[2]_i_2_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I0_O)        0.124   184.683 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[26]_i_1/O
                         net (fo=4, routed)           0.966   185.649    design_1_i/caravel_0/inst/housekeeping/hkspi_n_144
    SLICE_X58Y25         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.537   201.537    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X58Y25         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[26]/C
                         clock pessimism             -0.204   201.334    
                         clock uncertainty           -0.584   200.750    
    SLICE_X58Y25         FDSE (Setup_fdse_C_D)       -0.045   200.705    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[26]
  -------------------------------------------------------------------
                         required time                        200.705    
                         arrival time                        -185.649    
  -------------------------------------------------------------------
                         slack                                 15.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.206ns (8.179%)  route 2.313ns (91.821%))
  Logic Levels:           5  (BUFG=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.621     0.621    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.666 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_24/O
                         net (fo=1, routed)           0.167     0.833    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_24_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.878 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_10/O
                         net (fo=1, routed)           0.230     1.109    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_10_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.154 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_4/O
                         net (fo=1, routed)           0.108     1.262    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_4_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.307 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_2/O
                         net (fo=5, routed)           0.489     1.796    design_1_i/caravel_0/inst/housekeeping/hkspi_n_139
    SLICE_X58Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.837     0.837    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X58Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/C
                         clock pessimism              0.059     0.896    
                         clock uncertainty            0.584     1.479    
    SLICE_X58Y26         FDSE (Hold_fdse_C_D)         0.059     1.538    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.206ns (7.928%)  route 2.392ns (92.072%))
  Logic Levels:           5  (BUFG=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.621     0.621    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.666 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_24/O
                         net (fo=1, routed)           0.167     0.833    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_24_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.878 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_10/O
                         net (fo=1, routed)           0.230     1.109    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_10_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.154 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_4/O
                         net (fo=1, routed)           0.108     1.262    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_4_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.307 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_2/O
                         net (fo=5, routed)           0.569     1.876    design_1_i/caravel_0/inst/housekeeping/hkspi_n_139
    SLICE_X56Y24         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.836     0.836    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X56Y24         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/C
                         clock pessimism              0.059     0.895    
                         clock uncertainty            0.584     1.478    
    SLICE_X56Y24         FDSE (Hold_fdse_C_D)         0.070     1.548    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.206ns (7.840%)  route 2.421ns (92.160%))
  Logic Levels:           5  (BUFG=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.621     0.621    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.666 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_24/O
                         net (fo=1, routed)           0.167     0.833    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_24_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.878 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_10/O
                         net (fo=1, routed)           0.230     1.109    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_10_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.154 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_4/O
                         net (fo=1, routed)           0.108     1.262    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_4_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.307 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_2/O
                         net (fo=5, routed)           0.598     1.905    design_1_i/caravel_0/inst/housekeeping/hkspi_n_139
    SLICE_X56Y23         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.837     0.837    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X56Y23         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/C
                         clock pessimism              0.059     0.896    
                         clock uncertainty            0.584     1.479    
    SLICE_X56Y23         FDSE (Hold_fdse_C_D)         0.070     1.549    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.206ns (7.879%)  route 2.409ns (92.121%))
  Logic Levels:           5  (BUFG=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.621     0.621    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.666 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_24/O
                         net (fo=1, routed)           0.167     0.833    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_24_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.878 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_10/O
                         net (fo=1, routed)           0.230     1.109    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_10_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.154 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_4/O
                         net (fo=1, routed)           0.108     1.262    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_4_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.307 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_2/O
                         net (fo=5, routed)           0.585     1.892    design_1_i/caravel_0/inst/housekeeping/hkspi_n_139
    SLICE_X58Y27         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.839     0.839    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X58Y27         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]/C
                         clock pessimism              0.059     0.898    
                         clock uncertainty            0.584     1.481    
    SLICE_X58Y27         FDSE (Hold_fdse_C_D)         0.052     1.533    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.335ns (20.280%)  route 1.317ns (79.720%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.603     0.603    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X99Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         FDCE (Prop_fdce_C_Q)         0.141     0.744 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/Q
                         net (fo=1, routed)           0.156     0.900    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[16]
    SLICE_X99Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.945 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     1.596    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata18_in
    SLICE_X74Y49         LUT2 (Prop_lut2_I0_O)        0.042     1.638 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[12]_INST_0/O
                         net (fo=7, routed)           0.509     2.148    design_1_i/caravel_0/inst/housekeeping/mprj_i[12]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.107     2.255 r  design_1_i/caravel_0/inst/housekeeping/multiregimpl136_regs0_i_1/O
                         net (fo=1, routed)           0.000     2.255    design_1_i/caravel_0/inst/soc/core/user_irq[3]
    SLICE_X55Y32         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.842     0.842    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X55Y32         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/C
                         clock pessimism              0.059     0.901    
                         clock uncertainty            0.584     1.484    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.091     1.575    design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.390ns (19.675%)  route 1.592ns (80.325%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.599     0.599    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X97Y69         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y69         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[12]/Q
                         net (fo=1, routed)           0.190     0.930    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[12]
    SLICE_X97Y69         LUT6 (Prop_lut6_I1_O)        0.045     0.975 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.761     1.736    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata16_in
    SLICE_X74Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.781 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[11]_INST_0/O
                         net (fo=7, routed)           0.471     2.252    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[11]
    SLICE_X54Y36         LUT5 (Prop_lut5_I2_O)        0.048     2.300 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_o[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.170     2.470    design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_io_out_hk[0]
    SLICE_X57Y36         LUT6 (Prop_lut6_I1_O)        0.111     2.581 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mprj_o[1]_INST_0/O
                         net (fo=1, routed)           0.000     2.581    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X57Y36         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.847     0.847    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X57Y36         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.059     0.906    
                         clock uncertainty            0.584     1.489    
    SLICE_X57Y36         FDRE (Hold_fdre_C_D)         0.091     1.580    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.540ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.389ns (15.621%)  route 2.101ns (84.379%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.600     0.600    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X98Y69         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDCE (Prop_fdce_C_Q)         0.164     0.764 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[25]/Q
                         net (fo=1, routed)           0.143     0.907    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[25]
    SLICE_X98Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.952 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.803     1.755    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata112_in
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[14]_INST_0/O
                         net (fo=6, routed)           0.545     2.344    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[14]
    SLICE_X46Y38         LUT5 (Prop_lut5_I0_O)        0.045     2.389 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9/O
                         net (fo=1, routed)           0.054     2.443    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.488 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_3/O
                         net (fo=2, routed)           0.207     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_3_n_0
    SLICE_X49Y31         LUT4 (Prop_lut4_I1_O)        0.045     2.740 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_1/O
                         net (fo=4, routed)           0.350     3.090    design_1_i/caravel_0/inst/housekeeping/hkspi_n_142
    SLICE_X55Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.835     0.835    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X55Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]/C
                         clock pessimism              0.059     0.894    
                         clock uncertainty            0.584     1.477    
    SLICE_X55Y26         FDSE (Hold_fdse_C_D)         0.072     1.549    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.557ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.431ns (17.220%)  route 2.072ns (82.780%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.602     0.602    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X97Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y66         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[7]/Q
                         net (fo=1, routed)           0.138     0.881    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[7]
    SLICE_X97Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.926 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.659     1.585    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata12_in
    SLICE_X74Y49         LUT2 (Prop_lut2_I0_O)        0.043     1.628 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[9]_INST_0/O
                         net (fo=6, routed)           0.464     2.092    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[9]
    SLICE_X47Y39         LUT5 (Prop_lut5_I1_O)        0.112     2.204 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_10/O
                         net (fo=1, routed)           0.173     2.377    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_10_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.045     2.422 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_4/O
                         net (fo=1, routed)           0.143     2.565    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_4_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.610 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_2/O
                         net (fo=5, routed)           0.495     3.105    design_1_i/caravel_0/inst/housekeeping/hkspi_n_141
    SLICE_X55Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.835     0.835    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X55Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[1]/C
                         clock pessimism              0.059     0.894    
                         clock uncertainty            0.584     1.477    
    SLICE_X55Y26         FDSE (Hold_fdse_C_D)         0.070     1.547    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.597ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.431ns (16.995%)  route 2.105ns (83.005%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.602     0.602    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X97Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y66         FDCE (Prop_fdce_C_Q)         0.141     0.743 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[7]/Q
                         net (fo=1, routed)           0.138     0.881    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[7]
    SLICE_X97Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.926 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.659     1.585    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata12_in
    SLICE_X74Y49         LUT2 (Prop_lut2_I0_O)        0.043     1.628 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[9]_INST_0/O
                         net (fo=6, routed)           0.464     2.092    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[9]
    SLICE_X47Y39         LUT5 (Prop_lut5_I1_O)        0.112     2.204 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_10/O
                         net (fo=1, routed)           0.173     2.377    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_10_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.045     2.422 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_4/O
                         net (fo=1, routed)           0.143     2.565    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_4_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.045     2.610 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[1]_i_2/O
                         net (fo=5, routed)           0.528     3.138    design_1_i/caravel_0/inst/housekeeping/hkspi_n_141
    SLICE_X58Y27         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.839     0.839    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X58Y27         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/C
                         clock pessimism              0.059     0.898    
                         clock uncertainty            0.584     1.481    
    SLICE_X58Y27         FDSE (Hold_fdse_C_D)         0.059     1.540    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.389ns (15.231%)  route 2.165ns (84.769%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.600     0.600    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X98Y69         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y69         FDCE (Prop_fdce_C_Q)         0.164     0.764 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[25]/Q
                         net (fo=1, routed)           0.143     0.907    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[25]
    SLICE_X98Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.952 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.803     1.755    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata112_in
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[14]_INST_0/O
                         net (fo=6, routed)           0.545     2.344    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[14]
    SLICE_X46Y38         LUT5 (Prop_lut5_I0_O)        0.045     2.389 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9/O
                         net (fo=1, routed)           0.054     2.443    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_9_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.488 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_3/O
                         net (fo=2, routed)           0.207     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[6]_i_3_n_0
    SLICE_X49Y31         LUT4 (Prop_lut4_I1_O)        0.045     2.740 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[30]_i_1/O
                         net (fo=4, routed)           0.414     3.154    design_1_i/caravel_0/inst/housekeeping/hkspi_n_142
    SLICE_X58Y27         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.839     0.839    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X58Y27         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]/C
                         clock pessimism              0.059     0.898    
                         clock uncertainty            0.584     1.481    
    SLICE_X58Y27         FDSE (Hold_fdse_C_D)         0.063     1.544    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  1.609    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.568ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.740ns (28.187%)  route 1.885ns (71.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 26.597 - 25.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.713     1.713    design_1_i/ps_axil_0/inst/PL_IS/axi_clk
    SLICE_X80Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDCE (Prop_fdce_C_Q)         0.419     2.132 r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/Q
                         net (fo=3, routed)           1.885     4.017    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/axi_rdata2[0]
    SLICE_X100Y70        LUT5 (Prop_lut5_I0_O)        0.321     4.338 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/txen_i_1/O
                         net (fo=1, routed)           0.000     4.338    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0_n_1
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.597    26.597    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.393    
                         clock uncertainty           -0.584    25.809    
    SLICE_X100Y70        FDCE (Setup_fdce_C_D)        0.097    25.906    design_1_i/ps_axil_0/inst/PL_IS/txen_reg
  -------------------------------------------------------------------
                         required time                         25.906    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 21.568    

Slack (MET) :             21.934ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.828ns (12.286%)  route 5.911ns (87.714%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.147ns = ( 31.147 - 25.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.720     1.720    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y20         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y20         FDRE (Prop_fdre_C_Q)         0.456     2.176 r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/Q
                         net (fo=3, routed)           1.059     3.235    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_cs_n
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.359 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_2/O
                         net (fo=1, routed)           0.846     4.205    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]
    SLICE_X68Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.329 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           4.007     8.335    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X95Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.459 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[2]_i_1/O
                         net (fo=1, routed)           0.000     8.459    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[2]_i_1_n_0
    SLICE_X95Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.959    26.959    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.121    27.080 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.564    28.644    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.907 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.523    29.431    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.522 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.625    31.147    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X95Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.943    
                         clock uncertainty           -0.584    30.359    
    SLICE_X95Y47         FDCE (Setup_fdce_C_D)        0.034    30.393    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                         30.393    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 21.934    

Slack (MET) :             21.953ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 0.828ns (12.320%)  route 5.893ns (87.680%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.147ns = ( 31.147 - 25.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.720     1.720    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y20         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y20         FDRE (Prop_fdre_C_Q)         0.456     2.176 r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/Q
                         net (fo=3, routed)           1.059     3.235    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_cs_n
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.359 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_2/O
                         net (fo=1, routed)           0.846     4.205    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]
    SLICE_X68Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.329 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           3.988     8.317    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X95Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.441 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[3]_i_1/O
                         net (fo=1, routed)           0.000     8.441    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[3]_i_1_n_0
    SLICE_X95Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.959    26.959    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.121    27.080 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.564    28.644    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.907 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.523    29.431    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.522 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.625    31.147    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X95Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.943    
                         clock uncertainty           -0.584    30.359    
    SLICE_X95Y47         FDCE (Setup_fdce_C_D)        0.034    30.393    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                         30.393    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 21.953    

Slack (MET) :             22.019ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.828ns (12.441%)  route 5.827ns (87.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.147ns = ( 31.147 - 25.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.720     1.720    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y20         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y20         FDRE (Prop_fdre_C_Q)         0.456     2.176 r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/Q
                         net (fo=3, routed)           1.059     3.235    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_cs_n
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.359 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_2/O
                         net (fo=1, routed)           0.846     4.205    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]
    SLICE_X68Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.329 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           3.922     8.251    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X95Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.375 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[0]_i_1/O
                         net (fo=1, routed)           0.000     8.375    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[0]_i_1_n_0
    SLICE_X95Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.959    26.959    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.121    27.080 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.564    28.644    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.907 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.523    29.431    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.522 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.625    31.147    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X95Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.943    
                         clock uncertainty           -0.584    30.359    
    SLICE_X95Y47         FDCE (Setup_fdce_C_D)        0.035    30.394    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         30.394    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 22.019    

Slack (MET) :             22.046ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.828ns (12.498%)  route 5.797ns (87.502%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.147ns = ( 31.147 - 25.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.720     1.720    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y20         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y20         FDRE (Prop_fdre_C_Q)         0.456     2.176 r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/Q
                         net (fo=3, routed)           1.059     3.235    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_cs_n
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.359 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_2/O
                         net (fo=1, routed)           0.846     4.205    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]
    SLICE_X68Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.329 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           3.892     8.221    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X95Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.345 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[1]_i_1/O
                         net (fo=1, routed)           0.000     8.345    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[1]_i_1_n_0
    SLICE_X95Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.959    26.959    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.121    27.080 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.564    28.644    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.907 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.523    29.431    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.522 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.625    31.147    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X95Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.943    
                         clock uncertainty           -0.584    30.359    
    SLICE_X95Y47         FDCE (Setup_fdce_C_D)        0.032    30.391    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         30.391    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 22.046    

Slack (MET) :             22.079ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.580ns (29.157%)  route 1.409ns (70.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 26.537 - 25.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.713     1.713    design_1_i/ps_axil_0/inst/PL_IS/axi_clk
    SLICE_X80Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDCE (Prop_fdce_C_Q)         0.456     2.169 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_ctl_reg/Q
                         net (fo=3, routed)           1.409     3.578    design_1_i/ps_axil_0/inst/PL_IS/axi_rdata2[0]
    SLICE_X80Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.702 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_i_1/O
                         net (fo=1, routed)           0.000     3.702    design_1_i/ps_axil_0/inst/PL_IS/rxen_i_1_n_0
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.537    26.537    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.333    
                         clock uncertainty           -0.584    25.749    
    SLICE_X80Y67         FDCE (Setup_fdce_C_D)        0.032    25.781    design_1_i/ps_axil_0/inst/PL_IS/rxen_reg
  -------------------------------------------------------------------
                         required time                         25.781    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 22.079    

Slack (MET) :             22.141ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.575ns (35.441%)  route 1.047ns (64.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 26.474 - 25.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.651     1.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X53Y14         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.456     2.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_ctl_reg/Q
                         net (fo=3, routed)           0.573     2.680    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/axi_rdata_axi_rdata3[0]
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.119     2.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/txen_i_1/O
                         net (fo=1, routed)           0.475     3.273    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0_n_0
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.474    26.474    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.271    
                         clock uncertainty           -0.584    25.687    
    SLICE_X53Y17         FDCE (Setup_fdce_C_D)       -0.272    25.415    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg
  -------------------------------------------------------------------
                         required time                         25.415    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                 22.141    

Slack (MET) :             22.337ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 0.828ns (12.970%)  route 5.556ns (87.030%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.147ns = ( 31.147 - 25.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.720     1.720    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X69Y20         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y20         FDRE (Prop_fdre_C_Q)         0.456     2.176 r  design_1_i/caravel_0/inst/soc/core/spi_cs_n_reg/Q
                         net (fo=3, routed)           1.059     3.235    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_cs_n
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.359 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_2/O
                         net (fo=1, routed)           0.846     4.205    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]
    SLICE_X68Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.329 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           3.651     7.980    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[0]
    SLICE_X94Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.104 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[4]_i_1/O
                         net (fo=1, routed)           0.000     8.104    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[4]_i_1_n_0
    SLICE_X94Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.959    26.959    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.121    27.080 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.564    28.644    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.907 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.523    29.431    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.522 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.625    31.147    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/caravel_mprj_in[1]
    SLICE_X94Y47         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.943    
                         clock uncertainty           -0.584    30.359    
    SLICE_X94Y47         FDCE (Setup_fdce_C_D)        0.082    30.441    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                         30.441    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                 22.337    

Slack (MET) :             22.517ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.580ns (37.364%)  route 0.972ns (62.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 26.474 - 25.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.651     1.651    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X53Y14         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.456     2.107 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_ctl_reg/Q
                         net (fo=3, routed)           0.972     3.079    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axi_rdata_axi_rdata3[0]
    SLICE_X53Y17         LUT2 (Prop_lut2_I0_O)        0.124     3.203 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_i_1/O
                         net (fo=1, routed)           0.000     3.203    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_i_1_n_0
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.474    26.474    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.271    
                         clock uncertainty           -0.584    25.687    
    SLICE_X53Y17         FDCE (Setup_fdce_C_D)        0.034    25.721    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg
  -------------------------------------------------------------------
                         required time                         25.721    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                 22.517    

Slack (MET) :             23.133ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.828ns (15.144%)  route 4.639ns (84.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.076ns = ( 31.076 - 25.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.720     1.720    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X68Y20         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.456     2.176 r  design_1_i/caravel_0/inst/soc/core/spi_clk_reg/Q
                         net (fo=2, routed)           1.520     3.696    design_1_i/caravel_0/inst/gpio_control_in_2[13]/spi_sck
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.820 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_2/O
                         net (fo=1, routed)           0.728     4.548    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]
    SLICE_X67Y33         LUT4 (Prop_lut4_I2_O)        0.124     4.672 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[32]_INST_0/O
                         net (fo=5, routed)           2.392     7.063    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[0]
    SLICE_X72Y36         LUT5 (Prop_lut5_I0_O)        0.124     7.187 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[0]_i_1/O
                         net (fo=1, routed)           0.000     7.187    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[0]_i_1_n_0
    SLICE_X72Y36         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.959    26.959    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.121    27.080 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.564    28.644    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.263    28.907 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.523    29.431    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.522 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.554    31.076    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/caravel_mprj_in[1]
    SLICE_X72Y36         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.872    
                         clock uncertainty           -0.584    30.288    
    SLICE_X72Y36         FDCE (Setup_fdce_C_D)        0.032    30.320    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         30.320    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                 23.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.057ns  (logic 0.146ns (13.815%)  route 0.911ns (86.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 100.852 - 100.000 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 100.584 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.584   100.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X65Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDCE (Prop_fdce_C_Q)         0.146   100.730 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/Q
                         net (fo=1, routed)           0.911   101.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf[17]
    SLICE_X64Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.852   100.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X64Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[17]/C
                         clock pessimism              0.058   100.910    
                         clock uncertainty            0.584   101.494    
    SLICE_X64Y9          FDCE (Hold_fdce_C_D)         0.061   101.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[17]
  -------------------------------------------------------------------
                         required time                       -101.555    
                         arrival time                         101.640    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.101ns  (logic 0.167ns (15.163%)  route 0.934ns (84.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 100.871 - 100.000 ) 
    Source Clock Delay      (SCD):    0.603ns = ( 100.603 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.603   100.603    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X98Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y66         FDCE (Prop_fdce_C_Q)         0.167   100.770 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/Q
                         net (fo=1, routed)           0.934   101.704    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[16]
    SLICE_X99Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.871   100.871    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X99Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/C
                         clock pessimism              0.058   100.929    
                         clock uncertainty            0.584   101.513    
    SLICE_X99Y66         FDCE (Hold_fdce_C_D)         0.070   101.583    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]
  -------------------------------------------------------------------
                         required time                       -101.583    
                         arrival time                         101.704    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.109ns  (logic 0.146ns (13.168%)  route 0.963ns (86.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 100.872 - 100.000 ) 
    Source Clock Delay      (SCD):    0.603ns = ( 100.603 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.603   100.603    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X97Y65         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDCE (Prop_fdce_C_Q)         0.146   100.749 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[2]/Q
                         net (fo=1, routed)           0.963   101.711    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[2]
    SLICE_X98Y65         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.872   100.872    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X98Y65         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[2]/C
                         clock pessimism              0.058   100.930    
                         clock uncertainty            0.584   101.514    
    SLICE_X98Y65         FDCE (Hold_fdce_C_D)         0.076   101.590    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[2]
  -------------------------------------------------------------------
                         required time                       -101.590    
                         arrival time                         101.711    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.106ns  (logic 0.146ns (13.200%)  route 0.960ns (86.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns = ( 100.870 - 100.000 ) 
    Source Clock Delay      (SCD):    0.604ns = ( 100.604 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.604   100.604    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y65        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        FDCE (Prop_fdce_C_Q)         0.146   100.750 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/Q
                         net (fo=1, routed)           0.960   101.710    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf[0]
    SLICE_X103Y67        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.870   100.870    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X103Y67        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/C
                         clock pessimism              0.058   100.928    
                         clock uncertainty            0.584   101.512    
    SLICE_X103Y67        FDCE (Hold_fdce_C_D)         0.075   101.587    design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.587    
                         arrival time                         101.710    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.104ns  (logic 0.167ns (15.130%)  route 0.937ns (84.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 100.871 - 100.000 ) 
    Source Clock Delay      (SCD):    0.603ns = ( 100.603 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.603   100.603    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X100Y66        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y66        FDCE (Prop_fdce_C_Q)         0.167   100.770 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/Q
                         net (fo=1, routed)           0.937   101.706    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[18]
    SLICE_X99Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.871   100.871    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X99Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[18]/C
                         clock pessimism              0.058   100.929    
                         clock uncertainty            0.584   101.513    
    SLICE_X99Y66         FDCE (Hold_fdce_C_D)         0.070   101.583    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[18]
  -------------------------------------------------------------------
                         required time                       -101.583    
                         arrival time                         101.706    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.106ns  (logic 0.146ns (13.195%)  route 0.961ns (86.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 100.872 - 100.000 ) 
    Source Clock Delay      (SCD):    0.604ns = ( 100.604 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.604   100.604    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y65        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        FDCE (Prop_fdce_C_Q)         0.146   100.750 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[3]/Q
                         net (fo=1, routed)           0.961   101.710    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf[3]
    SLICE_X101Y65        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.872   100.872    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X101Y65        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[3]/C
                         clock pessimism              0.058   100.930    
                         clock uncertainty            0.584   101.514    
    SLICE_X101Y65        FDCE (Hold_fdce_C_D)         0.072   101.586    design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[3]
  -------------------------------------------------------------------
                         required time                       -101.586    
                         arrival time                         101.710    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.046ns  (logic 0.133ns (12.710%)  route 0.913ns (87.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 100.865 - 100.000 ) 
    Source Clock Delay      (SCD):    0.597ns = ( 100.597 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.597   100.597    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X97Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_fdce_C_Q)         0.133   100.730 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[9]/Q
                         net (fo=1, routed)           0.913   101.643    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[9]
    SLICE_X96Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.865   100.865    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X96Y71         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[9]/C
                         clock pessimism              0.058   100.923    
                         clock uncertainty            0.584   101.507    
    SLICE_X96Y71         FDCE (Hold_fdce_C_D)         0.010   101.517    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[9]
  -------------------------------------------------------------------
                         required time                       -101.517    
                         arrival time                         101.643    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.106ns  (logic 0.146ns (13.204%)  route 0.960ns (86.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 100.845 - 100.000 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 100.582 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.582   100.582    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X69Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y16         FDCE (Prop_fdce_C_Q)         0.146   100.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[3]/Q
                         net (fo=1, routed)           0.960   101.687    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf[3]
    SLICE_X67Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.845   100.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X67Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[3]/C
                         clock pessimism              0.058   100.903    
                         clock uncertainty            0.584   101.487    
    SLICE_X67Y17         FDCE (Hold_fdce_C_D)         0.072   101.559    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[3]
  -------------------------------------------------------------------
                         required time                       -101.559    
                         arrival time                         101.687    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.118ns  (logic 0.146ns (13.054%)  route 0.972ns (86.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 100.851 - 100.000 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 100.580 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580   100.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X59Y12         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDCE (Prop_fdce_C_Q)         0.146   100.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[4]/Q
                         net (fo=1, routed)           0.972   101.698    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf[4]
    SLICE_X63Y10         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.851   100.851    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X63Y10         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[4]/C
                         clock pessimism              0.058   100.909    
                         clock uncertainty            0.584   101.493    
    SLICE_X63Y10         FDCE (Hold_fdce_C_D)         0.075   101.568    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[4]
  -------------------------------------------------------------------
                         required time                       -101.568    
                         arrival time                         101.698    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.106ns  (logic 0.146ns (13.201%)  route 0.960ns (86.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 100.853 - 100.000 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 100.586 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.586   100.586    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X69Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y9          FDCE (Prop_fdce_C_Q)         0.146   100.732 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/Q
                         net (fo=1, routed)           0.960   101.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[2]
    SLICE_X68Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.853   100.853    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/C
                         clock pessimism              0.058   100.911    
                         clock uncertainty            0.584   101.495    
    SLICE_X68Y9          FDCE (Hold_fdce_C_D)         0.066   101.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[2]
  -------------------------------------------------------------------
                         required time                       -101.561    
                         arrival time                         101.692    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       93.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.505ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.718ns (13.076%)  route 4.773ns (86.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 101.603 - 100.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.731     1.731    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.419     2.150 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         3.872     6.022    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.299     6.321 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.901     7.222    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X103Y65        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.603   101.603    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y65        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.593    
                         clock uncertainty           -0.464   101.129    
    SLICE_X103Y65        FDCE (Recov_fdce_C_CLR)     -0.402   100.727    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                        100.727    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 93.505    

Slack (MET) :             93.505ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.718ns (13.076%)  route 4.773ns (86.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 101.603 - 100.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.731     1.731    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.419     2.150 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         3.872     6.022    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.299     6.321 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.901     7.222    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X103Y65        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.603   101.603    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y65        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.593    
                         clock uncertainty           -0.464   101.129    
    SLICE_X103Y65        FDCE (Recov_fdce_C_CLR)     -0.402   100.727    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        100.727    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 93.505    

Slack (MET) :             93.505ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.718ns (13.076%)  route 4.773ns (86.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 101.603 - 100.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.731     1.731    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.419     2.150 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         3.872     6.022    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.299     6.321 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.901     7.222    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X103Y65        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.603   101.603    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y65        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.593    
                         clock uncertainty           -0.464   101.129    
    SLICE_X103Y65        FDCE (Recov_fdce_C_CLR)     -0.402   100.727    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[2]
  -------------------------------------------------------------------
                         required time                        100.727    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 93.505    

Slack (MET) :             93.505ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.718ns (13.076%)  route 4.773ns (86.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 101.603 - 100.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.731     1.731    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.419     2.150 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         3.872     6.022    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.299     6.321 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.901     7.222    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X103Y65        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.603   101.603    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y65        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.593    
                         clock uncertainty           -0.464   101.129    
    SLICE_X103Y65        FDCE (Recov_fdce_C_CLR)     -0.402   100.727    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[3]
  -------------------------------------------------------------------
                         required time                        100.727    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 93.505    

Slack (MET) :             93.516ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 0.718ns (13.115%)  route 4.757ns (86.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 101.598 - 100.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.731     1.731    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.419     2.150 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         3.872     6.022    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.299     6.321 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.885     7.206    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X103Y69        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.598   101.598    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y69        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.588    
                         clock uncertainty           -0.464   101.124    
    SLICE_X103Y69        FDCE (Recov_fdce_C_CLR)     -0.402   100.722    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        100.722    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 93.516    

Slack (MET) :             93.516ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 0.718ns (13.115%)  route 4.757ns (86.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 101.598 - 100.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.731     1.731    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.419     2.150 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         3.872     6.022    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.299     6.321 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.885     7.206    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X103Y69        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.598   101.598    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y69        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.588    
                         clock uncertainty           -0.464   101.124    
    SLICE_X103Y69        FDCE (Recov_fdce_C_CLR)     -0.402   100.722    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tid_tuser_buf_reg[2]
  -------------------------------------------------------------------
                         required time                        100.722    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 93.516    

Slack (MET) :             93.540ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.718ns (13.170%)  route 4.734ns (86.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 101.599 - 100.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.731     1.731    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.419     2.150 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         3.872     6.022    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.299     6.321 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.862     7.183    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X103Y68        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.599   101.599    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y68        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.589    
                         clock uncertainty           -0.464   101.125    
    SLICE_X103Y68        FDCE (Recov_fdce_C_CLR)     -0.402   100.723    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[0]
  -------------------------------------------------------------------
                         required time                        100.723    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                 93.540    

Slack (MET) :             93.540ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.718ns (13.170%)  route 4.734ns (86.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 101.599 - 100.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.731     1.731    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.419     2.150 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         3.872     6.022    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.299     6.321 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.862     7.183    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X103Y68        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.599   101.599    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y68        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.589    
                         clock uncertainty           -0.464   101.125    
    SLICE_X103Y68        FDCE (Recov_fdce_C_CLR)     -0.402   100.723    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        100.723    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                 93.540    

Slack (MET) :             93.540ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.718ns (13.170%)  route 4.734ns (86.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 101.599 - 100.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.731     1.731    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.419     2.150 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         3.872     6.022    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.299     6.321 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.862     7.183    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X103Y68        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.599   101.599    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y68        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.589    
                         clock uncertainty           -0.464   101.125    
    SLICE_X103Y68        FDCE (Recov_fdce_C_CLR)     -0.402   100.723    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tkeep_buf_reg[2]
  -------------------------------------------------------------------
                         required time                        100.723    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                 93.540    

Slack (MET) :             93.540ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.718ns (13.170%)  route 4.734ns (86.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 101.599 - 100.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.731     1.731    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.419     2.150 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         3.872     6.022    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.299     6.321 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.862     7.183    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X103Y68        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.599   101.599    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y68        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.589    
                         clock uncertainty           -0.464   101.125    
    SLICE_X103Y68        FDCE (Recov_fdce_C_CLR)     -0.402   100.723    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[2]
  -------------------------------------------------------------------
                         required time                        100.723    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                 93.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.632%)  route 0.332ns (61.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.592     0.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     0.942    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.987 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.146     1.133    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y35         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.860     0.860    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y35         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.253     0.607    
    SLICE_X12Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     0.536    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.790%)  route 0.344ns (62.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.592     0.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     0.942    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.987 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.145    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y34         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.859     0.859    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y34         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.253     0.606    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.539    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.790%)  route 0.344ns (62.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.592     0.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     0.942    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.987 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.145    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y34         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.859     0.859    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y34         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.253     0.606    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.539    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.790%)  route 0.344ns (62.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.592     0.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     0.942    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.987 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.145    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y34         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.859     0.859    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y34         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.253     0.606    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.539    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.790%)  route 0.344ns (62.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.592     0.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     0.942    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.987 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.145    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y34         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.859     0.859    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y34         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.253     0.606    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.539    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.790%)  route 0.344ns (62.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.592     0.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     0.942    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.987 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.145    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y34         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.859     0.859    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y34         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.253     0.606    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.539    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.790%)  route 0.344ns (62.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.592     0.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     0.942    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.987 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.145    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y34         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.859     0.859    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y34         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.253     0.606    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.539    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.790%)  route 0.344ns (62.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.592     0.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     0.942    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.987 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.145    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y34         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.859     0.859    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y34         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.253     0.606    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.539    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.790%)  route 0.344ns (62.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.592     0.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     0.942    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.987 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.145    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y34         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.859     0.859    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y34         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.253     0.606    
    SLICE_X14Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     0.535    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.632%)  route 0.332ns (61.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.592     0.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     0.942    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.987 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.146     1.133    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y35         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.860     0.860    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y35         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X13Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.515    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.618    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       24.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.088ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.632ns  (logic 0.583ns (22.154%)  route 2.049ns (77.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 101.556 - 100.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 76.647 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    76.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    77.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.518    77.623    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    77.747 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          1.531    79.279    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X69Y9          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.556   101.556    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X69Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.353    
                         clock uncertainty           -0.584   100.769    
    SLICE_X69Y9          FDCE (Recov_fdce_C_CLR)     -0.402   100.367    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        100.367    
                         arrival time                         -79.279    
  -------------------------------------------------------------------
                         slack                                 21.088    

Slack (MET) :             21.088ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.632ns  (logic 0.583ns (22.154%)  route 2.049ns (77.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 101.556 - 100.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 76.647 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    76.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    77.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.518    77.623    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    77.747 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          1.531    79.279    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X69Y9          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.556   101.556    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X69Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.353    
                         clock uncertainty           -0.584   100.769    
    SLICE_X69Y9          FDCE (Recov_fdce_C_CLR)     -0.402   100.367    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]
  -------------------------------------------------------------------
                         required time                        100.367    
                         arrival time                         -79.279    
  -------------------------------------------------------------------
                         slack                                 21.088    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.539ns  (logic 0.583ns (22.964%)  route 1.956ns (77.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 101.555 - 100.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 76.647 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    76.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    77.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.518    77.623    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    77.747 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          1.438    79.186    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X65Y9          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   101.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X65Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.352    
                         clock uncertainty           -0.584   100.768    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.402   100.366    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]
  -------------------------------------------------------------------
                         required time                        100.366    
                         arrival time                         -79.186    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.539ns  (logic 0.583ns (22.964%)  route 1.956ns (77.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 101.555 - 100.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 76.647 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    76.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    77.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.518    77.623    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    77.747 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          1.438    79.186    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X65Y9          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   101.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X65Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.352    
                         clock uncertainty           -0.584   100.768    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.402   100.366    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        100.366    
                         arrival time                         -79.186    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.539ns  (logic 0.583ns (22.964%)  route 1.956ns (77.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 101.555 - 100.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 76.647 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    76.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    77.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.518    77.623    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    77.747 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          1.438    79.186    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X65Y9          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   101.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X65Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.352    
                         clock uncertainty           -0.584   100.768    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.402   100.366    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[23]
  -------------------------------------------------------------------
                         required time                        100.366    
                         arrival time                         -79.186    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.539ns  (logic 0.583ns (22.964%)  route 1.956ns (77.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 101.555 - 100.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 76.647 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    76.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    77.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.518    77.623    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    77.747 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          1.438    79.186    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X65Y9          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   101.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X65Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.352    
                         clock uncertainty           -0.584   100.768    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.402   100.366    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[24]
  -------------------------------------------------------------------
                         required time                        100.366    
                         arrival time                         -79.186    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.539ns  (logic 0.583ns (22.964%)  route 1.956ns (77.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 101.555 - 100.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 76.647 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    76.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    77.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.518    77.623    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    77.747 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          1.438    79.186    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X65Y9          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   101.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X65Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.352    
                         clock uncertainty           -0.584   100.768    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.402   100.366    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[25]
  -------------------------------------------------------------------
                         required time                        100.366    
                         arrival time                         -79.186    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.539ns  (logic 0.583ns (22.964%)  route 1.956ns (77.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 101.555 - 100.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 76.647 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    76.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    77.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.518    77.623    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    77.747 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          1.438    79.186    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X65Y9          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   101.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X65Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.352    
                         clock uncertainty           -0.584   100.768    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.402   100.366    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[26]
  -------------------------------------------------------------------
                         required time                        100.366    
                         arrival time                         -79.186    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.539ns  (logic 0.583ns (22.964%)  route 1.956ns (77.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 101.555 - 100.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 76.647 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    76.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    77.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.518    77.623    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    77.747 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          1.438    79.186    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X65Y9          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   101.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X65Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.352    
                         clock uncertainty           -0.584   100.768    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.402   100.366    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[27]
  -------------------------------------------------------------------
                         required time                        100.366    
                         arrival time                         -79.186    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.539ns  (logic 0.583ns (22.964%)  route 1.956ns (77.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 101.555 - 100.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 76.647 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    76.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    77.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.518    77.623    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    77.747 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          1.438    79.186    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X65Y9          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.555   101.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X65Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.352    
                         clock uncertainty           -0.584   100.768    
    SLICE_X65Y9          FDCE (Recov_fdce_C_CLR)     -0.402   100.366    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[8]
  -------------------------------------------------------------------
                         required time                        100.366    
                         arrival time                         -79.186    
  -------------------------------------------------------------------
                         slack                                 21.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.807ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.659ns  (logic 0.212ns (32.160%)  route 0.447ns (67.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 100.871 - 100.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 125.599 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.599   125.599    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.167   125.766 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.209   125.974    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X99Y67         LUT2 (Prop_lut2_I1_O)        0.045   126.019 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.238   126.258    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X100Y66        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.871   100.871    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X100Y66        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.929    
                         clock uncertainty            0.584   101.513    
    SLICE_X100Y66        FDCE (Remov_fdce_C_CLR)     -0.063   101.450    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]
  -------------------------------------------------------------------
                         required time                       -101.450    
                         arrival time                         126.258    
  -------------------------------------------------------------------
                         slack                                 24.807    

Slack (MET) :             24.807ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.659ns  (logic 0.212ns (32.160%)  route 0.447ns (67.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 100.871 - 100.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 125.599 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.599   125.599    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.167   125.766 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.209   125.974    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X99Y67         LUT2 (Prop_lut2_I1_O)        0.045   126.019 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.238   126.258    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X100Y66        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.871   100.871    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X100Y66        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.929    
                         clock uncertainty            0.584   101.513    
    SLICE_X100Y66        FDCE (Remov_fdce_C_CLR)     -0.063   101.450    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[3]
  -------------------------------------------------------------------
                         required time                       -101.450    
                         arrival time                         126.258    
  -------------------------------------------------------------------
                         slack                                 24.807    

Slack (MET) :             24.827ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.679ns  (logic 0.212ns (31.241%)  route 0.467ns (68.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 100.871 - 100.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 125.599 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.599   125.599    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.167   125.766 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.209   125.974    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X99Y67         LUT2 (Prop_lut2_I1_O)        0.045   126.019 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.258   126.277    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X98Y66         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.871   100.871    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X98Y66         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.929    
                         clock uncertainty            0.584   101.513    
    SLICE_X98Y66         FDCE (Remov_fdce_C_CLR)     -0.063   101.450    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]
  -------------------------------------------------------------------
                         required time                       -101.450    
                         arrival time                         126.277    
  -------------------------------------------------------------------
                         slack                                 24.827    

Slack (MET) :             24.855ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        0.697ns  (logic 0.191ns (27.408%)  route 0.506ns (72.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.552ns = ( 25.552 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.552    25.552    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.146    25.698 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.181    25.878    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.045    25.923 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          0.325    26.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X55Y16         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.843     0.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X55Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[0]/C
                         clock pessimism              0.059     0.902    
                         clock uncertainty            0.584     1.485    
    SLICE_X55Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.393    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                          26.248    
  -------------------------------------------------------------------
                         slack                                 24.855    

Slack (MET) :             24.855ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        0.697ns  (logic 0.191ns (27.408%)  route 0.506ns (72.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.552ns = ( 25.552 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.552    25.552    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.146    25.698 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.181    25.878    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.045    25.923 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          0.325    26.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X55Y16         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.843     0.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X55Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[1]/C
                         clock pessimism              0.059     0.902    
                         clock uncertainty            0.584     1.485    
    SLICE_X55Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.393    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                          26.248    
  -------------------------------------------------------------------
                         slack                                 24.855    

Slack (MET) :             24.861ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.689ns  (logic 0.212ns (30.784%)  route 0.477ns (69.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 100.869 - 100.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 125.599 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.599   125.599    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.167   125.766 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.209   125.974    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X99Y67         LUT2 (Prop_lut2_I1_O)        0.045   126.019 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.268   126.287    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X97Y67         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.869   100.869    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X97Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.927    
                         clock uncertainty            0.584   101.511    
    SLICE_X97Y67         FDCE (Remov_fdce_C_CLR)     -0.085   101.426    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.426    
                         arrival time                         126.287    
  -------------------------------------------------------------------
                         slack                                 24.861    

Slack (MET) :             24.861ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.689ns  (logic 0.212ns (30.784%)  route 0.477ns (69.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 100.869 - 100.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 125.599 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.599   125.599    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.167   125.766 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.209   125.974    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X99Y67         LUT2 (Prop_lut2_I1_O)        0.045   126.019 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.268   126.287    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X97Y67         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.869   100.869    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X97Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.927    
                         clock uncertainty            0.584   101.511    
    SLICE_X97Y67         FDCE (Remov_fdce_C_CLR)     -0.085   101.426    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[17]
  -------------------------------------------------------------------
                         required time                       -101.426    
                         arrival time                         126.287    
  -------------------------------------------------------------------
                         slack                                 24.861    

Slack (MET) :             24.861ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.689ns  (logic 0.212ns (30.784%)  route 0.477ns (69.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 100.869 - 100.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 125.599 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.599   125.599    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.167   125.766 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.209   125.974    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X99Y67         LUT2 (Prop_lut2_I1_O)        0.045   126.019 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.268   126.287    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X97Y67         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.869   100.869    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X97Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.927    
                         clock uncertainty            0.584   101.511    
    SLICE_X97Y67         FDCE (Remov_fdce_C_CLR)     -0.085   101.426    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]
  -------------------------------------------------------------------
                         required time                       -101.426    
                         arrival time                         126.287    
  -------------------------------------------------------------------
                         slack                                 24.861    

Slack (MET) :             24.861ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.689ns  (logic 0.212ns (30.784%)  route 0.477ns (69.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 100.869 - 100.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 125.599 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.599   125.599    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.167   125.766 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.209   125.974    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X99Y67         LUT2 (Prop_lut2_I1_O)        0.045   126.019 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.268   126.287    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X97Y67         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.869   100.869    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X97Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.927    
                         clock uncertainty            0.584   101.511    
    SLICE_X97Y67         FDCE (Remov_fdce_C_CLR)     -0.085   101.426    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]
  -------------------------------------------------------------------
                         required time                       -101.426    
                         arrival time                         126.287    
  -------------------------------------------------------------------
                         slack                                 24.861    

Slack (MET) :             24.861ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.689ns  (logic 0.212ns (30.784%)  route 0.477ns (69.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 100.869 - 100.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 125.599 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.599   125.599    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.167   125.766 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.209   125.974    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X99Y67         LUT2 (Prop_lut2_I1_O)        0.045   126.019 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.268   126.287    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X97Y67         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.869   100.869    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X97Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.927    
                         clock uncertainty            0.584   101.511    
    SLICE_X97Y67         FDCE (Remov_fdce_C_CLR)     -0.085   101.426    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]
  -------------------------------------------------------------------
                         required time                       -101.426    
                         arrival time                         126.287    
  -------------------------------------------------------------------
                         slack                                 24.861    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.135ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 0.580ns (7.701%)  route 6.952ns (92.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 26.579 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.723     1.723    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         1.170     3.349    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.473 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        5.782     9.255    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X17Y7          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.579    26.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X17Y7          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.376    
                         clock uncertainty           -0.584    25.792    
    SLICE_X17Y7          FDCE (Recov_fdce_C_CLR)     -0.402    25.390    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.390    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 16.135    

Slack (MET) :             16.135ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 0.580ns (7.701%)  route 6.952ns (92.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 26.579 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.723     1.723    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         1.170     3.349    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.473 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        5.782     9.255    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X17Y7          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.579    26.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X17Y7          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.376    
                         clock uncertainty           -0.584    25.792    
    SLICE_X17Y7          FDCE (Recov_fdce_C_CLR)     -0.402    25.390    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.390    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 16.135    

Slack (MET) :             16.135ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 0.580ns (7.701%)  route 6.952ns (92.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 26.579 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.723     1.723    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         1.170     3.349    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.473 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        5.782     9.255    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X17Y7          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.579    26.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X17Y7          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.376    
                         clock uncertainty           -0.584    25.792    
    SLICE_X17Y7          FDCE (Recov_fdce_C_CLR)     -0.402    25.390    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.390    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 16.135    

Slack (MET) :             16.135ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 0.580ns (7.701%)  route 6.952ns (92.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 26.579 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.723     1.723    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         1.170     3.349    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.473 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        5.782     9.255    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X17Y7          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.579    26.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X17Y7          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.376    
                         clock uncertainty           -0.584    25.792    
    SLICE_X17Y7          FDCE (Recov_fdce_C_CLR)     -0.402    25.390    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         25.390    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 16.135    

Slack (MET) :             16.818ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 0.580ns (8.365%)  route 6.353ns (91.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.723     1.723    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         1.170     3.349    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.473 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        5.184     8.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X16Y12         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.576    26.576    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X16Y12         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.373    
                         clock uncertainty           -0.584    25.789    
    SLICE_X16Y12         FDCE (Recov_fdce_C_CLR)     -0.314    25.475    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.475    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 16.818    

Slack (MET) :             16.818ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 0.580ns (8.365%)  route 6.353ns (91.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.723     1.723    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         1.170     3.349    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.473 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        5.184     8.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X16Y12         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.576    26.576    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X16Y12         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.373    
                         clock uncertainty           -0.584    25.789    
    SLICE_X16Y12         FDCE (Recov_fdce_C_CLR)     -0.314    25.475    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.475    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 16.818    

Slack (MET) :             16.818ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 0.580ns (8.365%)  route 6.353ns (91.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.723     1.723    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         1.170     3.349    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.473 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        5.184     8.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X16Y12         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.576    26.576    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X16Y12         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.373    
                         clock uncertainty           -0.584    25.789    
    SLICE_X16Y12         FDCE (Recov_fdce_C_CLR)     -0.314    25.475    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.475    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 16.818    

Slack (MET) :             16.818ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 0.580ns (8.365%)  route 6.353ns (91.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 26.576 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.723     1.723    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         1.170     3.349    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.473 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        5.184     8.656    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X16Y12         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.576    26.576    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X16Y12         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.373    
                         clock uncertainty           -0.584    25.789    
    SLICE_X16Y12         FDCE (Recov_fdce_C_CLR)     -0.314    25.475    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         25.475    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 16.818    

Slack (MET) :             17.100ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 0.580ns (8.846%)  route 5.977ns (91.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 26.569 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.723     1.723    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         1.170     3.349    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.473 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        4.807     8.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.569    26.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[2]
    SLICE_X15Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.366    
                         clock uncertainty           -0.584    25.782    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.402    25.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.380    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 17.100    

Slack (MET) :             17.100ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 0.580ns (8.846%)  route 5.977ns (91.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 26.569 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.723     1.723    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         1.170     3.349    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.473 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        4.807     8.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[0]_0
    SLICE_X15Y19         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.569    26.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[2]
    SLICE_X15Y19         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.366    
                         clock uncertainty           -0.584    25.782    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.402    25.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.380    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 17.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.508%)  route 0.819ns (81.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         0.479     1.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        0.340     1.585    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X39Y7          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.828     0.828    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y7          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[0]/C
                         clock pessimism              0.059     0.887    
                         clock uncertainty            0.584     1.470    
    SLICE_X39Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.378    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.508%)  route 0.819ns (81.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         0.479     1.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        0.340     1.585    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X39Y7          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.828     0.828    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y7          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[1]/C
                         clock pessimism              0.059     0.887    
                         clock uncertainty            0.584     1.470    
    SLICE_X39Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.378    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.508%)  route 0.819ns (81.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         0.479     1.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        0.340     1.585    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X39Y7          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.828     0.828    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y7          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[2]/C
                         clock pessimism              0.059     0.887    
                         clock uncertainty            0.584     1.470    
    SLICE_X39Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.378    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.508%)  route 0.819ns (81.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         0.479     1.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        0.340     1.585    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X39Y7          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.828     0.828    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y7          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism              0.059     0.887    
                         clock uncertainty            0.584     1.470    
    SLICE_X39Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.378    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.676%)  route 0.866ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         0.479     1.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        0.387     1.632    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X39Y4          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.829     0.829    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y4          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/C
                         clock pessimism              0.059     0.888    
                         clock uncertainty            0.584     1.471    
    SLICE_X39Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.379    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.676%)  route 0.866ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         0.479     1.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        0.387     1.632    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X39Y4          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.829     0.829    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y4          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[1]/C
                         clock pessimism              0.059     0.888    
                         clock uncertainty            0.584     1.471    
    SLICE_X39Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.379    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.676%)  route 0.866ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         0.479     1.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        0.387     1.632    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X39Y4          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.829     0.829    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y4          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[2]/C
                         clock pessimism              0.059     0.888    
                         clock uncertainty            0.584     1.471    
    SLICE_X39Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.379    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.676%)  route 0.866ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         0.479     1.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        0.387     1.632    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X39Y4          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.829     0.829    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y4          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_reg/C
                         clock pessimism              0.059     0.888    
                         clock uncertainty            0.584     1.471    
    SLICE_X39Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.379    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start_reg
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.676%)  route 0.866ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         0.479     1.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        0.387     1.632    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X39Y4          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.829     0.829    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y4          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/C
                         clock pessimism              0.059     0.888    
                         clock uncertainty            0.584     1.471    
    SLICE_X39Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.379    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.186ns (17.439%)  route 0.881ns (82.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         0.479     1.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        0.402     1.646    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X40Y6          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.829     0.829    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X40Y6          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
                         clock pessimism              0.059     0.888    
                         clock uncertainty            0.584     1.471    
    SLICE_X40Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.379    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/w_ptr_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       42.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.878ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.484ns  (logic 0.611ns (6.443%)  route 8.873ns (93.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 80.005 - 75.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 26.647 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    26.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    27.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.217    31.323    design_1_i/caravel_0/inst/mprj/u_fsic_n_230
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.152    31.475 f  design_1_i/caravel_0/inst/mprj/i___115/O
                         net (fo=96, routed)          4.656    36.131    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X15Y23         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.071    77.071    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.122    77.193 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.992    78.186    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.254    78.440 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.565    80.005    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X15Y23         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.995    
                         clock uncertainty           -0.382    79.613    
    SLICE_X15Y23         FDCE (Recov_fdce_C_CLR)     -0.604    79.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                         79.009    
                         arrival time                         -36.131    
  -------------------------------------------------------------------
                         slack                                 42.878    

Slack (MET) :             42.878ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.484ns  (logic 0.611ns (6.443%)  route 8.873ns (93.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 80.005 - 75.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 26.647 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    26.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    27.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.217    31.323    design_1_i/caravel_0/inst/mprj/u_fsic_n_230
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.152    31.475 f  design_1_i/caravel_0/inst/mprj/i___115/O
                         net (fo=96, routed)          4.656    36.131    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X15Y23         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.071    77.071    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.122    77.193 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.992    78.186    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.254    78.440 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.565    80.005    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X15Y23         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.995    
                         clock uncertainty           -0.382    79.613    
    SLICE_X15Y23         FDCE (Recov_fdce_C_CLR)     -0.604    79.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         79.009    
                         arrival time                         -36.131    
  -------------------------------------------------------------------
                         slack                                 42.878    

Slack (MET) :             42.878ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.484ns  (logic 0.611ns (6.443%)  route 8.873ns (93.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 80.005 - 75.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 26.647 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    26.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    27.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.217    31.323    design_1_i/caravel_0/inst/mprj/u_fsic_n_230
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.152    31.475 f  design_1_i/caravel_0/inst/mprj/i___115/O
                         net (fo=96, routed)          4.656    36.131    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X15Y23         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.071    77.071    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.122    77.193 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.992    78.186    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.254    78.440 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.565    80.005    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X15Y23         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.995    
                         clock uncertainty           -0.382    79.613    
    SLICE_X15Y23         FDCE (Recov_fdce_C_CLR)     -0.604    79.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         79.009    
                         arrival time                         -36.131    
  -------------------------------------------------------------------
                         slack                                 42.878    

Slack (MET) :             42.924ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.484ns  (logic 0.611ns (6.443%)  route 8.873ns (93.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 80.005 - 75.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 26.647 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    26.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    27.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.217    31.323    design_1_i/caravel_0/inst/mprj/u_fsic_n_230
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.152    31.475 f  design_1_i/caravel_0/inst/mprj/i___115/O
                         net (fo=96, routed)          4.656    36.131    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X14Y23         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.071    77.071    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.122    77.193 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.992    78.186    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.254    78.440 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.565    80.005    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X14Y23         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.995    
                         clock uncertainty           -0.382    79.613    
    SLICE_X14Y23         FDCE (Recov_fdce_C_CLR)     -0.558    79.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         79.055    
                         arrival time                         -36.131    
  -------------------------------------------------------------------
                         slack                                 42.924    

Slack (MET) :             42.956ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.336ns  (logic 0.611ns (6.544%)  route 8.725ns (93.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 79.936 - 75.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 26.647 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    26.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    27.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.217    31.323    design_1_i/caravel_0/inst/mprj/u_fsic_n_230
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.152    31.475 f  design_1_i/caravel_0/inst/mprj/i___115/O
                         net (fo=96, routed)          4.509    35.983    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X40Y0          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.071    77.071    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.122    77.193 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.992    78.186    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.254    78.440 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.496    79.936    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X40Y0          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.926    
                         clock uncertainty           -0.382    79.544    
    SLICE_X40Y0          FDCE (Recov_fdce_C_CLR)     -0.604    78.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                         78.940    
                         arrival time                         -35.983    
  -------------------------------------------------------------------
                         slack                                 42.956    

Slack (MET) :             42.956ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.336ns  (logic 0.611ns (6.544%)  route 8.725ns (93.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 79.936 - 75.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 26.647 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    26.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    27.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.217    31.323    design_1_i/caravel_0/inst/mprj/u_fsic_n_230
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.152    31.475 f  design_1_i/caravel_0/inst/mprj/i___115/O
                         net (fo=96, routed)          4.509    35.983    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X40Y0          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.071    77.071    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.122    77.193 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.992    78.186    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.254    78.440 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.496    79.936    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X40Y0          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.926    
                         clock uncertainty           -0.382    79.544    
    SLICE_X40Y0          FDCE (Recov_fdce_C_CLR)     -0.604    78.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         78.940    
                         arrival time                         -35.983    
  -------------------------------------------------------------------
                         slack                                 42.956    

Slack (MET) :             42.956ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.336ns  (logic 0.611ns (6.544%)  route 8.725ns (93.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 79.936 - 75.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 26.647 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    26.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    27.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.217    31.323    design_1_i/caravel_0/inst/mprj/u_fsic_n_230
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.152    31.475 f  design_1_i/caravel_0/inst/mprj/i___115/O
                         net (fo=96, routed)          4.509    35.983    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X40Y0          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.071    77.071    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.122    77.193 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.992    78.186    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.254    78.440 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.496    79.936    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/mprj_i[1]
    SLICE_X40Y0          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.926    
                         clock uncertainty           -0.382    79.544    
    SLICE_X40Y0          FDCE (Recov_fdce_C_CLR)     -0.604    78.940    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         78.940    
                         arrival time                         -35.983    
  -------------------------------------------------------------------
                         slack                                 42.956    

Slack (MET) :             42.966ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.484ns  (logic 0.611ns (6.443%)  route 8.873ns (93.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 80.005 - 75.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 26.647 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    26.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    27.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.217    31.323    design_1_i/caravel_0/inst/mprj/u_fsic_n_230
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.152    31.475 f  design_1_i/caravel_0/inst/mprj/i___115/O
                         net (fo=96, routed)          4.656    36.131    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X14Y23         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.071    77.071    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.122    77.193 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.992    78.186    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.254    78.440 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.565    80.005    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X14Y23         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.995    
                         clock uncertainty           -0.382    79.613    
    SLICE_X14Y23         FDCE (Recov_fdce_C_CLR)     -0.516    79.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         79.097    
                         arrival time                         -36.131    
  -------------------------------------------------------------------
                         slack                                 42.966    

Slack (MET) :             42.966ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.484ns  (logic 0.611ns (6.443%)  route 8.873ns (93.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 80.005 - 75.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 26.647 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    26.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    27.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.217    31.323    design_1_i/caravel_0/inst/mprj/u_fsic_n_230
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.152    31.475 f  design_1_i/caravel_0/inst/mprj/i___115/O
                         net (fo=96, routed)          4.656    36.131    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X14Y23         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.071    77.071    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.122    77.193 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.992    78.186    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.254    78.440 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.565    80.005    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X14Y23         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.995    
                         clock uncertainty           -0.382    79.613    
    SLICE_X14Y23         FDCE (Recov_fdce_C_CLR)     -0.516    79.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         79.097    
                         arrival time                         -36.131    
  -------------------------------------------------------------------
                         slack                                 42.966    

Slack (MET) :             42.966ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.484ns  (logic 0.611ns (6.443%)  route 8.873ns (93.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 80.005 - 75.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 26.647 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    26.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    27.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.217    31.323    design_1_i/caravel_0/inst/mprj/u_fsic_n_230
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.152    31.475 f  design_1_i/caravel_0/inst/mprj/i___115/O
                         net (fo=96, routed)          4.656    36.131    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X14Y23         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.071    77.071    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.122    77.193 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.992    78.186    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.254    78.440 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.565    80.005    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X14Y23         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.995    
                         clock uncertainty           -0.382    79.613    
    SLICE_X14Y23         FDCE (Recov_fdce_C_CLR)     -0.516    79.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                         79.097    
                         arrival time                         -36.131    
  -------------------------------------------------------------------
                         slack                                 42.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.868ns  (logic 0.191ns (6.660%)  route 2.677ns (93.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 28.242 - 25.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 25.577 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577    25.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.146    25.723 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.285    27.007    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.045    27.052 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.392    28.444    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X82Y39         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.856    28.242    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X82Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.242    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.063    28.179    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                        -28.179    
                         arrival time                          28.444    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.868ns  (logic 0.191ns (6.660%)  route 2.677ns (93.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 28.242 - 25.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 25.577 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577    25.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.146    25.723 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.285    27.007    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.045    27.052 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.392    28.444    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X82Y39         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.856    28.242    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X82Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.242    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.063    28.179    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                        -28.179    
                         arrival time                          28.444    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.868ns  (logic 0.191ns (6.660%)  route 2.677ns (93.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 28.242 - 25.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 25.577 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577    25.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.146    25.723 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.285    27.007    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.045    27.052 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.392    28.444    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X82Y39         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.856    28.242    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X82Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.242    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.063    28.179    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                        -28.179    
                         arrival time                          28.444    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.868ns  (logic 0.191ns (6.660%)  route 2.677ns (93.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 28.242 - 25.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 25.577 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577    25.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.146    25.723 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.285    27.007    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.045    27.052 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.392    28.444    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X82Y39         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.856    28.242    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X82Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.242    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.063    28.179    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                        -28.179    
                         arrival time                          28.444    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.856ns  (logic 0.191ns (6.688%)  route 2.665ns (93.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 28.241 - 25.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 25.577 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577    25.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.146    25.723 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.285    27.007    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.045    27.052 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.380    28.433    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[4]_0
    SLICE_X81Y39         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.855    28.241    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/caravel_mprj_in[1]
    SLICE_X81Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.241    
    SLICE_X81Y39         FDCE (Remov_fdce_C_CLR)     -0.085    28.156    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                        -28.156    
                         arrival time                          28.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.856ns  (logic 0.191ns (6.688%)  route 2.665ns (93.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 28.241 - 25.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 25.577 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577    25.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.146    25.723 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.285    27.007    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.045    27.052 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.380    28.433    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[4]_0
    SLICE_X81Y39         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.855    28.241    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/caravel_mprj_in[1]
    SLICE_X81Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.241    
    SLICE_X81Y39         FDCE (Remov_fdce_C_CLR)     -0.085    28.156    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                        -28.156    
                         arrival time                          28.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.856ns  (logic 0.191ns (6.688%)  route 2.665ns (93.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 28.241 - 25.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 25.577 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577    25.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.146    25.723 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.285    27.007    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.045    27.052 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.380    28.433    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[4]_0
    SLICE_X81Y39         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.855    28.241    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/caravel_mprj_in[1]
    SLICE_X81Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.241    
    SLICE_X81Y39         FDCE (Remov_fdce_C_CLR)     -0.085    28.156    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                        -28.156    
                         arrival time                          28.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.856ns  (logic 0.191ns (6.688%)  route 2.665ns (93.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 28.241 - 25.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 25.577 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577    25.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.146    25.723 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.285    27.007    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.045    27.052 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.380    28.433    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[4]_0
    SLICE_X81Y39         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.855    28.241    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/caravel_mprj_in[1]
    SLICE_X81Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.241    
    SLICE_X81Y39         FDCE (Remov_fdce_C_CLR)     -0.085    28.156    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/w_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                        -28.156    
                         arrival time                          28.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.856ns  (logic 0.191ns (6.688%)  route 2.665ns (93.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 28.241 - 25.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 25.577 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577    25.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.146    25.723 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.285    27.007    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.045    27.052 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.380    28.433    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X81Y39         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.855    28.241    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X81Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.241    
    SLICE_X81Y39         FDCE (Remov_fdce_C_CLR)     -0.085    28.156    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                        -28.156    
                         arrival time                          28.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.856ns  (logic 0.191ns (6.688%)  route 2.665ns (93.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 28.241 - 25.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 25.577 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577    25.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.146    25.723 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.285    27.007    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.045    27.052 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.380    28.433    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X81Y39         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.855    28.241    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X81Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.241    
    SLICE_X81Y39         FDCE (Remov_fdce_C_CLR)     -0.085    28.156    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                        -28.156    
                         arrival time                          28.433    
  -------------------------------------------------------------------
                         slack                                  0.276    





