Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 20 10:38:56 2025
| Host         : DESKTOP-7D2UER5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file step1_timing_summary_routed.rpt -pb step1_timing_summary_routed.pb -rpx step1_timing_summary_routed.rpx -warn_on_violation
| Design       : step1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 20 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.827        0.000                      0                   40        0.335        0.000                      0                   40        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.827        0.000                      0                   40        0.335        0.000                      0                   40        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.766ns (16.603%)  route 3.848ns (83.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[18]/Q
                         net (fo=12, routed)          2.221     7.817    count/count_net[18]
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  count/count[0]_i_6/O
                         net (fo=1, routed)           0.401     8.342    count/count[0]_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.466 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.226     9.691    count/count[0]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441    14.782    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[16]/C
                         clock pessimism              0.296    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X10Y55         FDRE (Setup_fdre_C_R)       -0.524    14.519    count/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.766ns (16.603%)  route 3.848ns (83.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[18]/Q
                         net (fo=12, routed)          2.221     7.817    count/count_net[18]
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  count/count[0]_i_6/O
                         net (fo=1, routed)           0.401     8.342    count/count[0]_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.466 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.226     9.691    count/count[0]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441    14.782    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[17]/C
                         clock pessimism              0.296    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X10Y55         FDRE (Setup_fdre_C_R)       -0.524    14.519    count/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.766ns (16.603%)  route 3.848ns (83.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[18]/Q
                         net (fo=12, routed)          2.221     7.817    count/count_net[18]
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  count/count[0]_i_6/O
                         net (fo=1, routed)           0.401     8.342    count/count[0]_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.466 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.226     9.691    count/count[0]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441    14.782    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C
                         clock pessimism              0.296    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X10Y55         FDRE (Setup_fdre_C_R)       -0.524    14.519    count/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.766ns (16.603%)  route 3.848ns (83.397%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[18]/Q
                         net (fo=12, routed)          2.221     7.817    count/count_net[18]
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  count/count[0]_i_6/O
                         net (fo=1, routed)           0.401     8.342    count/count[0]_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.466 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.226     9.691    count/count[0]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441    14.782    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[19]/C
                         clock pessimism              0.296    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X10Y55         FDRE (Setup_fdre_C_R)       -0.524    14.519    count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.766ns (17.117%)  route 3.709ns (82.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[18]/Q
                         net (fo=12, routed)          2.221     7.817    count/count_net[18]
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  count/count[0]_i_6/O
                         net (fo=1, routed)           0.401     8.342    count/count[0]_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.466 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.087     9.553    count/count[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  count/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441    14.782    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[12]/C
                         clock pessimism              0.271    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y54         FDRE (Setup_fdre_C_R)       -0.524    14.494    count/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.766ns (17.117%)  route 3.709ns (82.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[18]/Q
                         net (fo=12, routed)          2.221     7.817    count/count_net[18]
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  count/count[0]_i_6/O
                         net (fo=1, routed)           0.401     8.342    count/count[0]_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.466 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.087     9.553    count/count[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  count/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441    14.782    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[13]/C
                         clock pessimism              0.271    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y54         FDRE (Setup_fdre_C_R)       -0.524    14.494    count/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.766ns (17.117%)  route 3.709ns (82.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[18]/Q
                         net (fo=12, routed)          2.221     7.817    count/count_net[18]
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  count/count[0]_i_6/O
                         net (fo=1, routed)           0.401     8.342    count/count[0]_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.466 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.087     9.553    count/count[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  count/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441    14.782    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[14]/C
                         clock pessimism              0.271    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y54         FDRE (Setup_fdre_C_R)       -0.524    14.494    count/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.766ns (17.117%)  route 3.709ns (82.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[18]/Q
                         net (fo=12, routed)          2.221     7.817    count/count_net[18]
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  count/count[0]_i_6/O
                         net (fo=1, routed)           0.401     8.342    count/count[0]_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.466 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.087     9.553    count/count[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  count/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441    14.782    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[15]/C
                         clock pessimism              0.271    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y54         FDRE (Setup_fdre_C_R)       -0.524    14.494    count/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.766ns (17.703%)  route 3.561ns (82.297%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[18]/Q
                         net (fo=12, routed)          2.221     7.817    count/count_net[18]
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  count/count[0]_i_6/O
                         net (fo=1, routed)           0.401     8.342    count/count[0]_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.466 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.939     9.405    count/count[0]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441    14.782    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[10]/C
                         clock pessimism              0.271    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y53         FDRE (Setup_fdre_C_R)       -0.524    14.494    count/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.766ns (17.703%)  route 3.561ns (82.297%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[18]/Q
                         net (fo=12, routed)          2.221     7.817    count/count_net[18]
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.941 f  count/count[0]_i_6/O
                         net (fo=1, routed)           0.401     8.342    count/count[0]_i_6_n_0
    SLICE_X11Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.466 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.939     9.405    count/count[0]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  count/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441    14.782    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[11]/C
                         clock pessimism              0.271    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y53         FDRE (Setup_fdre_C_R)       -0.524    14.494    count/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 count/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.273ns (58.168%)  route 0.196ns (41.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.565     1.448    count/clk
    SLICE_X10Y52         FDRE                                         r  count/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  count/count_reg[7]/Q
                         net (fo=12, routed)          0.196     1.809    count/count_net[7]
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.918 r  count/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    count/count_reg[4]_i_1_n_4
    SLICE_X10Y52         FDRE                                         r  count/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y52         FDRE                                         r  count/count_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.134     1.582    count/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 count/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.273ns (58.080%)  route 0.197ns (41.920%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[11]/Q
                         net (fo=12, routed)          0.197     1.808    count/count_net[11]
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.917 r  count/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    count/count_reg[8]_i_1_n_4
    SLICE_X10Y53         FDRE                                         r  count/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.961    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.134     1.581    count/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 count/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.279ns (58.607%)  route 0.197ns (41.393%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[16]/Q
                         net (fo=12, routed)          0.197     1.808    count/count_net[16]
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.923 r  count/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    count/count_reg[16]_i_1_n_7
    SLICE_X10Y55         FDRE                                         r  count/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.961    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[16]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.134     1.581    count/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 count/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.279ns (58.299%)  route 0.200ns (41.702%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.565     1.448    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  count/count_reg[0]/Q
                         net (fo=12, routed)          0.200     1.812    count/count_net[0]
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.857 r  count/count[0]_i_8/O
                         net (fo=1, routed)           0.000     1.857    count/count[0]_i_8_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.927 r  count/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.927    count/count_reg[0]_i_2_n_7
    SLICE_X10Y51         FDRE                                         r  count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134     1.582    count/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 count/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.273ns (56.739%)  route 0.208ns (43.261%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.565     1.448    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  count/count_reg[3]/Q
                         net (fo=12, routed)          0.208     1.820    count/count_net[3]
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.929 r  count/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.929    count/count_reg[0]_i_2_n_4
    SLICE_X10Y51         FDRE                                         r  count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134     1.582    count/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 count/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.279ns (57.398%)  route 0.207ns (42.602%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[12]/Q
                         net (fo=12, routed)          0.207     1.818    count/count_net[12]
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  count/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    count/count_reg[12]_i_1_n_7
    SLICE_X10Y54         FDRE                                         r  count/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.961    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[12]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.134     1.581    count/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 count/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.314ns (61.442%)  route 0.197ns (38.558%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[16]/Q
                         net (fo=12, routed)          0.197     1.808    count/count_net[16]
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.958 r  count/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    count/count_reg[16]_i_1_n_6
    SLICE_X10Y55         FDRE                                         r  count/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.961    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[17]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.134     1.581    count/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 count/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.314ns (61.140%)  route 0.200ns (38.860%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.565     1.448    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  count/count_reg[0]/Q
                         net (fo=12, routed)          0.200     1.812    count/count_net[0]
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.857 r  count/count[0]_i_8/O
                         net (fo=1, routed)           0.000     1.857    count/count[0]_i_8_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.962 r  count/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.962    count/count_reg[0]_i_2_n_6
    SLICE_X10Y51         FDRE                                         r  count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[1]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.134     1.582    count/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 count/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.314ns (60.259%)  route 0.207ns (39.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[12]/Q
                         net (fo=12, routed)          0.207     1.818    count/count_net[12]
    SLICE_X10Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.968 r  count/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.968    count/count_reg[12]_i_1_n_6
    SLICE_X10Y54         FDRE                                         r  count/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.961    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[13]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y54         FDRE (Hold_fdre_C_D)         0.134     1.581    count/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.273ns (50.885%)  route 0.264ns (49.115%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[19]/Q
                         net (fo=12, routed)          0.264     1.875    count/count_net[19]
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.984 r  count/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    count/count_reg[16]_i_1_n_4
    SLICE_X10Y55         FDRE                                         r  count/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.961    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[19]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.134     1.581    count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y51   count/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y53   count/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y53   count/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y54   count/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y54   count/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y54   count/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y54   count/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y55   count/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y55   count/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51   count/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51   count/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53   count/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53   count/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53   count/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53   count/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54   count/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54   count/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54   count/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54   count/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51   count/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51   count/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53   count/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53   count/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53   count/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53   count/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54   count/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54   count/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54   count/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54   count/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.961ns  (logic 10.447ns (52.336%)  route 9.514ns (47.664%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           2.343     3.794    convert/sw_IBUF[4]
    SLICE_X10Y49         LDPE (DToQ_ldpe_D_Q)         0.496     4.290 r  convert/angle4_reg[8]/Q
                         net (fo=4, routed)           0.889     5.179    dc4/angle4[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     9.020 r  dc4/value0/P[3]
                         net (fo=2, routed)           1.163    10.183    count/PWM0_carry__1_2[3]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124    10.307 r  count/PWM0_carry_i_7__3/O
                         net (fo=1, routed)           0.000    10.307    comp5/S[1]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.840 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.840    comp5/PWM0_carry_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.957    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.114 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           5.119    16.233    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.728    19.961 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.961    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.727ns  (logic 10.451ns (52.980%)  route 9.276ns (47.020%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           2.343     3.794    convert/sw_IBUF[4]
    SLICE_X10Y49         LDPE (DToQ_ldpe_D_Q)         0.496     4.290 r  convert/angle4_reg[8]/Q
                         net (fo=4, routed)           0.889     5.179    dc4/angle4[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     9.020 r  dc4/value0/P[3]
                         net (fo=2, routed)           1.163    10.183    count/PWM0_carry__1_2[3]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124    10.307 r  count/PWM0_carry_i_7__3/O
                         net (fo=1, routed)           0.000    10.307    comp5/S[1]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.840 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.840    comp5/PWM0_carry_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.957    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.114 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           4.880    15.994    JB_OBUF[0]
    B15                  OBUF (Prop_obuf_I_O)         3.733    19.727 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.727    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.573ns  (logic 10.438ns (53.331%)  route 9.135ns (46.669%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           2.343     3.794    convert/sw_IBUF[4]
    SLICE_X10Y49         LDPE (DToQ_ldpe_D_Q)         0.496     4.290 r  convert/angle4_reg[8]/Q
                         net (fo=4, routed)           0.889     5.179    dc4/angle4[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     9.020 r  dc4/value0/P[3]
                         net (fo=2, routed)           1.163    10.183    count/PWM0_carry__1_2[3]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124    10.307 r  count/PWM0_carry_i_7__3/O
                         net (fo=1, routed)           0.000    10.307    comp5/S[1]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.840 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.840    comp5/PWM0_carry_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.957    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.114 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           4.739    15.853    JB_OBUF[0]
    A16                  OBUF (Prop_obuf_I_O)         3.720    19.573 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.573    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.573ns  (logic 10.400ns (53.135%)  route 9.173ns (46.865%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           2.550     4.003    convert/sw_IBUF[0]
    SLICE_X12Y46         LDCE (DToQ_ldce_D_Q)         0.482     4.485 r  convert/angle0_reg[7]/Q
                         net (fo=5, routed)           0.929     5.414    dc0/angle0[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841     9.255 r  dc0/value0/P[0]
                         net (fo=2, routed)           1.347    10.602    count/P[0]
    SLICE_X12Y49         LUT4 (Prop_lut4_I1_O)        0.124    10.726 r  count/PWM0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.726    comp1/S[0]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.239 r  comp1/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.239    comp1/PWM0_carry_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.356 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.356    comp1/PWM0_carry__0_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.513 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.346    15.860    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.713    19.573 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.573    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.239ns  (logic 10.407ns (54.097%)  route 8.831ns (45.903%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.596     4.044    convert/sw_IBUF[3]
    SLICE_X10Y48         LDPE (DToQ_ldpe_D_Q)         0.496     4.540 r  convert/angle3_reg[8]/Q
                         net (fo=4, routed)           0.981     5.521    dc3/angle3[1]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      3.841     9.362 r  dc3/value0/P[0]
                         net (fo=2, routed)           1.032    10.394    count/PWM0_carry__1_1[0]
    SLICE_X13Y51         LUT4 (Prop_lut4_I1_O)        0.124    10.518 r  count/PWM0_carry_i_8__2/O
                         net (fo=1, routed)           0.000    10.518    comp4/S[0]
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.050 r  comp4/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.050    comp4/PWM0_carry_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.164 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.164    comp4/PWM0_carry__0_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.321 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.222    15.544    JA_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.695    19.239 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.239    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.229ns  (logic 10.430ns (54.241%)  route 8.799ns (45.759%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           2.343     3.794    convert/sw_IBUF[4]
    SLICE_X10Y49         LDPE (DToQ_ldpe_D_Q)         0.496     4.290 r  convert/angle4_reg[8]/Q
                         net (fo=4, routed)           0.889     5.179    dc4/angle4[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     9.020 r  dc4/value0/P[3]
                         net (fo=2, routed)           1.163    10.183    count/PWM0_carry__1_2[3]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124    10.307 r  count/PWM0_carry_i_7__3/O
                         net (fo=1, routed)           0.000    10.307    comp5/S[1]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.840 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.840    comp5/PWM0_carry_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.957    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.114 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           4.403    15.518    JB_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         3.711    19.229 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.229    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.748ns  (logic 10.297ns (54.924%)  route 8.451ns (45.076%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           2.528     3.992    convert/sw_IBUF[2]
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.482     4.474 r  convert/angle2_reg[7]/Q
                         net (fo=5, routed)           0.609     5.082    dc2/angle2[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      3.841     8.923 r  dc2/value0/P[8]
                         net (fo=2, routed)           1.188    10.111    count/PWM0_carry__1_0[8]
    SLICE_X12Y57         LUT4 (Prop_lut4_I1_O)        0.124    10.235 r  count/PWM0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    10.235    comp3/PWM0_carry__1_1[0]
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.748 r  comp3/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.748    comp3/PWM0_carry__0_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.905 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.126    15.031    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.716    18.748 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.748    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.714ns  (logic 10.464ns (55.918%)  route 8.249ns (44.082%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           2.810     4.272    convert/sw_IBUF[1]
    SLICE_X12Y55         LDPE (DToQ_ldpe_D_Q)         0.496     4.768 r  convert/angle1_reg[8]/Q
                         net (fo=4, routed)           0.854     5.622    dc1/angle1[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     9.463 r  dc1/value0/P[3]
                         net (fo=2, routed)           1.175    10.637    count/PWM0_carry__1[3]
    SLICE_X13Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.761 r  count/PWM0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    10.761    comp2/S[1]
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.311 r  comp2/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.311    comp2/PWM0_carry_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.425 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.425    comp2/PWM0_carry__0_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.582 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           3.410    14.993    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.721    18.714 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.714    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.209ns  (logic 2.512ns (48.230%)  route 2.697ns (51.770%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           1.149     1.378    convert/sw_IBUF[1]
    SLICE_X12Y55         LDCE (DToQ_ldce_D_Q)         0.175     1.553 r  convert/angle1_reg[7]/Q
                         net (fo=5, routed)           0.236     1.789    dc1/angle1[0]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[10])
                                                      0.609     2.398 f  dc1/value0/P[10]
                         net (fo=2, routed)           0.216     2.614    count/PWM0_carry__1[10]
    SLICE_X13Y57         LUT4 (Prop_lut4_I1_O)        0.049     2.663 r  count/PWM0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     2.663    comp2/PWM0_carry__1_0[1]
    SLICE_X13Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.782 r  comp2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.782    comp2/PWM0_carry__0_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.827 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.096     3.923    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.286     5.209 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.209    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.450ns  (logic 2.438ns (44.733%)  route 3.012ns (55.267%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           1.069     1.301    convert/sw_IBUF[2]
    SLICE_X10Y56         LDCE (DToQ_ldce_D_Q)         0.175     1.476 r  convert/angle2_reg[7]/Q
                         net (fo=5, routed)           0.220     1.695    dc2/angle2[0]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_A[0]_P[19])
                                                      0.609     2.304 f  dc2/value0/P[19]
                         net (fo=2, routed)           0.222     2.527    count/PWM0_carry__1_0[19]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.048     2.575 r  count/PWM0_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     2.575    comp3/JA[2][1]
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     2.669 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.501     4.170    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.280     5.450 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.450    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.487ns  (logic 2.441ns (44.490%)  route 3.046ns (55.510%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           0.991     1.210    convert/sw_IBUF[4]
    SLICE_X10Y49         LDPE (DToQ_ldpe_D_Q)         0.182     1.392 r  convert/angle4_reg[8]/Q
                         net (fo=4, routed)           0.260     1.652    dc4/angle4[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[17])
                                                      0.609     2.261 f  dc4/value0/P[17]
                         net (fo=2, routed)           0.220     2.481    count/PWM0_carry__1_2[17]
    SLICE_X12Y54         LUT4 (Prop_lut4_I2_O)        0.048     2.529 r  count/PWM0_carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.529    comp5/JB[0][0]
    SLICE_X12Y54         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.637 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           1.574     4.212    JB_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         1.275     5.487 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.487    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.547ns  (logic 2.474ns (44.596%)  route 3.073ns (55.404%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           1.049     1.265    convert/sw_IBUF[3]
    SLICE_X10Y48         LDCE (DToQ_ldce_D_Q)         0.175     1.440 r  convert/angle3_reg[7]/Q
                         net (fo=5, routed)           0.271     1.711    dc3/angle3[0]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      0.609     2.320 f  dc3/value0/P[10]
                         net (fo=2, routed)           0.216     2.536    count/PWM0_carry__1_1[10]
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.049     2.585 r  count/PWM0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     2.585    comp4/PWM0_carry__1_0[1]
    SLICE_X13Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.704 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.704    comp4/PWM0_carry__0_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.749 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.538     4.287    JA_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.260     5.547 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.547    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.608ns  (logic 2.438ns (43.472%)  route 3.170ns (56.528%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.092     1.313    convert/sw_IBUF[0]
    SLICE_X12Y46         LDCE (DToQ_ldce_D_Q)         0.175     1.488 r  convert/angle0_reg[7]/Q
                         net (fo=5, routed)           0.225     1.713    dc0/angle0[0]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[0]_P[17])
                                                      0.609     2.322 f  dc0/value0/P[17]
                         net (fo=2, routed)           0.274     2.596    count/P[17]
    SLICE_X12Y51         LUT4 (Prop_lut4_I2_O)        0.048     2.644 r  count/PWM0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.644    comp1/JA[0][0]
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.752 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.579     4.331    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.277     5.608 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.608    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.663ns  (logic 2.450ns (43.255%)  route 3.214ns (56.745%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           0.991     1.210    convert/sw_IBUF[4]
    SLICE_X10Y49         LDPE (DToQ_ldpe_D_Q)         0.182     1.392 r  convert/angle4_reg[8]/Q
                         net (fo=4, routed)           0.260     1.652    dc4/angle4[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[17])
                                                      0.609     2.261 f  dc4/value0/P[17]
                         net (fo=2, routed)           0.220     2.481    count/PWM0_carry__1_2[17]
    SLICE_X12Y54         LUT4 (Prop_lut4_I2_O)        0.048     2.529 r  count/PWM0_carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.529    comp5/JB[0][0]
    SLICE_X12Y54         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.637 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           1.742     4.380    JB_OBUF[0]
    A16                  OBUF (Prop_obuf_I_O)         1.284     5.663 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.663    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.731ns  (logic 2.463ns (42.967%)  route 3.269ns (57.033%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           0.991     1.210    convert/sw_IBUF[4]
    SLICE_X10Y49         LDPE (DToQ_ldpe_D_Q)         0.182     1.392 r  convert/angle4_reg[8]/Q
                         net (fo=4, routed)           0.260     1.652    dc4/angle4[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[17])
                                                      0.609     2.261 f  dc4/value0/P[17]
                         net (fo=2, routed)           0.220     2.481    count/PWM0_carry__1_2[17]
    SLICE_X12Y54         LUT4 (Prop_lut4_I2_O)        0.048     2.529 r  count/PWM0_carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.529    comp5/JB[0][0]
    SLICE_X12Y54         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.637 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           1.797     4.435    JB_OBUF[0]
    B15                  OBUF (Prop_obuf_I_O)         1.297     5.731 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.731    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.825ns  (logic 2.458ns (42.194%)  route 3.367ns (57.806%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           0.991     1.210    convert/sw_IBUF[4]
    SLICE_X10Y49         LDPE (DToQ_ldpe_D_Q)         0.182     1.392 r  convert/angle4_reg[8]/Q
                         net (fo=4, routed)           0.260     1.652    dc4/angle4[1]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[17])
                                                      0.609     2.261 f  dc4/value0/P[17]
                         net (fo=2, routed)           0.220     2.481    count/PWM0_carry__1_2[17]
    SLICE_X12Y54         LUT4 (Prop_lut4_I2_O)        0.048     2.529 r  count/PWM0_carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.529    comp5/JB[0][0]
    SLICE_X12Y54         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.637 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           1.896     4.533    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.292     5.825 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.825    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.876ns  (logic 5.177ns (43.591%)  route 6.699ns (56.409%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.558     5.079    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  count/count_reg[2]/Q
                         net (fo=12, routed)          1.580     7.177    count/count_net[2]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.301 r  count/PWM0_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.301    comp5/S[1]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.834 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.834    comp5/PWM0_carry_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.951    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.108 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           5.119    13.227    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.728    16.955 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.955    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 5.182ns (44.507%)  route 6.461ns (55.493%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.558     5.079    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  count/count_reg[2]/Q
                         net (fo=12, routed)          1.580     7.177    count/count_net[2]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.301 r  count/PWM0_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.301    comp5/S[1]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.834 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.834    comp5/PWM0_carry_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.951    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.108 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           4.880    12.989    JB_OBUF[0]
    B15                  OBUF (Prop_obuf_I_O)         3.733    16.721 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.721    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.488ns  (logic 5.169ns (44.990%)  route 6.320ns (55.010%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.558     5.079    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  count/count_reg[2]/Q
                         net (fo=12, routed)          1.580     7.177    count/count_net[2]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.301 r  count/PWM0_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.301    comp5/S[1]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.834 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.834    comp5/PWM0_carry_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.951    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.108 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           4.739    12.848    JB_OBUF[0]
    A16                  OBUF (Prop_obuf_I_O)         3.720    16.567 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.567    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.407ns  (logic 4.816ns (42.222%)  route 6.590ns (57.778%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[17]/Q
                         net (fo=12, routed)          2.464     8.060    count/count_net[17]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.124     8.184 r  count/PWM0_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000     8.184    comp3/JA[2]_0[0]
    SLICE_X12Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     8.642 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.126    12.768    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.716    16.484 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.484    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.286ns  (logic 5.025ns (44.522%)  route 6.261ns (55.478%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[9]/Q
                         net (fo=12, routed)          1.915     7.511    count/count_net[9]
    SLICE_X12Y50         LUT4 (Prop_lut4_I2_O)        0.124     7.635 r  count/PWM0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.635    comp1/PWM0_carry__1_1[0]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.148 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.148    comp1/PWM0_carry__0_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.305 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.346    12.651    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.713    16.364 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.364    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.144ns  (logic 5.160ns (46.304%)  route 5.984ns (53.696%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.558     5.079    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  count/count_reg[2]/Q
                         net (fo=12, routed)          1.580     7.177    count/count_net[2]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.301 r  count/PWM0_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.301    comp5/S[1]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.834 r  comp5/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.834    comp5/PWM0_carry_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.951 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.951    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.108 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           4.403    12.512    JB_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         3.711    16.223 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.223    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.045ns  (logic 5.044ns (45.666%)  route 6.001ns (54.334%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[10]/Q
                         net (fo=12, routed)          1.779     7.375    count/count_net[10]
    SLICE_X13Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.499 r  count/PWM0_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     7.499    comp4/PWM0_carry__1_1[1]
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.049 r  comp4/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.049    comp4/PWM0_carry__0_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.206 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.222    12.428    JA_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.695    16.123 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.123    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.509ns  (logic 4.820ns (45.866%)  route 5.689ns (54.134%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.557     5.078    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  count/count_reg[17]/Q
                         net (fo=12, routed)          2.279     7.875    count/count_net[17]
    SLICE_X13Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.999 r  count/PWM0_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     7.999    comp2/JA[1]_0[0]
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.456 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           3.410    11.866    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.721    15.587 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.587    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.589ns (52.374%)  route 1.445ns (47.626%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[19]/Q
                         net (fo=12, routed)          0.349     1.960    count/count_net[19]
    SLICE_X13Y58         LUT4 (Prop_lut4_I3_O)        0.043     2.003 r  count/PWM0_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     2.003    comp2/JA[1][1]
    SLICE_X13Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.099 r  comp2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.096     3.195    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.286     4.481 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.481    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.372ns  (logic 1.578ns (46.808%)  route 1.793ns (53.192%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[16]/Q
                         net (fo=12, routed)          0.255     1.866    count/count_net[16]
    SLICE_X13Y53         LUT4 (Prop_lut4_I0_O)        0.048     1.914 r  count/PWM0_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     1.914    comp4/JA[3][0]
    SLICE_X13Y53         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     2.020 r  comp4/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.538     3.559    JA_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.260     4.819 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.819    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.375ns  (logic 1.600ns (47.420%)  route 1.774ns (52.580%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[16]/Q
                         net (fo=12, routed)          0.273     1.884    count/count_net[16]
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.048     1.932 r  count/PWM0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     1.932    comp3/JA[2][0]
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.040 r  comp3/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.501     3.542    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.280     4.822 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.822    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.453ns  (logic 1.659ns (48.060%)  route 1.793ns (51.940%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[8]/Q
                         net (fo=12, routed)          0.219     1.830    count/count_net[8]
    SLICE_X12Y53         LUT4 (Prop_lut4_I0_O)        0.048     1.878 r  count/PWM0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     1.878    comp5/PWM0_carry__1_0[0]
    SLICE_X12Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.005 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.005    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.050 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           1.574     3.625    JB_OBUF[0]
    B16                  OBUF (Prop_obuf_I_O)         1.275     4.900 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.900    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.554ns  (logic 1.626ns (45.761%)  route 1.927ns (54.239%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[15]/Q
                         net (fo=12, routed)          0.348     1.959    count/count_net[15]
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.049     2.008 r  count/PWM0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.008    comp1/PWM0_carry__1_0[3]
    SLICE_X12Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.099 r  comp1/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.099    comp1/PWM0_carry__0_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.144 r  comp1/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           1.579     3.724    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.277     5.001 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.001    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.629ns  (logic 1.668ns (45.959%)  route 1.961ns (54.041%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[8]/Q
                         net (fo=12, routed)          0.219     1.830    count/count_net[8]
    SLICE_X12Y53         LUT4 (Prop_lut4_I0_O)        0.048     1.878 r  count/PWM0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     1.878    comp5/PWM0_carry__1_0[0]
    SLICE_X12Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.005 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.005    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.050 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           1.742     3.792    JB_OBUF[0]
    A16                  OBUF (Prop_obuf_I_O)         1.284     5.076 r  JB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.076    JB[1]
    A16                                                               r  JB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.697ns  (logic 1.681ns (45.463%)  route 2.016ns (54.537%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[8]/Q
                         net (fo=12, routed)          0.219     1.830    count/count_net[8]
    SLICE_X12Y53         LUT4 (Prop_lut4_I0_O)        0.048     1.878 r  count/PWM0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     1.878    comp5/PWM0_carry__1_0[0]
    SLICE_X12Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.005 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.005    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.050 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           1.797     3.847    JB_OBUF[0]
    B15                  OBUF (Prop_obuf_I_O)         1.297     5.144 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.144    JB[2]
    B15                                                               r  JB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.791ns  (logic 1.676ns (44.213%)  route 2.115ns (55.787%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  count/count_reg[8]/Q
                         net (fo=12, routed)          0.219     1.830    count/count_net[8]
    SLICE_X12Y53         LUT4 (Prop_lut4_I0_O)        0.048     1.878 r  count/PWM0_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     1.878    comp5/PWM0_carry__1_0[0]
    SLICE_X12Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.005 r  comp5/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.005    comp5/PWM0_carry__0_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.050 r  comp5/PWM0_carry__1/CO[1]
                         net (fo=4, routed)           1.896     3.946    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.292     5.238 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.238    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.554ns  (logic 1.565ns (28.185%)  route 3.988ns (71.815%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.763     4.204    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.328 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.226     5.554    count/count[0]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441     4.782    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[16]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.554ns  (logic 1.565ns (28.185%)  route 3.988ns (71.815%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.763     4.204    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.328 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.226     5.554    count/count[0]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441     4.782    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[17]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.554ns  (logic 1.565ns (28.185%)  route 3.988ns (71.815%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.763     4.204    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.328 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.226     5.554    count/count[0]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441     4.782    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[18]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.554ns  (logic 1.565ns (28.185%)  route 3.988ns (71.815%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.763     4.204    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.328 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.226     5.554    count/count[0]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441     4.782    count/clk
    SLICE_X10Y55         FDRE                                         r  count/count_reg[19]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 1.565ns (28.905%)  route 3.850ns (71.095%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.763     4.204    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.328 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.087     5.415    count/count[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  count/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441     4.782    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[12]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 1.565ns (28.905%)  route 3.850ns (71.095%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.763     4.204    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.328 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.087     5.415    count/count[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  count/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441     4.782    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[13]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 1.565ns (28.905%)  route 3.850ns (71.095%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.763     4.204    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.328 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.087     5.415    count/count[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  count/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441     4.782    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[14]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 1.565ns (28.905%)  route 3.850ns (71.095%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.763     4.204    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.328 r  count/count[0]_i_1/O
                         net (fo=20, routed)          1.087     5.415    count/count[0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  count/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441     4.782    count/clk
    SLICE_X10Y54         FDRE                                         r  count/count_reg[15]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 1.565ns (29.719%)  route 3.702ns (70.281%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.763     4.204    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.328 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.939     5.267    count/count[0]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441     4.782    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 1.565ns (29.719%)  route 3.702ns (70.281%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=1, routed)           2.763     4.204    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.328 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.939     5.267    count/count[0]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  count/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.441     4.782    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.255ns (15.524%)  route 1.385ns (84.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.356    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.401 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.238     1.640    count/count[0]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.255ns (15.524%)  route 1.385ns (84.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.356    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.401 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.238     1.640    count/count[0]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.255ns (15.524%)  route 1.385ns (84.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.356    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.401 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.238     1.640    count/count[0]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.255ns (15.524%)  route 1.385ns (84.476%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.356    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.401 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.238     1.640    count/count[0]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y51         FDRE                                         r  count/count_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.255ns (14.947%)  route 1.448ns (85.053%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.356    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.401 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.302     1.703    count/count[0]_i_1_n_0
    SLICE_X10Y52         FDRE                                         r  count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y52         FDRE                                         r  count/count_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.255ns (14.947%)  route 1.448ns (85.053%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.356    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.401 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.302     1.703    count/count[0]_i_1_n_0
    SLICE_X10Y52         FDRE                                         r  count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y52         FDRE                                         r  count/count_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.255ns (14.947%)  route 1.448ns (85.053%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.356    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.401 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.302     1.703    count/count[0]_i_1_n_0
    SLICE_X10Y52         FDRE                                         r  count/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y52         FDRE                                         r  count/count_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.255ns (14.947%)  route 1.448ns (85.053%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.356    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.401 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.302     1.703    count/count[0]_i_1_n_0
    SLICE_X10Y52         FDRE                                         r  count/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.834     1.962    count/clk
    SLICE_X10Y52         FDRE                                         r  count/count_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.255ns (14.411%)  route 1.512ns (85.589%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.356    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.401 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.365     1.766    count/count[0]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.961    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            count/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.255ns (14.411%)  route 1.512ns (85.589%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.356    count/clr_IBUF
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.401 r  count/count[0]_i_1/O
                         net (fo=20, routed)          0.365     1.766    count/count[0]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  count/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.961    count/clk
    SLICE_X10Y53         FDRE                                         r  count/count_reg[11]/C





