{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647005468639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647005468648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 10:01:08 2022 " "Processing started: Fri Mar 11 10:01:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647005468648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005468648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5Practice -c lab5Practice " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5Practice -c lab5Practice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005468648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647005469389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647005469389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitCounter-Structure " "Found design unit 1: fourBitCounter-Structure" {  } { { "fourBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/fourBitCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005478971 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitCounter " "Found entity 1: fourBitCounter" {  } { { "fourBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/fourBitCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005478971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005478971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twentybitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twentybitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twentyBitCounter-Structure " "Found design unit 1: twentyBitCounter-Structure" {  } { { "twentyBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/twentyBitCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005478987 ""} { "Info" "ISGN_ENTITY_NAME" "1 twentyBitCounter " "Found entity 1: twentyBitCounter" {  } { { "twentyBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/twentyBitCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005478987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005478987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tenbitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tenBitShiftRegister-Structure " "Found design unit 1: tenBitShiftRegister-Structure" {  } { { "tenBitShiftRegister.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/tenBitShiftRegister.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005479002 ""} { "Info" "ISGN_ENTITY_NAME" "1 tenBitShiftRegister " "Found entity 1: tenBitShiftRegister" {  } { { "tenBitShiftRegister.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/tenBitShiftRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005479002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005479002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_Display-Structure " "Found design unit 1: demo_Display-Structure" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005479018 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_Display " "Found entity 1: demo_Display" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647005479018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005479018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_Display " "Elaborating entity \"demo_Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647005479080 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl demo_Display.vhd(67) " "VHDL Process Statement warning at demo_Display.vhd(67): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647005479096 "|demo_Display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0 demo_Display.vhd(52) " "VHDL Process Statement warning at demo_Display.vhd(52): inferring latch(es) for signal or variable \"s0\", which holds its previous value in one or more paths through the process" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647005479096 "|demo_Display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1 demo_Display.vhd(52) " "VHDL Process Statement warning at demo_Display.vhd(52): inferring latch(es) for signal or variable \"s1\", which holds its previous value in one or more paths through the process" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647005479096 "|demo_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1 demo_Display.vhd(52) " "Inferred latch for \"s1\" at demo_Display.vhd(52)" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005479096 "|demo_Display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0 demo_Display.vhd(52) " "Inferred latch for \"s0\" at demo_Display.vhd(52)" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005479096 "|demo_Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitCounter fourBitCounter:fourCnt " "Elaborating entity \"fourBitCounter\" for hierarchy \"fourBitCounter:fourCnt\"" {  } { { "demo_Display.vhd" "fourCnt" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005479096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentyBitCounter twentyBitCounter:twentyCnt " "Elaborating entity \"twentyBitCounter\" for hierarchy \"twentyBitCounter:twentyCnt\"" {  } { { "demo_Display.vhd" "twentyCnt" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005479112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tenBitShiftRegister tenBitShiftRegister:shiftReg " "Elaborating entity \"tenBitShiftRegister\" for hierarchy \"tenBitShiftRegister:shiftReg\"" {  } { { "demo_Display.vhd" "shiftReg" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005479112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s1 " "Latch s1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647005480002 ""}  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647005480002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s0 " "Latch s0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647005480002 ""}  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647005480002 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647005480112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647005480815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647005480815 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647005481080 "|demo_Display|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647005481080 "|demo_Display|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "demo_Display.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab5Practice/demo_Display.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647005481080 "|demo_Display|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647005481080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647005481080 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647005481080 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647005481080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647005481080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647005481158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 10:01:21 2022 " "Processing ended: Fri Mar 11 10:01:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647005481158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647005481158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647005481158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647005481158 ""}
