// Seed: 57530722
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    input wand id_4,
    input tri id_5,
    input uwire id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wire id_9,
    input tri1 id_10,
    input wire id_11,
    input wand id_12,
    output tri1 id_13,
    output wor id_14,
    input tri id_15,
    input supply1 id_16,
    input wand id_17,
    input supply0 id_18,
    input uwire id_19,
    output uwire id_20,
    input uwire id_21,
    output wire id_22,
    output uwire id_23
);
  wire id_25;
  integer id_26 (.id_0(1));
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input  wire id_2
);
  always begin
    id_1 = id_2;
  end
  assign id_0 = id_2;
  wire id_4;
  wire id_5;
  module_0(
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0
  );
endmodule
