// Seed: 1374835936
module module_0;
  logic [7:0][1 : -1 'b0 <=  1] id_1;
  assign module_1.id_3 = 0;
  assign id_1[-1] = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2,
    output wand id_3
);
  assign id_3 = 1 & id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    output supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    output supply0 id_6,
    output tri0 id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
