{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19988,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 8.79759e-05,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000121976,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000115673,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.67962e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000115673,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.74385,
	"finish__clock__skew__setup": 0.014919,
	"finish__clock__skew__hold": 0.014919,
	"finish__timing__drv__max_slew_limit": 0.869801,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.897794,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 3,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000271421,
	"finish__power__switching__total": 7.14188e-05,
	"finish__power__leakage__total": 6.98537e-08,
	"finish__power__total": 0.00034291,
	"finish__design__io": 54,
	"finish__design__die__area": 26079,
	"finish__design__core__area": 24623.2,
	"finish__design__instance__count": 2195,
	"finish__design__instance__area": 24623.2,
	"finish__design__instance__count__stdcell": 2195,
	"finish__design__instance__area__stdcell": 24623.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 1,
	"finish__design__instance__utilization__stdcell": 1
}