

================================================================
== Vivado HLS Report for 'rc_receiver'
================================================================
* Date:           Tue Aug 14 14:49:17 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        rc_receiver
* Solution:       rc_receiver
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     52.67|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    8|    8|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1258|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     548|    620|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     45|
|Register         |        0|      -|     412|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     960|   1955|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |rc_receiver_in_s_axi_U        |rc_receiver_in_s_axi        |        0|      0|   36|   40|
    |rc_receiver_norm_out_m_axi_U  |rc_receiver_norm_out_m_axi  |        2|      0|  512|  580|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        2|      0|  548|  620|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_5_1_fu_166_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_5_2_fu_228_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_5_3_fu_290_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_5_4_fu_352_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_5_5_fu_414_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_5_fu_108_p2                   |     +    |      0|  0|  39|           1|          32|
    |ap_block_state3_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9_pp0_stage0_iter8  |    and   |      0|  0|   8|           1|           1|
    |or_cond_1_fu_206_p2               |    and   |      0|  0|   8|           1|           1|
    |or_cond_2_fu_268_p2               |    and   |      0|  0|   8|           1|           1|
    |or_cond_3_fu_330_p2               |    and   |      0|  0|   8|           1|           1|
    |or_cond_4_fu_392_p2               |    and   |      0|  0|   8|           1|           1|
    |or_cond_5_fu_454_p2               |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_144_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_1_fu_194_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_2_fu_256_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_3_fu_318_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_4_fu_380_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_5_fu_442_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_fu_132_p2                   |    and   |      0|  0|   8|           1|           1|
    |tmp_9_1_fu_200_p2                 |   icmp   |      0|  0|  18|          32|           4|
    |tmp_9_2_fu_262_p2                 |   icmp   |      0|  0|  18|          32|           4|
    |tmp_9_3_fu_324_p2                 |   icmp   |      0|  0|  18|          32|           4|
    |tmp_9_4_fu_386_p2                 |   icmp   |      0|  0|  18|          32|           4|
    |tmp_9_5_fu_448_p2                 |   icmp   |      0|  0|  18|          32|           4|
    |tmp_9_fu_138_p2                   |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |p_acc_flag_9_fu_520_p2            |    or    |      0|  0|   8|           1|           1|
    |p_should_write_1_4_fu_635_p2      |    or    |      0|  0|   8|           1|           1|
    |tmp10_fu_502_p2                   |    or    |      0|  0|   8|           1|           1|
    |tmp11_fu_625_p2                   |    or    |      0|  0|   8|           1|           1|
    |tmp12_fu_621_p2                   |    or    |      0|  0|   8|           1|           1|
    |tmp13_fu_630_p2                   |    or    |      0|  0|   8|           1|           1|
    |tmp1_fu_484_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp2_fu_466_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp3_fu_460_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp4_fu_478_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp5_fu_472_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp6_fu_514_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp7_fu_496_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp8_fu_490_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp9_fu_508_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp_fu_574_p2                     |    or    |      0|  0|   8|           1|           1|
    |tmp_s_fu_609_p2                   |    or    |      0|  0|   8|           1|           1|
    |acc_loc_fu_114_p3                 |  select  |      0|  0|  32|           1|          32|
    |acc_loc_s_fu_546_p3               |  select  |      0|  0|  32|           1|          32|
    |acc_new_1_fu_172_p3               |  select  |      0|  0|  32|           1|          32|
    |acc_new_3_fu_234_p3               |  select  |      0|  0|  32|           1|          32|
    |acc_new_5_fu_296_p3               |  select  |      0|  0|  32|           1|          32|
    |acc_new_7_fu_358_p3               |  select  |      0|  0|  32|           1|          32|
    |acc_new_9_fu_420_p3               |  select  |      0|  0|  32|           1|          32|
    |p_acc_loc_fu_150_p3               |  select  |      0|  0|  32|           1|           1|
    |p_acc_new_1_fu_212_p3             |  select  |      0|  0|  32|           1|           1|
    |p_acc_new_3_fu_274_p3             |  select  |      0|  0|  32|           1|           1|
    |p_acc_new_5_fu_336_p3             |  select  |      0|  0|  32|           1|           1|
    |p_acc_new_7_fu_398_p3             |  select  |      0|  0|  32|           1|           1|
    |p_acc_new_9_fu_526_p3             |  select  |      0|  0|  32|           1|           1|
    |p_write_to_1_1_fu_567_p3          |  select  |      0|  0|   3|           1|           2|
    |p_write_to_1_2_fu_578_p3          |  select  |      0|  0|   2|           1|           2|
    |p_write_to_1_3_fu_602_p3          |  select  |      0|  0|   4|           1|           3|
    |p_write_to_1_4_fu_613_p3          |  select  |      0|  0|   3|           1|           3|
    |write_val_2_1_write_s_fu_555_p3   |  select  |      0|  0|  32|           1|          32|
    |write_val_2_2_write_s_fu_561_p3   |  select  |      0|  0|  32|           1|          32|
    |write_val_2_3_write_s_fu_590_p3   |  select  |      0|  0|  32|           1|          32|
    |write_val_2_4_write_s_fu_596_p3   |  select  |      0|  0|  32|           1|          32|
    |write_val_2_5_write_s_fu_641_p3   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_1_fu_188_p2                 |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_2_fu_250_p2                 |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_3_fu_312_p2                 |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_4_fu_374_p2                 |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_5_fu_436_p2                 |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_fu_126_p2                   |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1258|         261|         664|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_norm_out_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_norm_out_WREADY   |   9|          2|    1|          2|
    |norm_out_blk_n_AW                |   9|          2|    1|          2|
    |norm_out_blk_n_B                 |   9|          2|    1|          2|
    |norm_out_blk_n_W                 |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  45|         10|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |acc                                 |  32|   0|   32|          0|
    |acc_loc_reg_664                     |  32|   0|   32|          0|
    |acc_new_1_reg_675                   |  32|   0|   32|          0|
    |acc_new_3_reg_687                   |  32|   0|   32|          0|
    |acc_new_5_reg_699                   |  32|   0|   32|          0|
    |acc_new_7_reg_712                   |  32|   0|   32|          0|
    |acc_new_9_reg_723                   |  32|   0|   32|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_reg_ioackin_norm_out_AWREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_norm_out_WREADY      |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_acc_new_9_reg_723  |  32|   0|   32|          0|
    |ap_reg_pp0_iter1_or_cond_5_reg_728  |   1|   0|    1|          0|
    |last_on_V                           |   6|   0|    6|          0|
    |or_cond_1_reg_680                   |   1|   0|    1|          0|
    |or_cond_2_reg_692                   |   1|   0|    1|          0|
    |or_cond_3_reg_704                   |   1|   0|    1|          0|
    |or_cond_4_reg_717                   |   1|   0|    1|          0|
    |or_cond_5_reg_728                   |   1|   0|    1|          0|
    |or_cond_reg_669                     |   1|   0|    1|          0|
    |p_should_write_1_4_reg_749          |   1|   0|    1|          0|
    |p_write_to_1_4_reg_744              |   3|   0|    3|          0|
    |write_val_2_4_write_s_reg_739       |  32|   0|   32|          0|
    |write_val_2_5_write_s_reg_753       |  32|   0|   32|          0|
    |p_should_write_1_4_reg_749          |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 412|  32|  349|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_in_AWVALID         |  in |    1|    s_axi   |      in      |  return void |
|s_axi_in_AWREADY         | out |    1|    s_axi   |      in      |  return void |
|s_axi_in_AWADDR          |  in |    4|    s_axi   |      in      |  return void |
|s_axi_in_WVALID          |  in |    1|    s_axi   |      in      |  return void |
|s_axi_in_WREADY          | out |    1|    s_axi   |      in      |  return void |
|s_axi_in_WDATA           |  in |   32|    s_axi   |      in      |  return void |
|s_axi_in_WSTRB           |  in |    4|    s_axi   |      in      |  return void |
|s_axi_in_ARVALID         |  in |    1|    s_axi   |      in      |  return void |
|s_axi_in_ARREADY         | out |    1|    s_axi   |      in      |  return void |
|s_axi_in_ARADDR          |  in |    4|    s_axi   |      in      |  return void |
|s_axi_in_RVALID          | out |    1|    s_axi   |      in      |  return void |
|s_axi_in_RREADY          |  in |    1|    s_axi   |      in      |  return void |
|s_axi_in_RDATA           | out |   32|    s_axi   |      in      |  return void |
|s_axi_in_RRESP           | out |    2|    s_axi   |      in      |  return void |
|s_axi_in_BVALID          | out |    1|    s_axi   |      in      |  return void |
|s_axi_in_BREADY          |  in |    1|    s_axi   |      in      |  return void |
|s_axi_in_BRESP           | out |    2|    s_axi   |      in      |  return void |
|ap_clk                   |  in |    1| ap_ctrl_hs |  rc_receiver | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |  rc_receiver | return value |
|interrupt                | out |    1| ap_ctrl_hs |  rc_receiver | return value |
|m_axi_norm_out_AWVALID   | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWREADY   |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWADDR    | out |   32|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWID      | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWLEN     | out |    8|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWSIZE    | out |    3|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWBURST   | out |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWLOCK    | out |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWCACHE   | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWPROT    | out |    3|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWQOS     | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWREGION  | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWUSER    | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WVALID    | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WREADY    |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WDATA     | out |   32|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WSTRB     | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WLAST     | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WID       | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WUSER     | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARVALID   | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARREADY   |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARADDR    | out |   32|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARID      | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARLEN     | out |    8|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARSIZE    | out |    3|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARBURST   | out |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARLOCK    | out |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARCACHE   | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARPROT    | out |    3|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARQOS     | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARREGION  | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARUSER    | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RVALID    |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RREADY    | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RDATA     |  in |   32|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RLAST     |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RID       |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RUSER     |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RRESP     |  in |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_BVALID    |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_BREADY    | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_BRESP     |  in |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_BID       |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_BUSER     |  in |    1|    m_axi   |   norm_out   |    pointer   |
|channels_V               |  in |    6|   ap_none  |  channels_V  |    scalar    |
+-------------------------+-----+-----+------------+--------------+--------------+

