
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# Setting environment
sh mkdir -p Netlist
sh mkdir -p Report
set company {NTUGIEE}
NTUGIEE
set designer {Student}
Student
set search_path      ". /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db  $search_path ../ ./"
. /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db  . /usr/cad/synopsys/synthesis/cur/libraries/syn /usr/cad/synopsys/synthesis/cur/dw/syn_ver /usr/cad/synopsys/synthesis/cur/dw/sim_ver ../ ./
set target_library   "slow.db                                      "
slow.db                                      
set link_library     "* $target_library dw_foundation.sldb"
* slow.db                                       dw_foundation.sldb
set symbol_library   "tsmc13.sdb generic.sdb"
tsmc13.sdb generic.sdb
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set default_schematic_options {-size infinite}
-size infinite
# Import Design
set DESIGN "IOTDF"
IOTDF
set hdlin_translate_off_skip_text "TRUE"
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
TRUE
set edifout_netlist_only "TRUE"
TRUE
set verilogout_no_tri true
true
set hdlin_enable_presto_for_vhdl "TRUE"
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
TRUE
set sh_enable_line_editing true
true
set sh_line_editing_mode emacs
emacs
history keep 100
100
alias h history
read_file -format verilog  "../$DESIGN.v"
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_1/userd/d10013/CVSD/hw4/1101_hw4/IOTDF.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_1/userd/d10013/CVSD/hw4/1101_hw4/IOTDF.v
Warning:  /home/raid7_1/userd/d10013/CVSD/hw4/1101_hw4/IOTDF.v:250: the undeclared symbol 'gclk' assumed to have the default net type, which is 'wire'. (VER-936)

Statistics for case statements in always block at line 56 in file
	'/home/raid7_1/userd/d10013/CVSD/hw4/1101_hw4/IOTDF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            60            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 102 in file
	'/home/raid7_1/userd/d10013/CVSD/hw4/1101_hw4/IOTDF.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           114            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine IOTDF line 251 in file
		'/home/raid7_1/userd/d10013/CVSD/hw4/1101_hw4/IOTDF.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   last_extre_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|   count_data_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    iot_out_r_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|     valid_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     busy_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   count_cycle_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      data_reg       | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
|     compare_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|       sum_reg       | Flip-flop |  143  |  Y  | N  | Y  | N  | N  | N  | N  |
|    data_idx_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   count_round_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    IOTDF/119     |   8    |   128   |      3       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_1/userd/d10013/CVSD/hw4/1101_hw4/IOTDF.db:IOTDF'
Loaded 1 design.
Current design is 'IOTDF'.
IOTDF
current_design [get_designs $DESIGN]
Current design is 'IOTDF'.
{IOTDF}
link

  Linking design 'IOTDF'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  IOTDF                       /home/raid7_1/userd/d10013/CVSD/hw4/1101_hw4/IOTDF.db
  slow (library)              /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
source -echo -verbose ../IOTDF_DC.sdc
# operating conditions and boundary conditions #
create_clock -name clk  -period 10.0   [get_ports  clk]      ;#Modify period by yourself
1
set_dont_touch_network      [all_clocks]
1
set_fix_hold                [all_clocks]
1
set_clock_uncertainty  0.1  [all_clocks]
1
set_clock_latency      1.0  [all_clocks]
1
set_ideal_network           [get_ports clk]
1
#Don't touch the basic env setting as below
set_input_delay  -max 1.0   -clock clk [remove_from_collection [all_inputs]  {clk}]  
1
set_input_delay  -min 0.0   -clock clk [remove_from_collection [all_inputs]  {clk}] 
1
set_output_delay -max 1.0   -clock clk [all_outputs]
1
set_output_delay -min 0.0   -clock clk [all_outputs] 
1
set_load         0.01  [all_outputs]
1
set_drive        0.1   [all_inputs]
1
set_operating_conditions -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_max_fanout 10 [all_inputs]
1
1
# Compile Design
current_design [get_designs ${DESIGN}]
Current design is 'IOTDF'.
{IOTDF}
check_design > Report/check_design.txt
check_timing > Report/check_timing.txt
#set high_fanout_net_threshold 0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#compile
#replace_clock_gates
replace_clock_gates
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'or'. (PWR-1047)
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'or'. (PWR-1047)
Information: Performing clock-gate replacement on design IOTDF


Clock Gate Replacement Report
===============================================================================
| Clock |                    | Include | Clock | Edge |       | Setup | Gate  |
| Root  |     Cell Name      | Exclude | Fanin | Type | Func. | Cond. | Repl. |
===============================================================================
| clk   |                    |         |       |      |       |       |       |
|       |       C20848       |    -    |   1   | rise |  and  |  yes  |  yes  |
===============================================================================

Summary:
                                                   number  percentage
Replaced cells (total):                               1          100
Cell not replaced because
   Cell was excluded:                                 0            0
   Multiple clock inputs:                             0            0
   Mixed or unknown clock edge type:                  0            0
   No compatible clock gate available:                0            0
   Setup condition violated:                          0            0
Total:                                                1          100


1
compile_ultra
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 23 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'IOTDF'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'IOTDF'
Information: Added key list 'DesignWare' to design 'IOTDF'. (DDB-72)
Information: The register 'busy_r_reg' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'IOTDF'.
  Processing 'SNPS_CLOCK_GATE_HIGH_IOTDF'
  Mapping integrated clock gating circuitry

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: The register 'sum_reg[142]' will be removed. (OPT-1207)
Information: The register 'sum_reg[141]' will be removed. (OPT-1207)
Information: The register 'sum_reg[140]' will be removed. (OPT-1207)
Information: The register 'sum_reg[131]' will be removed. (OPT-1207)
Information: The register 'sum_reg[139]' will be removed. (OPT-1207)
Information: The register 'sum_reg[138]' will be removed. (OPT-1207)
Information: The register 'sum_reg[137]' will be removed. (OPT-1207)
Information: The register 'sum_reg[136]' will be removed. (OPT-1207)
Information: The register 'sum_reg[135]' will be removed. (OPT-1207)
Information: The register 'sum_reg[134]' will be removed. (OPT-1207)
Information: The register 'sum_reg[133]' will be removed. (OPT-1207)
Information: The register 'sum_reg[132]' will be removed. (OPT-1207)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:37  249799.6      0.00       0.0     136.8                           198362688.0000      0.00  
    0:00:39  249378.6      0.00       0.0     136.8                           198117312.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:39  249667.2      0.00       0.0     136.8                           198512368.0000      0.00  
    0:00:40  249667.2      0.00       0.0     136.8                           198512368.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:47  111130.5      1.04       4.2       0.0                           81851136.0000      0.00  
    0:00:47  111242.5      0.00       0.0       0.0                           81906048.0000      0.00  
    0:00:47  111242.5      0.00       0.0       0.0                           81906048.0000      0.00  
    0:00:47  111220.4      0.00       0.0       0.0                           81890368.0000      0.00  
    0:00:50  111220.4      0.00       0.0       0.0                           81890368.0000      0.00  
    0:00:51  111220.4      0.00       0.0       0.0                           81890368.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:57  107270.6      0.00       0.0       0.0                           77508456.0000      0.00  
    0:00:57  107270.6      0.00       0.0       0.0                           77508456.0000      0.00  
    0:00:57  107270.6      0.00       0.0       0.0                           77508456.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:58  106949.8      0.00       0.0       0.0                           75375616.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:01:02  103877.5      0.00       0.0       0.0                           70554216.0000      0.00  
    0:01:02  103877.5      0.00       0.0       0.0                           70554216.0000      0.00  
    0:01:02  103877.5      0.00       0.0       0.0                           70554216.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  
    0:01:02  103869.0      0.00       0.0       0.0                           70611656.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:03  103872.4      0.00       0.0       0.0                           70612216.0000      0.00  
    0:01:03  103609.3      0.00       0.0       0.0                           70906440.0000      0.00  
    0:01:04  103609.3      0.00       0.0       0.0                           70906440.0000      0.00  
    0:01:04  103609.3      0.00       0.0       0.0                           70906440.0000      0.00  
    0:01:04  103612.7      0.00       0.0       0.0                           70875968.0000      0.00  
    0:01:05  103602.5      0.00       0.0       0.0                           70556048.0000      0.00  
    0:01:05  103602.5      0.00       0.0       0.0                           70556048.0000      0.00  
    0:01:05  103602.5      0.00       0.0       0.0                           70556048.0000      0.00  
    0:01:05  103602.5      0.00       0.0       0.0                           70556048.0000      0.00  
    0:01:05  103602.5      0.00       0.0       0.0                           70556048.0000      0.00  
    0:01:05  103602.5      0.00       0.0       0.0                           70556048.0000      0.00  
    0:01:07  103234.2      0.00       0.0       0.0                           70735952.0000      0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'IOTDF' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk_gate_C20848/ENCLK': 1557 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Updating timing information
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02  103234.2      0.00       0.0       0.0                           70735952.0000      0.00  
    0:00:21  103057.6      0.00       0.0       0.0                           70658408.0000      0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'IOTDF' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk_gate_C20848/ENCLK': 1557 load(s), 1 driver(s)
1
# Report Output
current_design [get_designs ${DESIGN}]
Current design is 'IOTDF'.
{IOTDF}
report_timing > "./Report/${DESIGN}_syn.timing"
report_area > "./Report/${DESIGN}_syn.area"
# Output Design
current_design [get_designs ${DESIGN}]
Current design is 'IOTDF'.
{IOTDF}
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
remove_unconnected_ports -blast_buses [get_cells -hierarchical *]
1
set verilogout_higher_designs_first true
true
write -format ddc     -hierarchy -output "./Netlist/${DESIGN}_syn.ddc"
Writing ddc file './Netlist/IOTDF_syn.ddc'.
1
write -format verilog -hierarchy -output "./Netlist/${DESIGN}_syn.v"
Writing verilog file '/home/raid7_1/userd/d10013/CVSD/hw4/1101_hw4/02_SYN/Netlist/IOTDF_syn.v'.
1
write_sdf -version 2.1  -context verilog -load_delay cell ./Netlist/${DESIGN}_syn.sdf
Information: Writing timing information to file '/home/raid7_1/userd/d10013/CVSD/hw4/1101_hw4/02_SYN/Netlist/IOTDF_syn.sdf'. (WT-3)
1
write_sdc  ./Netlist/${DESIGN}_syn.sdc -version 1.8
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : IOTDF
Version: R-2020.09-SP5
Date   : Mon Dec 20 18:43:27 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: data_idx_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iot_out_r_reg_127_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  data_idx_reg_0_/CK (DFFRX1)              0.00 #     1.00 r
  data_idx_reg_0_/Q (DFFRX1)               0.46       1.46 r
  U4034/Y (NAND2XL)                        0.11       1.57 f
  U6041/Y (NOR2X1)                         0.70       2.27 r
  U6078/Y (CLKBUFX3)                       0.69       2.96 r
  U4443/Y (AOI22XL)                        0.18       3.15 f
  U4441/Y (NAND3XL)                        0.52       3.66 r
  U4401/Y (NAND2XL)                        0.16       3.83 f
  U3932/Y (OAI21XL)                        0.26       4.09 r
  U5206/Y (AOI21XL)                        0.13       4.23 f
  U7960/Y (OAI21XL)                        0.23       4.46 r
  U4161/Y (AOI21XL)                        0.11       4.57 f
  U7972/Y (OAI21XL)                        0.13       4.69 r
  U4050/Y (AOI21XL)                        0.15       4.84 f
  U8459/Y (OAI21X1)                        0.18       5.02 r
  U8460/Y (AOI21X1)                        0.13       5.15 f
  U8497/Y (OAI21X1)                        0.18       5.32 r
  U8498/Y (AOI21X1)                        0.13       5.45 f
  U3916/Y (OAI21X1)                        0.16       5.61 r
  U3896/Y (AOI21XL)                        0.13       5.75 f
  U6271/Y (OAI21XL)                        0.29       6.04 r
  U8500/Y (AOI21X1)                        0.16       6.20 f
  U3910/Y (OAI21X1)                        0.19       6.39 r
  U8501/Y (AOI21X1)                        0.13       6.51 f
  U3909/Y (OAI21X1)                        0.18       6.69 r
  U8502/Y (AOI21X1)                        0.13       6.81 f
  U3908/Y (OAI21X1)                        0.18       6.99 r
  U8503/Y (AOI21X1)                        0.14       7.13 f
  U8504/Y (OAI21X2)                        0.14       7.27 r
  U8505/Y (AOI21X1)                        0.13       7.40 f
  U8506/Y (OAI21X2)                        0.14       7.54 r
  U8507/Y (AOI21X1)                        0.13       7.67 f
  U8508/Y (OAI21X2)                        0.14       7.80 r
  U8509/Y (AOI21X1)                        0.11       7.92 f
  U3907/Y (OAI21X1)                        0.16       8.08 r
  U6269/Y (AOI21XL)                        0.15       8.22 f
  U3882/Y (OAI21X1)                        0.19       8.41 r
  U8510/Y (AOI21X1)                        0.14       8.55 f
  U8511/Y (OAI21X2)                        0.14       8.69 r
  U8512/Y (AOI21X1)                        0.13       8.82 f
  U8515/Y (OAI21X2)                        0.14       8.95 r
  U8518/Y (AOI21X1)                        0.13       9.08 f
  U8521/Y (OAI21X2)                        0.14       9.22 r
  U8524/Y (AOI21X1)                        0.13       9.35 f
  U8527/Y (OAI21X2)                        0.14       9.48 r
  U8532/Y (AOI21X1)                        0.13       9.61 f
  U8535/Y (OAI21X2)                        0.14       9.75 r
  U8536/Y (AOI21X1)                        0.13       9.88 f
  U11047/Y (OAI21X2)                       0.14      10.01 r
  U11052/Y (AOI21X1)                       0.11      10.12 f
  U11056/Y (NOR2X1)                        0.12      10.24 r
  U6264/Y (NAND2XL)                        0.08      10.33 f
  U11060/Y (XOR2X1)                        0.14      10.46 f
  U6345/Y (NAND2XL)                        0.09      10.56 r
  U11062/Y (OAI211XL)                      0.11      10.67 f
  iot_out_r_reg_127_/D (DFFRX1)            0.00      10.67 f
  data arrival time                                  10.67

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              1.00      11.00
  clock uncertainty                       -0.10      10.90
  iot_out_r_reg_127_/CK (DFFRX1)           0.00      10.90 r
  library setup time                      -0.23      10.67
  data required time                                 10.67
  -----------------------------------------------------------
  data required time                                 10.67
  data arrival time                                 -10.67
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
report_area
 
****************************************
Report : area
Design : IOTDF
Version: R-2020.09-SP5
Date   : Mon Dec 20 18:43:27 2021
****************************************

Library(s) Used:

    slow (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db)

Number of ports:                          148
Number of nets:                          9586
Number of cells:                         8876
Number of combinational cells:           7315
Number of sequential cells:              1558
Number of macros/black boxes:               0
Number of buf/inv:                        619
Number of references:                      61

Combinational area:              52819.692487
Buf/Inv area:                     2267.726367
Noncombinational area:           50237.946098
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                103057.638585
Total area:                 undefined
1
check_design
 
****************************************
check_design summary:
Version:     R-2020.09-SP5
Date:        Mon Dec 20 18:43:27 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Connected to power or ground (LINT-32)                          1
--------------------------------------------------------------------------------

Warning: In design 'IOTDF', a pin on submodule 'clk_gate_C20848' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
1
report_clock_gating -gating_elements
 
****************************************
Report : clock_gating
        -gating_elements
Design : IOTDF
Version: R-2020.09-SP5
Date   : Mon Dec 20 18:43:27 2021
****************************************

Information: Identification of clock-gating cells has not been performed. Pre-existing clock-gating cells will not be reported. (PWR-947)
--------------------------------------------------------------------------------
                             Clock Gating Cell Report
--------------------------------------------------------------------------------

 Clock Gating Bank : clk_gate_C20848
-------------------

     STYLE = latch, MIN = 3, MAX = unlimited, OBS_DEPTH = 5 

     INPUTS :
         clk_gate_C20848/CLK = clk 
         clk_gate_C20848/EN = net6609 
         clk_gate_C20848/TE = n10419 

     OUTPUTS :
         clk_gate_C20848/ENCLK = gclk 
--------------------------------------------------------------------------------


                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |        1         |
          |                                       |                  |
          |    Number of Gated registers          |  1557 (100.00%)  |
          |                                       |                  |
          |    Number of Ungated registers        |     0 (0.00%)    |
          |                                       |                  |
          |    Total number of registers          |     1557         |
          ------------------------------------------------------------



                             Clock Gating Report by Origin
          +-------------------------------------------------+------------------+
          |                                                 |    Actual (%)    |
          |                                                 |    Count         |
          +-------------------------------------------------+------------------+
          |  Number of tool-inserted clock gating elements  |     1 (100.00%)  |
          |                                                 |                  |
          |  Number of pre-existing clock gating elements   |     0 (0.00%)    |
          |                                                 |                  |
          |  Number of gated registers                      |  1557 (100.00%)  |
          |                                                 |                  |
          |  Number of tool-inserted gated registers        |  1557 (100.00%)  |
          |                                                 |                  |
          |  Number of pre-existing gated registers         |     0 (0.00%)    |
          |                                                 |                  |
          |  Number of ungated registers                    |     0 (0.00%)    |
          |                                                 |                  |
          |  Number of registers                            |     1557         |
          +-------------------------------------------------+------------------+



1
#report_clock_gating -gating_elements
exit

Memory usage for this session 244 Mbytes.
Memory usage for this session including child processes 270 Mbytes.
CPU usage for this session 97 seconds ( 0.03 hours ).
Elapsed time for this session 102 seconds ( 0.03 hours ).

Thank you...
