Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 23 10:55:25 2022
| Host         : eng-grid4 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           26 |
| No           | No                    | Yes                    |              24 |           12 |
| No           | Yes                   | No                     |              40 |           20 |
| Yes          | No                    | No                     |              18 |           15 |
| Yes          | No                    | Yes                    |             174 |           55 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------------------+-------------------------+------------------+----------------+
|     Clock Signal     |                       Enable Signal                       |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------------------------+-------------------------+------------------+----------------+
|  pixel_clk           |                                                           | vga0/vga_controller/VS0 |                1 |              1 |
|  pixel_clk           |                                                           | vga0/vga_controller/HS0 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m0/E[0]                                    | nolabel_line87/m0/rst_n |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m0/idx_d                                   | nolabel_line87/m0/rst_n |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m0/FSM_sequential_state_q[3]_i_1_n_0       | nolabel_line87/m0/rst_n |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | rst_n_IBUF                                                |                         |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m4/FSM_sequential_sccb_state_q_reg[2]_0[0] | nolabel_line87/m0/rst_n |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m4/E[0]                                    | nolabel_line87/m0/rst_n |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m0/wr_data_d                               | nolabel_line87/m0/rst_n |                5 |              9 |
|  pixel_clk           | vga0/vga_controller/vcounter                              | nolabel_line87/m0/rst_n |                3 |             11 |
|  pixel_clk           |                                                           | nolabel_line87/m0/rst_n |                6 |             11 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m3/E[0]                                    | nolabel_line87/m0/rst_n |                4 |             11 |
|  pclk_cam_IBUF_BUFG  | rst_n_IBUF                                                |                         |               12 |             12 |
|  pixel_clk           |                                                           |                         |                9 |             13 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m0/FSM_sequential_state_q_reg[2]_1[0]      | nolabel_line87/m0/rst_n |                5 |             15 |
|  CLK100MHZ_IBUF_BUFG |                                                           |                         |                9 |             16 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m6/timer_reg[0]_i_1__2_n_0                 | nolabel_line87/m0/rst_n |                6 |             21 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m4/timer_reg[0]_i_1__0_n_0                 | nolabel_line87/m0/rst_n |                6 |             21 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m3/timer_reg[0]_i_1_n_0                    | nolabel_line87/m0/rst_n |                6 |             21 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/m5/timer_reg[0]_i_1__1_n_0                 | nolabel_line87/m0/rst_n |                6 |             21 |
|  mc/ws_n             |                                                           |                         |                8 |             23 |
|  CLK100MHZ_IBUF_BUFG |                                                           | nolabel_line87/m0/rst_n |               12 |             24 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line87/delay_q[26]_i_1_n_0                        | nolabel_line87/m0/rst_n |                5 |             27 |
|  pclk_cam_IBUF_BUFG  |                                                           | nolabel_line87/m0/rst_n |               12 |             27 |
+----------------------+-----------------------------------------------------------+-------------------------+------------------+----------------+


