<?xml version="1.0"?>
<configuration platform="ICL" req_pch="True">
<!-- XML configuration file for Ice Lake -->
<!--
CHIPSEC: Platform Security Assessment Framework
Copyright (c) Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Information                          -->
  <!--                                      -->
  <!-- #################################### -->
  <info family="core" detection_value="0x706E5">
    <sku did="0x8A00" name="IceLake" code="ICL" longname="(IceLake Y 2 Cores)" />
    <sku did="0x8A02" name="IceLake" code="ICL" longname="(IceLake U 2 Cores)" />
    <sku did="0x8A10" name="IceLake" code="ICL" longname="(IceLake Y 4 Cores)" />
    <sku did="0x8A12" name="IceLake" code="ICL" longname="(IceLake U 4 Cores)" />
  </info>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Integrated devices                   -->
  <!--                                      -->
  <!-- #################################### -->
  <pci>
    <device name="HOSTCTL" bus="0x00" dev="0x00" fun="0" config="HOSTCTL.hostctl1.xml"/>
    <device name="HOSTCTL" bus="0x00" dev="0x00" fun="0" config="IOMMU.iommu.xml"/>
    <device name="IGD"     bus="0x00" dev="0x02" fun="0" config="IGD.igd0.xml" />
    <device name="MEI1"    bus="0x00" dev="0x16" fun="0" config="ME.mei0.xml" />
  </pci>

  <msr>
    <definition name="MSR" config="MSR.msr2.xml" />
  </msr>

    <!-- #################################### -->
  <!--                                      -->
  <!-- Memory ranges                        -->
  <!--                                      -->
  <!-- #################################### -->
  <memory>
    <range name="TPM" access="mmio" address="0xFED40000" size="0x10000" config="TPM.tpm12.xml" />
  </memory>

</configuration>
