\doxysection{srsran\+::ssb\+\_\+processor\+\_\+pool Class Reference}
\hypertarget{classsrsran_1_1ssb__processor__pool}{}\label{classsrsran_1_1ssb__processor__pool}\index{srsran::ssb\_processor\_pool@{srsran::ssb\_processor\_pool}}


Concurrent SSB processor pool.  




{\ttfamily \#include $<$ssb\+\_\+processor\+\_\+pool.\+h$>$}



Inheritance diagram for srsran\+::ssb\+\_\+processor\+\_\+pool\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=222pt]{d7/dd7/classsrsran_1_1ssb__processor__pool__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for srsran\+::ssb\+\_\+processor\+\_\+pool\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=260pt]{d2/ded/classsrsran_1_1ssb__processor__pool__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{classsrsran_1_1ssb__processor__pool_aa11048415beffed7c304d88c081c30cc}\label{classsrsran_1_1ssb__processor__pool_aa11048415beffed7c304d88c081c30cc} 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{using}} {\bfseries ssb\+\_\+processor\+\_\+pool\+\_\+type} = \mbox{\hyperlink{classsrsran_1_1concurrent__thread__local__object__pool}{concurrent\+\_\+thread\+\_\+local\+\_\+object\+\_\+pool}}$<$\mbox{\hyperlink{classsrsran_1_1ssb__processor}{ssb\+\_\+processor}}$>$
\begin{DoxyCompactList}\small\item\em SSB processor pool type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsrsran_1_1ssb__processor__pool_a1f3577e3bcf885c61e6f70d5f1fb9947}{ssb\+\_\+processor\+\_\+pool}} (std\+::shared\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1ssb__processor__pool_aa11048415beffed7c304d88c081c30cc}{ssb\+\_\+processor\+\_\+pool\+\_\+type}} $>$ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{processors\+\_\+}})
\begin{DoxyCompactList}\small\item\em Creates a SSB processor pool from a list of processors. Ownership is transferred to the pool. \end{DoxyCompactList}\item 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{void}} \mbox{\hyperlink{classsrsran_1_1ssb__processor__pool_a7988897970d92a8806fb87fa52f751ef}{process}} (\mbox{\hyperlink{classsrsran_1_1resource__grid__writer}{resource\+\_\+grid\+\_\+writer}} \&grid, \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{structsrsran_1_1ssb__processor_1_1pdu__t}{pdu\+\_\+t}} \&pdu) \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{override}}
\begin{DoxyCompactList}\small\item\em Processes the SS/\+PBCH Block PDU and writes the resultant signal in the given grid. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsrsran_1_1ssb__processor}{srsran\+::ssb\+\_\+processor}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{virtual}} {\bfseries \texorpdfstring{$\sim$}{\string~}ssb\+\_\+processor} ()=\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{default}}
\begin{DoxyCompactList}\small\item\em Default destructor. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Static Public Attributes inherited from \mbox{\hyperlink{classsrsran_1_1ssb__processor}{srsran\+::ssb\+\_\+processor}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{static}} \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{constexpr}} \mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries BCH\+\_\+\+PAYLOAD\+\_\+\+SIZE} = 32
\begin{DoxyCompactList}\small\item\em Defines the BCH payload size. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Concurrent SSB processor pool. 

Wraps a concurrent pool of SSB processors. It assigns a SSB processor to each thread that processes SSB. 

\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classsrsran_1_1ssb__processor__pool_a1f3577e3bcf885c61e6f70d5f1fb9947}\label{classsrsran_1_1ssb__processor__pool_a1f3577e3bcf885c61e6f70d5f1fb9947} 
\index{srsran::ssb\_processor\_pool@{srsran::ssb\_processor\_pool}!ssb\_processor\_pool@{ssb\_processor\_pool}}
\index{ssb\_processor\_pool@{ssb\_processor\_pool}!srsran::ssb\_processor\_pool@{srsran::ssb\_processor\_pool}}
\doxysubsubsection{\texorpdfstring{ssb\_processor\_pool()}{ssb\_processor\_pool()}}
{\footnotesize\ttfamily srsran\+::ssb\+\_\+processor\+\_\+pool\+::ssb\+\_\+processor\+\_\+pool (\begin{DoxyParamCaption}\item[{std\+::shared\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1ssb__processor__pool_aa11048415beffed7c304d88c081c30cc}{ssb\+\_\+processor\+\_\+pool\+\_\+type}} $>$}]{processors\+\_\+ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



Creates a SSB processor pool from a list of processors. Ownership is transferred to the pool. 


\begin{DoxyCode}{0}
\DoxyCodeLine{00040\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ processors(std::move(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{processors\_}}))}
\DoxyCodeLine{00041\ \ \ \{}
\DoxyCodeLine{00042\ \ \ \ \ srsran\_assert(processors,\ \textcolor{stringliteral}{"{}Invalid\ processor\ pool."{}});}
\DoxyCodeLine{00043\ \ \ \}}

\end{DoxyCode}


\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1ssb__processor__pool_a7988897970d92a8806fb87fa52f751ef}\label{classsrsran_1_1ssb__processor__pool_a7988897970d92a8806fb87fa52f751ef} 
\index{srsran::ssb\_processor\_pool@{srsran::ssb\_processor\_pool}!process@{process}}
\index{process@{process}!srsran::ssb\_processor\_pool@{srsran::ssb\_processor\_pool}}
\doxysubsubsection{\texorpdfstring{process()}{process()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{void}} srsran\+::ssb\+\_\+processor\+\_\+pool\+::process (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsrsran_1_1resource__grid__writer}{resource\+\_\+grid\+\_\+writer}} \&}]{grid,  }\item[{\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{structsrsran_1_1ssb__processor_1_1pdu__t}{pdu\+\_\+t}} \&}]{pdu }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Processes the SS/\+PBCH Block PDU and writes the resultant signal in the given grid. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em grid} & Destination resource grid. \\
\hline
\mbox{\texttt{ in}}  & {\em pdu} & Properties to generate the SSB message. \\
\hline
\end{DoxyParams}


Implements \mbox{\hyperlink{classsrsran_1_1ssb__processor_a1eaf2b3d1c6909965f8b2c793c08092f}{srsran\+::ssb\+\_\+processor}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00047\ \ \ \{}
\DoxyCodeLine{00048\ \ \ \ \ ssb\_processor\&\ processor\ =\ processors-\/>get();}
\DoxyCodeLine{00049\ \ \ \ \ \textcolor{keywordflow}{return}\ processor.process(grid,\ pdu);}
\DoxyCodeLine{00050\ \ \ \}}

\end{DoxyCode}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
lib/phy/upper/channel\+\_\+processors/ssb\+\_\+processor\+\_\+pool.\+h\end{DoxyCompactItemize}
