<def f='codebrowser/include/hw/pci/pci.h' l='579' ll='585' type='uint16_t pci_word_test_and_clear_mask(uint8_t * config, uint16_t mask)'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='650' u='c' c='get_real_device'/>
<use f='codebrowser/hw/pci/pci.c' l='257' u='c' c='pci_do_device_reset'/>
<use f='codebrowser/hw/pci/pci.c' l='260' u='c' c='pci_do_device_reset'/>
<use f='codebrowser/hw/pci/pci_bridge.c' l='290' u='c' c='pci_bridge_disable_base_limit'/>
<use f='codebrowser/hw/pci/pci_bridge.c' l='294' u='c' c='pci_bridge_disable_base_limit'/>
<use f='codebrowser/hw/pci/pci_bridge.c' l='325' u='c' c='pci_bridge_reset'/>
<use f='codebrowser/hw/pci/pci_bridge.c' l='327' u='c' c='pci_bridge_reset'/>
<use f='codebrowser/hw/pci/pci_bridge.c' l='329' u='c' c='pci_bridge_reset'/>
<use f='codebrowser/hw/pci/pci_bridge.c' l='331' u='c' c='pci_bridge_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='210' u='c' c='pcie_cap_flags_set_vector'/>
<use f='codebrowser/hw/pci/pcie.c' l='413' u='c' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='419' u='c' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='459' u='c' c='pcie_cap_slot_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='476' u='c' c='pcie_cap_slot_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='487' u='c' c='pcie_cap_slot_reset'/>
<use f='codebrowser/hw/pci/pcie.c' l='512' u='c' c='pcie_cap_slot_write_config'/>
<use f='codebrowser/hw/pci/pcie.c' l='531' u='c' c='pcie_cap_slot_write_config'/>
<use f='codebrowser/hw/pci/pcie.c' l='606' u='c' c='pcie_cap_flr_write_config'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='36' u='c' c='pcie_port_init_reg'/>
<use f='codebrowser/hw/pci/shpc.c' l='145' u='c' c='shpc_set_status'/>
<use f='codebrowser/hw/pci/shpc.c' l='326' u='c' c='shpc_command'/>
