<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="WARNING" prefix="[HLS 200-40]" key="HLS_40_1850" tag="" content="Skipped source file &apos;input.data&apos;. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-40]" key="HLS_40_1850" tag="" content="Skipped source file &apos;check.data&apos;. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 219.866 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../CCode_backprop/local_support.c&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../CCode_backprop/backprop.c&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.215 seconds; current allocated memory: 221.824 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;add_bias_to_activations&apos; into &apos;matrix_vector_product_with_bias_input_layer&apos; (../CCode_backprop/backprop.c:36:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;add_bias_to_activations&apos; into &apos;matrix_vector_product_with_bias_second_layer&apos; (../CCode_backprop/backprop.c:50:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;add_bias_to_activations&apos; into &apos;matrix_vector_product_with_bias_output_layer&apos; (../CCode_backprop/backprop.c:64:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;matrix_vector_product_with_bias_input_layer&apos; into &apos;backprop&apos; (../CCode_backprop/backprop.c:246:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;RELU&apos; into &apos;backprop&apos; (../CCode_backprop/backprop.c:246:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;matrix_vector_product_with_bias_second_layer&apos; into &apos;backprop&apos; (../CCode_backprop/backprop.c:246:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;matrix_vector_product_with_bias_output_layer&apos; into &apos;backprop&apos; (../CCode_backprop/backprop.c:246:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;soft_max&apos; into &apos;backprop&apos; (../CCode_backprop/backprop.c:246:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;take_difference&apos; into &apos;backprop&apos; (../CCode_backprop/backprop.c:246:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;get_delta_matrix_weights3&apos; into &apos;backprop&apos; (../CCode_backprop/backprop.c:246:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;get_oracle_activations2&apos; into &apos;backprop&apos; (../CCode_backprop/backprop.c:246:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;get_delta_matrix_weights2&apos; into &apos;backprop&apos; (../CCode_backprop/backprop.c:246:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;get_oracle_activations1&apos; into &apos;backprop&apos; (../CCode_backprop/backprop.c:246:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;get_delta_matrix_weights1&apos; into &apos;backprop&apos; (../CCode_backprop/backprop.c:246:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.09 seconds; current allocated memory: 224.542 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 224.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 226.662 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 225.904 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_164_2&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_169_3&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_178_5&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_182_6&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_190_8&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_195_9&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_204_11&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_208_12&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_216_14&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_221_15&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_230_17&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_234_18&apos; (../CCode_backprop/backprop.c:158) in function &apos;update_weights.1&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_38_1&apos; (../CCode_backprop/backprop.c:37) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_1&apos; (../CCode_backprop/backprop.c:27) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_18_1&apos; (../CCode_backprop/backprop.c:17) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_52_1&apos; (../CCode_backprop/backprop.c:51) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_1&apos; (../CCode_backprop/backprop.c:27) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_18_1&apos; (../CCode_backprop/backprop.c:17) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_66_1&apos; (../CCode_backprop/backprop.c:65) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_1&apos; (../CCode_backprop/backprop.c:27) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_18_1&apos; (../CCode_backprop/backprop.c:17) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_8_1&apos; (../CCode_backprop/backprop.c:4) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_11_2&apos; (../CCode_backprop/backprop.c:4) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_80_1&apos; (../CCode_backprop/backprop.c:79) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_89_1&apos; (../CCode_backprop/backprop.c:88) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_101_1&apos; (../CCode_backprop/backprop.c:100) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_114_1&apos; (../CCode_backprop/backprop.c:113) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_126_1&apos; (../CCode_backprop/backprop.c:125) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_139_1&apos; (../CCode_backprop/backprop.c:138) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_276_2&apos; (../CCode_backprop/backprop.c:258) in function &apos;backprop&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_38_1&apos; (../CCode_backprop/backprop.c:37) in function &apos;backprop&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_52_1&apos; (../CCode_backprop/backprop.c:51) in function &apos;backprop&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_66_1&apos; (../CCode_backprop/backprop.c:65) in function &apos;backprop&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_89_1&apos; (../CCode_backprop/backprop.c:88) in function &apos;backprop&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_101_1&apos; (../CCode_backprop/backprop.c:100) in function &apos;backprop&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_114_1&apos; (../CCode_backprop/backprop.c:113) in function &apos;backprop&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_126_1&apos; (../CCode_backprop/backprop.c:125) in function &apos;backprop&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_139_1&apos; (../CCode_backprop/backprop.c:138) in function &apos;backprop&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_40_2&apos; (../CCode_backprop/backprop.c:37) in function &apos;backprop&apos; completely with a factor of 13." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_54_2&apos; (../CCode_backprop/backprop.c:51) in function &apos;backprop&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_68_2&apos; (../CCode_backprop/backprop.c:65) in function &apos;backprop&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_90_2&apos; (../CCode_backprop/backprop.c:88) in function &apos;backprop&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_103_2&apos; (../CCode_backprop/backprop.c:100) in function &apos;backprop&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_115_2&apos; (../CCode_backprop/backprop.c:113) in function &apos;backprop&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_128_2&apos; (../CCode_backprop/backprop.c:125) in function &apos;backprop&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_140_2&apos; (../CCode_backprop/backprop.c:138) in function &apos;backprop&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_115" tag="" content="Automatically partitioning small array &apos;activations3&apos; (../CCode_backprop/backprop.c:262) completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_115" tag="" content="Automatically partitioning small array &apos;dactivations3&apos; (../CCode_backprop/backprop.c:265) completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_115" tag="" content="Automatically partitioning small array &apos;net_outputs&apos; (../CCode_backprop/backprop.c:266) completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_115" tag="" content="Automatically partitioning small array &apos;output_difference&apos; (../CCode_backprop/backprop.c:268) completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;activations3&apos; (../CCode_backprop/backprop.c:262) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;dactivations3&apos; (../CCode_backprop/backprop.c:265) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;net_outputs&apos; (../CCode_backprop/backprop.c:266) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;output_difference&apos; (../CCode_backprop/backprop.c:268) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../CCode_backprop/backprop.c:258:8) in function &apos;backprop&apos;... converting 7 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.658 seconds; current allocated memory: 251.128 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_163_1&apos; (../CCode_backprop/backprop.c:158:9) in function &apos;update_weights.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_177_4&apos; (../CCode_backprop/backprop.c:158:9) in function &apos;update_weights.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_189_7&apos; (../CCode_backprop/backprop.c:158:9) in function &apos;update_weights.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_203_10&apos; (../CCode_backprop/backprop.c:158:9) in function &apos;update_weights.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_215_13&apos; (../CCode_backprop/backprop.c:158:9) in function &apos;update_weights.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_229_16&apos; (../CCode_backprop/backprop.c:158:9) in function &apos;update_weights.1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_275_1&apos; (../CCode_backprop/backprop.c:258:6) in function &apos;backprop&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;activations1&apos; (../CCode_backprop/backprop.c:277:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;activations2&apos; (../CCode_backprop/backprop.c:278:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;activations1&apos; (../CCode_backprop/backprop.c:41:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;activations1&apos; (../CCode_backprop/backprop.c:29:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;dactivations1&apos; (../CCode_backprop/backprop.c:19:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;activations1&apos; (../CCode_backprop/backprop.c:20:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;activations2&apos; (../CCode_backprop/backprop.c:55:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;delta_weights3&apos; (../CCode_backprop/backprop.c:91:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;oracle_activations2&apos; (../CCode_backprop/backprop.c:106:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;delta_weights2&apos; (../CCode_backprop/backprop.c:116:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;oracle_activations1&apos; (../CCode_backprop/backprop.c:131:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;delta_weights1&apos; (../CCode_backprop/backprop.c:141:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.342 seconds; current allocated memory: 268.930 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;backprop&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;update_weights.1&apos; to &apos;update_weights_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;update_weights_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_163_1_VITIS_LOOP_164_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_163_1_VITIS_LOOP_164_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights1_addr_write_ln165&apos;, ../CCode_backprop/backprop.c:165) of variable &apos;bitcast_ln165_1&apos;, ../CCode_backprop/backprop.c:165 on array &apos;weights1&apos; and &apos;load&apos; operation (&apos;weights1_load&apos;, ../CCode_backprop/backprop.c:165) on array &apos;weights1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_163_1_VITIS_LOOP_164_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights1_addr_write_ln165&apos;, ../CCode_backprop/backprop.c:165) of variable &apos;bitcast_ln165_1&apos;, ../CCode_backprop/backprop.c:165 on array &apos;weights1&apos; and &apos;load&apos; operation (&apos;weights1_load&apos;, ../CCode_backprop/backprop.c:165) on array &apos;weights1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_163_1_VITIS_LOOP_164_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights1_addr_write_ln165&apos;, ../CCode_backprop/backprop.c:165) of variable &apos;bitcast_ln165_1&apos;, ../CCode_backprop/backprop.c:165 on array &apos;weights1&apos; and &apos;load&apos; operation (&apos;weights1_load&apos;, ../CCode_backprop/backprop.c:165) on array &apos;weights1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 23, loop &apos;VITIS_LOOP_163_1_VITIS_LOOP_164_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_169_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;biases1_addr_write_ln170&apos;, ../CCode_backprop/backprop.c:170) of variable &apos;bitcast_ln170_1&apos;, ../CCode_backprop/backprop.c:170 on array &apos;biases1&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;biases1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 23, loop &apos;VITIS_LOOP_169_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_177_4_VITIS_LOOP_178_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_177_4_VITIS_LOOP_178_5&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights1_addr_1_write_ln179&apos;, ../CCode_backprop/backprop.c:179) of variable &apos;bitcast_ln179_1&apos;, ../CCode_backprop/backprop.c:179 on array &apos;weights1&apos; and &apos;load&apos; operation (&apos;weights1_load_1&apos;, ../CCode_backprop/backprop.c:179) on array &apos;weights1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_177_4_VITIS_LOOP_178_5&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights1_addr_1_write_ln179&apos;, ../CCode_backprop/backprop.c:179) of variable &apos;bitcast_ln179_1&apos;, ../CCode_backprop/backprop.c:179 on array &apos;weights1&apos; and &apos;load&apos; operation (&apos;weights1_load_1&apos;, ../CCode_backprop/backprop.c:179) on array &apos;weights1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_177_4_VITIS_LOOP_178_5&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights1_addr_1_write_ln179&apos;, ../CCode_backprop/backprop.c:179) of variable &apos;bitcast_ln179_1&apos;, ../CCode_backprop/backprop.c:179 on array &apos;weights1&apos; and &apos;load&apos; operation (&apos;weights1_load_1&apos;, ../CCode_backprop/backprop.c:179) on array &apos;weights1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_177_4_VITIS_LOOP_178_5&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights1_addr_1_write_ln179&apos;, ../CCode_backprop/backprop.c:179) of variable &apos;bitcast_ln179_1&apos;, ../CCode_backprop/backprop.c:179 on array &apos;weights1&apos; and &apos;load&apos; operation (&apos;weights1_load_1&apos;, ../CCode_backprop/backprop.c:179) on array &apos;weights1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_177_4_VITIS_LOOP_178_5&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;reuse_reg73_write_ln179&apos;, ../CCode_backprop/backprop.c:179) of variable &apos;bitcast_ln179_1&apos;, ../CCode_backprop/backprop.c:179 on local variable &apos;reuse_reg73&apos; and &apos;load&apos; operation (&apos;reuse_reg73_load&apos;) on local variable &apos;reuse_reg73&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_177_4_VITIS_LOOP_178_5&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;reuse_reg73_write_ln179&apos;, ../CCode_backprop/backprop.c:179) of variable &apos;bitcast_ln179_1&apos;, ../CCode_backprop/backprop.c:179 on local variable &apos;reuse_reg73&apos; and &apos;load&apos; operation (&apos;reuse_reg73_load&apos;) on local variable &apos;reuse_reg73&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_177_4_VITIS_LOOP_178_5&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;reuse_reg73_write_ln179&apos;, ../CCode_backprop/backprop.c:179) of variable &apos;bitcast_ln179_1&apos;, ../CCode_backprop/backprop.c:179 on local variable &apos;reuse_reg73&apos; and &apos;load&apos; operation (&apos;reuse_reg73_load&apos;) on local variable &apos;reuse_reg73&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 34, loop &apos;VITIS_LOOP_177_4_VITIS_LOOP_178_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_182_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;biases1_addr_1_write_ln183&apos;, ../CCode_backprop/backprop.c:183) of variable &apos;bitcast_ln183_1&apos;, ../CCode_backprop/backprop.c:183 on array &apos;biases1&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;biases1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 34, loop &apos;VITIS_LOOP_182_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_189_7_VITIS_LOOP_190_8&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_189_7_VITIS_LOOP_190_8&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights2_addr_write_ln191&apos;, ../CCode_backprop/backprop.c:191) of variable &apos;bitcast_ln191_1&apos;, ../CCode_backprop/backprop.c:191 on array &apos;weights2&apos; and &apos;load&apos; operation (&apos;weights2_load&apos;, ../CCode_backprop/backprop.c:191) on array &apos;weights2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_189_7_VITIS_LOOP_190_8&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights2_addr_write_ln191&apos;, ../CCode_backprop/backprop.c:191) of variable &apos;bitcast_ln191_1&apos;, ../CCode_backprop/backprop.c:191 on array &apos;weights2&apos; and &apos;load&apos; operation (&apos;weights2_load&apos;, ../CCode_backprop/backprop.c:191) on array &apos;weights2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_189_7_VITIS_LOOP_190_8&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights2_addr_write_ln191&apos;, ../CCode_backprop/backprop.c:191) of variable &apos;bitcast_ln191_1&apos;, ../CCode_backprop/backprop.c:191 on array &apos;weights2&apos; and &apos;load&apos; operation (&apos;weights2_load&apos;, ../CCode_backprop/backprop.c:191) on array &apos;weights2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 23, loop &apos;VITIS_LOOP_189_7_VITIS_LOOP_190_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_195_9&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;biases2_addr_write_ln196&apos;, ../CCode_backprop/backprop.c:196) of variable &apos;bitcast_ln196_1&apos;, ../CCode_backprop/backprop.c:196 on array &apos;biases2&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;biases2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 23, loop &apos;VITIS_LOOP_195_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_203_10_VITIS_LOOP_204_11&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_203_10_VITIS_LOOP_204_11&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights2_addr_1_write_ln205&apos;, ../CCode_backprop/backprop.c:205) of variable &apos;bitcast_ln205_1&apos;, ../CCode_backprop/backprop.c:205 on array &apos;weights2&apos; and &apos;load&apos; operation (&apos;weights2_load_1&apos;, ../CCode_backprop/backprop.c:205) on array &apos;weights2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_203_10_VITIS_LOOP_204_11&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights2_addr_1_write_ln205&apos;, ../CCode_backprop/backprop.c:205) of variable &apos;bitcast_ln205_1&apos;, ../CCode_backprop/backprop.c:205 on array &apos;weights2&apos; and &apos;load&apos; operation (&apos;weights2_load_1&apos;, ../CCode_backprop/backprop.c:205) on array &apos;weights2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_203_10_VITIS_LOOP_204_11&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights2_addr_1_write_ln205&apos;, ../CCode_backprop/backprop.c:205) of variable &apos;bitcast_ln205_1&apos;, ../CCode_backprop/backprop.c:205 on array &apos;weights2&apos; and &apos;load&apos; operation (&apos;weights2_load_1&apos;, ../CCode_backprop/backprop.c:205) on array &apos;weights2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_203_10_VITIS_LOOP_204_11&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between &apos;store&apos; operation (&apos;weights2_addr_1_write_ln205&apos;, ../CCode_backprop/backprop.c:205) of variable &apos;bitcast_ln205_1&apos;, ../CCode_backprop/backprop.c:205 on array &apos;weights2&apos; and &apos;load&apos; operation (&apos;weights2_load_1&apos;, ../CCode_backprop/backprop.c:205) on array &apos;weights2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_203_10_VITIS_LOOP_204_11&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;reuse_reg85_write_ln205&apos;, ../CCode_backprop/backprop.c:205) of variable &apos;bitcast_ln205_1&apos;, ../CCode_backprop/backprop.c:205 on local variable &apos;reuse_reg85&apos; and &apos;load&apos; operation (&apos;reuse_reg85_load&apos;) on local variable &apos;reuse_reg85&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_203_10_VITIS_LOOP_204_11&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;reuse_reg85_write_ln205&apos;, ../CCode_backprop/backprop.c:205) of variable &apos;bitcast_ln205_1&apos;, ../CCode_backprop/backprop.c:205 on local variable &apos;reuse_reg85&apos; and &apos;load&apos; operation (&apos;reuse_reg85_load&apos;) on local variable &apos;reuse_reg85&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;update_weights_1&apos; (loop &apos;VITIS_LOOP_203_10_VITIS_LOOP_204_11&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;reuse_reg85_write_ln205&apos;, ../CCode_backprop/backprop.c:205) of variable &apos;bitcast_ln205_1&apos;, ../CCode_backprop/backprop.c:205 on local variable &apos;reuse_reg85&apos; and &apos;load&apos; operation (&apos;reuse_reg85_load&apos;) on local variable &apos;reuse_reg85&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 34, loop &apos;VITIS_LOOP_203_10_VITIS_LOOP_204_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_208_12&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;biases2_addr_1_write_ln209&apos;, ../CCode_backprop/backprop.c:209) of variable &apos;bitcast_ln209_1&apos;, ../CCode_backprop/backprop.c:209 on array &apos;biases2&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;biases2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 34, loop &apos;VITIS_LOOP_208_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_215_13_VITIS_LOOP_216_14&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;weights3_addr_write_ln217&apos;, ../CCode_backprop/backprop.c:217) of variable &apos;bitcast_ln217_1&apos;, ../CCode_backprop/backprop.c:217 on array &apos;weights3&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weights3&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 23, loop &apos;VITIS_LOOP_215_13_VITIS_LOOP_216_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_221_15&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;biases3_addr_write_ln222&apos;, ../CCode_backprop/backprop.c:222) of variable &apos;bitcast_ln222_1&apos;, ../CCode_backprop/backprop.c:222 on array &apos;biases3&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;biases3&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 21, loop &apos;VITIS_LOOP_221_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_229_16_VITIS_LOOP_230_17&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;weights3_addr_1_write_ln231&apos;, ../CCode_backprop/backprop.c:231) of variable &apos;bitcast_ln231_1&apos;, ../CCode_backprop/backprop.c:231 on array &apos;weights3&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weights3&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 34, loop &apos;VITIS_LOOP_229_16_VITIS_LOOP_230_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_234_18&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;biases3_addr_1_write_ln235&apos;, ../CCode_backprop/backprop.c:235) of variable &apos;bitcast_ln235_1&apos;, ../CCode_backprop/backprop.c:235 on array &apos;biases3&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;biases3&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 34, loop &apos;VITIS_LOOP_234_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.378 seconds; current allocated memory: 271.353 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_705" tag="" content="After resource sharing, estimated clock period (10.9521ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0.1ns, effective delay budget: 9.9ns)." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_707" tag="" content="The critical path consists of the following:
	&apos;load&apos; operation (&apos;reuse_reg_load&apos;) on local variable &apos;reuse_reg&apos; (0 ns)
	&apos;select&apos; operation (&apos;reuse_select&apos;, ../CCode_backprop/backprop.c:165) (1.48 ns)
	&apos;dsub&apos; operation (&apos;sub&apos;, ../CCode_backprop/backprop.c:165) (9.47 ns)" resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.134 seconds; current allocated memory: 274.837 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backprop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_276_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_276_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_38_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;weights1_load_1&apos;, ../CCode_backprop/backprop.c:41) on array &apos;weights1&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weights1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 13, Depth = 74, loop &apos;VITIS_LOOP_38_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_28_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_18_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 54, loop &apos;VITIS_LOOP_18_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_52_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;weights2_load_1&apos;, ../CCode_backprop/backprop.c:55) on array &apos;weights2&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weights2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 64, Depth = 329, loop &apos;VITIS_LOOP_52_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_28_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_18_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 54, loop &apos;VITIS_LOOP_18_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_66_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;weights3_load_1&apos;, ../CCode_backprop/backprop.c:69) on array &apos;weights3&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weights3&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 64, Depth = 328, loop &apos;VITIS_LOOP_66_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backprop&apos; (loop &apos;VITIS_LOOP_28_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;dadd&apos; operation (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) and &apos;mux&apos; operation (&apos;tmp_5&apos;, ../CCode_backprop/backprop.c:29)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backprop&apos; (loop &apos;VITIS_LOOP_28_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;dadd&apos; operation (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) and &apos;mux&apos; operation (&apos;tmp_5&apos;, ../CCode_backprop/backprop.c:29)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backprop&apos; (loop &apos;VITIS_LOOP_28_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;dadd&apos; operation (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) and &apos;mux&apos; operation (&apos;tmp_5&apos;, ../CCode_backprop/backprop.c:29)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backprop&apos; (loop &apos;VITIS_LOOP_28_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;dadd&apos; operation (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) and &apos;mux&apos; operation (&apos;tmp_5&apos;, ../CCode_backprop/backprop.c:29)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backprop&apos; (loop &apos;VITIS_LOOP_28_1&apos;): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between &apos;dadd&apos; operation (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) and &apos;mux&apos; operation (&apos;tmp_5&apos;, ../CCode_backprop/backprop.c:29)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 6, Depth = 7, loop &apos;VITIS_LOOP_28_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_18_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backprop&apos; (loop &apos;VITIS_LOOP_18_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;phi&apos; operation (&apos;activations3[2]&apos;) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20) and &apos;phi&apos; operation (&apos;activations3_2_8&apos;, ../CCode_backprop/backprop.c:20) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backprop&apos; (loop &apos;VITIS_LOOP_18_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;phi&apos; operation (&apos;activations3[2]&apos;) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20) and &apos;phi&apos; operation (&apos;activations3_2_8&apos;, ../CCode_backprop/backprop.c:20) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backprop&apos; (loop &apos;VITIS_LOOP_18_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;phi&apos; operation (&apos;activations3[2]&apos;) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20) and &apos;phi&apos; operation (&apos;activations3_2_8&apos;, ../CCode_backprop/backprop.c:20) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backprop&apos; (loop &apos;VITIS_LOOP_18_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;phi&apos; operation (&apos;activations3[2]&apos;) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20) and &apos;phi&apos; operation (&apos;activations3_2_8&apos;, ../CCode_backprop/backprop.c:20) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backprop&apos; (loop &apos;VITIS_LOOP_18_1&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between &apos;phi&apos; operation (&apos;activations3[2]&apos;) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20) and &apos;phi&apos; operation (&apos;activations3_2_8&apos;, ../CCode_backprop/backprop.c:20) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;backprop&apos; (loop &apos;VITIS_LOOP_18_1&apos;): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between &apos;phi&apos; operation (&apos;activations3[2]&apos;) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20) and &apos;phi&apos; operation (&apos;activations3_2_8&apos;, ../CCode_backprop/backprop.c:20) with incoming values : (&apos;select_ln279&apos;, ../CCode_backprop/backprop.c:279) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:69) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:29) (&apos;activations3[0]&apos;, ../CCode_backprop/backprop.c:20)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 52, Depth = 53, loop &apos;VITIS_LOOP_18_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_8_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop &apos;VITIS_LOOP_8_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_11_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop &apos;VITIS_LOOP_11_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_80_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop &apos;VITIS_LOOP_80_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_89_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;delta_weights3_addr_2_write_ln91&apos;, ../CCode_backprop/backprop.c:91) of variable &apos;mul_i3_2&apos;, ../CCode_backprop/backprop.c:91 on array &apos;delta_weights3&apos;, ../CCode_backprop/backprop.c:271 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;delta_weights3&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 10, loop &apos;VITIS_LOOP_89_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_101_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;weights3_load_65&apos;, ../CCode_backprop/backprop.c:104) on array &apos;weights3&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weights3&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 3, Depth = 30, loop &apos;VITIS_LOOP_101_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_114_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;delta_weights2_addr_2_write_ln116&apos;, ../CCode_backprop/backprop.c:116) of variable &apos;mul_i4_2&apos;, ../CCode_backprop/backprop.c:116 on array &apos;delta_weights2&apos;, ../CCode_backprop/backprop.c:270 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;delta_weights2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 40, loop &apos;VITIS_LOOP_114_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_126_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;weights2_load_65&apos;, ../CCode_backprop/backprop.c:129) on array &apos;weights2&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;weights2&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 64, Depth = 335, loop &apos;VITIS_LOOP_126_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_139_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;store&apos; operation (&apos;delta_weights1_addr_2_write_ln141&apos;, ../CCode_backprop/backprop.c:141) of variable &apos;mul_i6_2&apos;, ../CCode_backprop/backprop.c:141 on array &apos;delta_weights1&apos;, ../CCode_backprop/backprop.c:269 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;delta_weights1&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 40, loop &apos;VITIS_LOOP_139_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 17 seconds. CPU system time: 0 seconds. Elapsed time: 17.094 seconds; current allocated memory: 287.068 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_705" tag="" content="After resource sharing, estimated clock period (12.6584ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0.1ns, effective delay budget: 9.9ns)." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_707" tag="" content="The critical path consists of the following:
	&apos;load&apos; operation (&apos;dactivations3_2_load&apos;, ../CCode_backprop/backprop.c:81) on local variable &apos;dactivations3[2]&apos; (0 ns)
	&apos;mux&apos; operation (&apos;tmp_s&apos;, ../CCode_backprop/backprop.c:81) (1.71 ns)
	&apos;dmul&apos; operation (&apos;output_difference[0]&apos;, ../CCode_backprop/backprop.c:81) (11 ns)" resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.577 seconds; current allocated memory: 318.888 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;update_weights_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ddiv_64ns_64ns_64_31_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dsqrt_64ns_64ns_64_30_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_32_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;update_weights_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.411 seconds; current allocated memory: 325.116 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backprop&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;backprop/weights1&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;backprop/weights2&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;backprop/weights3&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;backprop/biases1&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;backprop/biases2&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;backprop/biases3&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;backprop/training_data&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;backprop/training_targets&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;backprop&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;biases3&apos;, &apos;biases1&apos;, &apos;biases2&apos;, &apos;weights3&apos;, &apos;training_targets&apos;, &apos;weights1&apos;, &apos;weights2&apos;, &apos;training_data&apos; to AXI-Lite port BUS_A." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadddsub_64ns_64ns_64_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ddiv_64ns_64ns_64_31_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dexp_64ns_64ns_64_15_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_6_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_32_64_1_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backprop&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.128 seconds; current allocated memory: 360.926 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;backprop_activations1_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;backprop_dactivations1_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;backprop_delta_weights1_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;backprop_delta_weights2_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;backprop_delta_weights3_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;backprop_oracle_activations1_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 11 seconds. CPU system time: 6 seconds. Elapsed time: 16.303 seconds; current allocated memory: 407.281 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for backprop." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for backprop." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 79.00 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 52 seconds. CPU system time: 7 seconds. Elapsed time: 63.361 seconds; current allocated memory: 407.813 MB." resolution=""/>
</Messages>
