<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CTILAR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CTILAR, CTI Lock Access Register</h1><p>The CTILAR characteristics are:</p><h2>Purpose</h2>
          <p>Allows or disallows access to the CTI registers through a memory-mapped interface.</p>
        <p>This 
        register
       is part of the Cross-Trigger Interface registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Default</th></tr><tr><td>WO</td></tr></table><h2>Configuration</h2><p>CTILAR is in the Debug power domain.
      </p>
          <p>If <span class="arm-defined-word">OPTIONAL</span> memory-mapped access to the external debug interface is supported then an <span class="arm-defined-word">OPTIONAL</span> Software Lock can be implemented as part of CoreSight compliance.</p>
        
          <p>CTILAR ignores writes if the Software lock is not implemented and ignores writes for other accesses to the external debug interface.</p>
        
          <p>The Software Lock provides a lock to prevent memory-mapped writes to the Cross-Trigger Interface registers. Use of this lock mechanism reduces the risk of accidental damage to the contents of the Cross-Trigger Interface registers. It does not, and cannot, prevent all accidental or malicious damage.</p>
        
          <p>Software uses CTILAR to set or clear the lock, and <a href="ext-ctilsr.html">CTILSR</a> to check the current status of the lock.</p>
        <h2>Attributes</h2>
          <p>CTILAR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CTILAR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#KEY">KEY</a></td></tr></tbody></table><h4 id="KEY">KEY, bits [31:0]
                  </h4>
              <p>Lock Access control. Writing the key value <span class="hexnumber">0xC5ACCE55</span> to this field unlocks the lock, enabling write accesses to this component's registers through a memory-mapped interface.</p>
            
              <p>Writing any other value to this register locks the lock, disabling write accesses to this component's registers through a memory mapped interface.</p>
            <h2>Accessing the CTILAR</h2><p>CTILAR can be accessed through a memory-mapped access to the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>CTI</td><td>
          <span class="hexnumber">0xFB0</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright Â© 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
