--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
sytem_stub.twr -v 30 -l 30 sytem_stub_routed.ncd sytem_stub.pcf

Design file:              sytem_stub_routed.ncd
Physical constraint file: sytem_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.04 2012-12-04)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 10 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43619 paths analyzed, 4210 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.289ns.
--------------------------------------------------------------------------------
Slack:                  2.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4 (FF)
  Destination:          sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.199ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.816 - 0.871)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4 to sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y90.AQ      Tcko                  0.518   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4
    SLICE_X28Y91.D6      net (fanout=32)       0.938   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4
    SLICE_X28Y91.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y92.A5      net (fanout=10)       0.508   sytem_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X28Y92.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.D1      net (fanout=1)        0.954   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X28Y97.A5      net (fanout=3)        0.579   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y97.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X28Y95.A2      net (fanout=6)        0.823   sytem_i/axi_interconnect_1/N22
    SLICE_X28Y95.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[10]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X28Y93.D1      net (fanout=1)        0.815   sytem_i/axi_interconnect_1/N47
    SLICE_X28Y93.D       Tilo                  0.124   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.AX      net (fanout=1)        0.465   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.CLK     Tdick                 0.031   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.199ns (2.117ns logic, 5.082ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  2.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.217ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y89.BQ      Tcko                  0.456   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X28Y91.D1      net (fanout=9)        1.018   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X28Y91.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y92.A5      net (fanout=10)       0.508   sytem_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X28Y92.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.D1      net (fanout=1)        0.954   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X28Y97.A5      net (fanout=3)        0.579   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y97.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X28Y95.A2      net (fanout=6)        0.823   sytem_i/axi_interconnect_1/N22
    SLICE_X28Y95.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[10]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X28Y93.D1      net (fanout=1)        0.815   sytem_i/axi_interconnect_1/N47
    SLICE_X28Y93.D       Tilo                  0.124   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.AX      net (fanout=1)        0.465   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.CLK     Tdick                 0.031   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.217ns (2.055ns logic, 5.162ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  2.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4 (FF)
  Destination:          sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.143ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.816 - 0.871)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4 to sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y90.AQ      Tcko                  0.518   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4
    SLICE_X28Y91.D6      net (fanout=32)       0.938   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4
    SLICE_X28Y91.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y92.A5      net (fanout=10)       0.508   sytem_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X28Y92.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.D1      net (fanout=1)        0.954   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X28Y97.A5      net (fanout=3)        0.579   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y97.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X27Y93.B4      net (fanout=6)        0.777   sytem_i/axi_interconnect_1/N22
    SLICE_X27Y93.B       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[12]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0
    SLICE_X28Y93.D2      net (fanout=1)        0.805   sytem_i/axi_interconnect_1/N45
    SLICE_X28Y93.D       Tilo                  0.124   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.AX      net (fanout=1)        0.465   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.CLK     Tdick                 0.031   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.143ns (2.117ns logic, 5.026ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  2.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.161ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y89.BQ      Tcko                  0.456   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X28Y91.D1      net (fanout=9)        1.018   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X28Y91.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y92.A5      net (fanout=10)       0.508   sytem_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X28Y92.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.D1      net (fanout=1)        0.954   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X28Y97.A5      net (fanout=3)        0.579   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y97.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X27Y93.B4      net (fanout=6)        0.777   sytem_i/axi_interconnect_1/N22
    SLICE_X27Y93.B       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[12]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0
    SLICE_X28Y93.D2      net (fanout=1)        0.805   sytem_i/axi_interconnect_1/N45
    SLICE_X28Y93.D       Tilo                  0.124   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.AX      net (fanout=1)        0.465   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.CLK     Tdick                 0.031   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.161ns (2.055ns logic, 5.106ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  2.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.082ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.816 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y91.BQ      Tcko                  0.456   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X28Y91.D2      net (fanout=35)       0.883   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X28Y91.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y92.A5      net (fanout=10)       0.508   sytem_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X28Y92.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.D1      net (fanout=1)        0.954   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X28Y97.A5      net (fanout=3)        0.579   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y97.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X28Y95.A2      net (fanout=6)        0.823   sytem_i/axi_interconnect_1/N22
    SLICE_X28Y95.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[10]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X28Y93.D1      net (fanout=1)        0.815   sytem_i/axi_interconnect_1/N47
    SLICE_X28Y93.D       Tilo                  0.124   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.AX      net (fanout=1)        0.465   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.CLK     Tdick                 0.031   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.082ns (2.055ns logic, 5.027ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  2.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.022ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO0  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.A1      net (fanout=4)        1.453   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]
    SLICE_X40Y89.COUT    Topcya                0.656   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<5>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X40Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]
    SLICE_X40Y92.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X40Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
    SLICE_X40Y93.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor<21>
    SLICE_X42Y93.B1      net (fanout=6)        0.849   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]
    SLICE_X42Y93.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<25>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      7.022ns (4.720ns logic, 2.302ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack:                  2.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.998ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO3  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.D1      net (fanout=5)        1.560   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[3]
    SLICE_X40Y89.COUT    Topcyd                0.525   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<8>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X40Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]
    SLICE_X40Y92.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X40Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
    SLICE_X40Y93.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor<21>
    SLICE_X42Y93.B1      net (fanout=6)        0.849   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]
    SLICE_X42Y93.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<25>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.998ns (4.589ns logic, 2.409ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack:                  2.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.071ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y89.CQ      Tcko                  0.456   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X28Y91.D3      net (fanout=34)       0.872   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X28Y91.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y92.A5      net (fanout=10)       0.508   sytem_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X28Y92.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.D1      net (fanout=1)        0.954   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X28Y97.A5      net (fanout=3)        0.579   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y97.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X28Y95.A2      net (fanout=6)        0.823   sytem_i/axi_interconnect_1/N22
    SLICE_X28Y95.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[10]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X28Y93.D1      net (fanout=1)        0.815   sytem_i/axi_interconnect_1/N47
    SLICE_X28Y93.D       Tilo                  0.124   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.AX      net (fanout=1)        0.465   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.CLK     Tdick                 0.031   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.071ns (2.055ns logic, 5.016ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  2.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.992ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO6  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.D2      net (fanout=5)        1.554   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[6]
    SLICE_X40Y89.COUT    Topcyd                0.525   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<8>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X40Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]
    SLICE_X40Y92.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X40Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
    SLICE_X40Y93.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor<21>
    SLICE_X42Y93.B1      net (fanout=6)        0.849   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]
    SLICE_X42Y93.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<25>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.992ns (4.589ns logic, 2.403ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack:                  2.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.991ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO5  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.C2      net (fanout=5)        1.556   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[5]
    SLICE_X40Y89.COUT    Topcyc                0.522   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<7>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X40Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]
    SLICE_X40Y92.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X40Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
    SLICE_X40Y93.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor<21>
    SLICE_X42Y93.B1      net (fanout=6)        0.849   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]
    SLICE_X42Y93.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<25>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (4.586ns logic, 2.405ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack:                  2.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.988ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO0  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.A1      net (fanout=4)        1.453   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]
    SLICE_X40Y89.COUT    Topcya                0.656   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<5>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X42Y90.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[13]
    SLICE_X42Y90.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[15]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<13>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<15>
    SLICE_X42Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[15]
    SLICE_X42Y91.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<19>
    SLICE_X42Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]
    SLICE_X42Y92.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.988ns (4.729ns logic, 2.259ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack:                  2.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO15 Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y92.B1      net (fanout=17)       1.742   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[15]
    SLICE_X40Y92.COUT    Topcyb                0.674   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<18>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X40Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
    SLICE_X40Y93.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor<21>
    SLICE_X42Y93.B1      net (fanout=6)        0.849   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]
    SLICE_X42Y93.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<25>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (4.396ns logic, 2.591ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack:                  2.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.985ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO0  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.A1      net (fanout=4)        1.453   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]
    SLICE_X40Y89.COUT    Topcya                0.656   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<5>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X42Y91.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[17]
    SLICE_X42Y91.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<17>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<19>
    SLICE_X42Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]
    SLICE_X42Y92.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (4.726ns logic, 2.259ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack:                  2.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.982ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO0  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.A1      net (fanout=4)        1.453   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]
    SLICE_X40Y89.COUT    Topcya                0.656   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<5>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X40Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]
    SLICE_X40Y92.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X42Y92.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[21]
    SLICE_X42Y92.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<21>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.982ns (4.723ns logic, 2.259ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack:                  2.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.026ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.816 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y91.BQ      Tcko                  0.456   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X28Y91.D2      net (fanout=35)       0.883   sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X28Y91.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F
                                                       sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y92.A5      net (fanout=10)       0.508   sytem_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X28Y92.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.D1      net (fanout=1)        0.954   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X29Y94.CMUX    Topdc                 0.536   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X28Y97.A5      net (fanout=3)        0.579   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y97.A       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X27Y93.B4      net (fanout=6)        0.777   sytem_i/axi_interconnect_1/N22
    SLICE_X27Y93.B       Tilo                  0.124   sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[12]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0
    SLICE_X28Y93.D2      net (fanout=1)        0.805   sytem_i/axi_interconnect_1/N45
    SLICE_X28Y93.D       Tilo                  0.124   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.AX      net (fanout=1)        0.465   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X30Y92.CLK     Tdick                 0.031   sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.026ns (2.055ns logic, 4.971ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  2.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.976ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO15 Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y92.A1      net (fanout=17)       1.749   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[15]
    SLICE_X40Y92.COUT    Topcya                0.656   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<17>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X40Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
    SLICE_X40Y93.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor<21>
    SLICE_X42Y93.B1      net (fanout=6)        0.849   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]
    SLICE_X42Y93.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<25>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.976ns (4.378ns logic, 2.598ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  2.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.964ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO3  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.D1      net (fanout=5)        1.560   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[3]
    SLICE_X40Y89.COUT    Topcyd                0.525   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<8>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X42Y90.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[13]
    SLICE_X42Y90.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[15]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<13>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<15>
    SLICE_X42Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[15]
    SLICE_X42Y91.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<19>
    SLICE_X42Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]
    SLICE_X42Y92.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.964ns (4.598ns logic, 2.366ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack:                  2.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_left/fir_left/fir_io_if_U/_x_5 (FF)
  Destination:          sytem_i/fir_left/fir_left/fir_io_if_U/rdata_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.710ns (Levels of Logic = 7)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_left/fir_left/fir_io_if_U/_x_5 to sytem_i/fir_left/fir_left/fir_io_if_U/rdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y100.DMUX   Tshcko                0.652   sytem_i/fir_left/fir_left/fir_io_if_U/_x[4]
                                                       sytem_i/fir_left/fir_left/fir_io_if_U/_x_5
    SLICE_X31Y101.C4     net (fanout=6)        0.959   sytem_i/fir_left/fir_left/fir_io_if_U/_x[5]
    SLICE_X31Y101.COUT   Topcyc                0.522   sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_cy[8]
                                                       sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_lut<7>
                                                       sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_cy<8>
    SLICE_X31Y102.CIN    net (fanout=1)        0.000   sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_cy[8]
    SLICE_X31Y102.AMUX   Tcina                 0.397   sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_cy[12]
                                                       sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_cy<12>
    SLICE_X32Y102.D2     net (fanout=1)        0.900   sytem_i/fir_left/fir_left/fir_U/tmp_3_fu_262_p2[13]
    SLICE_X32Y102.COUT   Topcyd                0.500   sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_cy[13]
                                                       sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_lut<13>
                                                       sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_cy<13>
    SLICE_X32Y103.CIN    net (fanout=1)        0.000   sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_cy[13]
    SLICE_X32Y103.CMUX   Tcinc                 0.416   sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_cy[17]
                                                       sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_cy<17>
    SLICE_X33Y100.D2     net (fanout=1)        0.948   sytem_i/fir_left/fir_left/sig_fir_y[1]
    SLICE_X33Y100.D      Tilo                  0.124   sytem_i/fir_left/fir_left/fir_io_if_U/ap_start
                                                       sytem_i/fir_left/fir_left/fir_io_if_U/Mmux_raddr[4]_ap_done_Select_67_o11
    SLICE_X31Y99.D4      net (fanout=1)        0.812   sytem_i/fir_left/fir_left/fir_io_if_U/Mmux_raddr[4]_ap_done_Select_67_o1
    SLICE_X31Y99.D       Tilo                  0.124   sytem_i/axi_interconnect_1_M_RDATA[1]
                                                       sytem_i/fir_left/fir_left/fir_io_if_U/Mmux_raddr[4]_ap_done_Select_67_o12
    SLICE_X31Y99.C5      net (fanout=1)        0.263   sytem_i/fir_left/fir_left/fir_io_if_U/Mmux_raddr[4]_ap_done_Select_67_o11
    SLICE_X31Y99.CLK     Tas                   0.093   sytem_i/axi_interconnect_1_M_RDATA[1]
                                                       sytem_i/fir_left/fir_left/fir_io_if_U/Mmux_raddr[4]_ap_done_Select_67_o13
                                                       sytem_i/fir_left/fir_left/fir_io_if_U/rdata_1
    -------------------------------------------------  ---------------------------
    Total                                      6.710ns (2.828ns logic, 3.882ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  2.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.961ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO3  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.D1      net (fanout=5)        1.560   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[3]
    SLICE_X40Y89.COUT    Topcyd                0.525   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<8>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X42Y91.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[17]
    SLICE_X42Y91.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<17>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<19>
    SLICE_X42Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]
    SLICE_X42Y92.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.961ns (4.595ns logic, 2.366ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack:                  2.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO3  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.D1      net (fanout=5)        1.560   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[3]
    SLICE_X40Y89.COUT    Topcyd                0.525   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<8>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X40Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]
    SLICE_X40Y92.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X42Y92.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[21]
    SLICE_X42Y92.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<21>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (4.592ns logic, 2.366ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack:                  2.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO6  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.D2      net (fanout=5)        1.554   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[6]
    SLICE_X40Y89.COUT    Topcyd                0.525   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<8>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X42Y90.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[13]
    SLICE_X42Y90.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[15]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<13>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<15>
    SLICE_X42Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[15]
    SLICE_X42Y91.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<19>
    SLICE_X42Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]
    SLICE_X42Y92.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (4.598ns logic, 2.360ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack:                  2.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.957ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO5  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.C2      net (fanout=5)        1.556   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[5]
    SLICE_X40Y89.COUT    Topcyc                0.522   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<7>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X42Y90.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[13]
    SLICE_X42Y90.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[15]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<13>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<15>
    SLICE_X42Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[15]
    SLICE_X42Y91.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<19>
    SLICE_X42Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]
    SLICE_X42Y92.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.957ns (4.595ns logic, 2.362ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack:                  2.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.955ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO6  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.D2      net (fanout=5)        1.554   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[6]
    SLICE_X40Y89.COUT    Topcyd                0.525   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<8>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X42Y91.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[17]
    SLICE_X42Y91.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<17>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<19>
    SLICE_X42Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]
    SLICE_X42Y92.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.955ns (4.595ns logic, 2.360ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack:                  2.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.954ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO5  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.C2      net (fanout=5)        1.556   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[5]
    SLICE_X40Y89.COUT    Topcyc                0.522   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<7>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X42Y91.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[17]
    SLICE_X42Y91.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<17>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<19>
    SLICE_X42Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]
    SLICE_X42Y92.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.954ns (4.592ns logic, 2.362ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack:                  2.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.954ns (Levels of Logic = 6)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO0  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.A1      net (fanout=4)        1.453   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]
    SLICE_X40Y89.COUT    Topcya                0.656   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<5>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.DMUX    Tcind                 0.495   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X42Y91.A2      net (fanout=1)        0.811   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[16]
    SLICE_X42Y91.COUT    Topcya                0.637   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<16>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<19>
    SLICE_X42Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]
    SLICE_X42Y92.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.954ns (4.690ns logic, 2.264ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack:                  2.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.952ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO6  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.D2      net (fanout=5)        1.554   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[6]
    SLICE_X40Y89.COUT    Topcyd                0.525   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<8>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X40Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]
    SLICE_X40Y92.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X42Y92.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[21]
    SLICE_X42Y92.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<21>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.952ns (4.592ns logic, 2.360ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack:                  2.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.951ns (Levels of Logic = 6)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO0  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.A1      net (fanout=4)        1.453   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]
    SLICE_X40Y89.COUT    Topcya                0.656   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<5>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.DMUX    Tcind                 0.495   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X42Y92.A2      net (fanout=1)        0.811   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[20]
    SLICE_X42Y92.COUT    Topcya                0.637   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<20>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.951ns (4.687ns logic, 2.264ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack:                  2.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.951ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO5  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.C2      net (fanout=5)        1.556   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[5]
    SLICE_X40Y89.COUT    Topcyc                0.522   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<7>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X40Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]
    SLICE_X40Y92.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X42Y92.B1      net (fanout=1)        0.806   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[21]
    SLICE_X42Y92.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<21>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<23>
    SLICE_X42Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]
    SLICE_X42Y93.COUT    Tbyp                  0.117   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.951ns (4.589ns logic, 2.362ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack:                  2.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.948ns (Levels of Logic = 6)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO0  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.A1      net (fanout=4)        1.453   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]
    SLICE_X40Y89.COUT    Topcya                0.656   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<5>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X40Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]
    SLICE_X40Y92.DMUX    Tcind                 0.495   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X42Y93.A2      net (fanout=1)        0.811   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[24]
    SLICE_X42Y93.COUT    Topcya                0.637   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<24>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.948ns (4.684ns logic, 2.264ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack:                  2.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram (RAM)
  Destination:          sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.940ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.771 - 0.872)
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram to sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y37.DOADO2  Trcko_DOA             2.454   sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
                                                       sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram
    SLICE_X40Y89.C3      net (fanout=4)        1.505   sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[2]
    SLICE_X40Y89.COUT    Topcyc                0.522   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut<7>
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<8>
    SLICE_X40Y90.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]
    SLICE_X40Y90.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<12>
    SLICE_X40Y91.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]
    SLICE_X40Y91.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<16>
    SLICE_X40Y92.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]
    SLICE_X40Y92.COUT    Tbyp                  0.114   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy<20>
    SLICE_X40Y93.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]
    SLICE_X40Y93.AMUX    Tcina                 0.397   sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20
                                                       sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor<21>
    SLICE_X42Y93.B1      net (fanout=6)        0.849   sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]
    SLICE_X42Y93.COUT    Topcyb                0.657   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut<25>
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy<27>
    SLICE_X42Y94.CIN     net (fanout=1)        0.000   sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]
    SLICE_X42Y94.CLK     Tcinck                0.214   sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]
                                                       sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor<30>
                                                       sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29
    -------------------------------------------------  ---------------------------
    Total                                      6.940ns (4.586ns logic, 2.354ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKARDCLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKARDCLK
  Location pin: RAMB18_X2Y42.RDCLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKBWRCLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKBWRCLK
  Location pin: RAMB18_X2Y42.WRCLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKARDCLK
  Logical resource: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKARDCLK
  Location pin: RAMB18_X2Y37.CLKARDCLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKBWRCLK
  Logical resource: sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKBWRCLK
  Location pin: RAMB18_X2Y37.CLKBWRCLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[1]/CLK
  Logical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[1]/CLK
  Logical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[1]/CLK
  Logical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[1]/CLK
  Logical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X12Y46.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[1]/CLK
  Logical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_0/CLK
  Location pin: SLICE_X86Y93.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[1]/CLK
  Logical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_0/CLK
  Location pin: SLICE_X86Y93.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[1]/CLK
  Logical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_1/CLK
  Location pin: SLICE_X86Y93.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[1]/CLK
  Logical resource: sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_1/CLK
  Location pin: SLICE_X86Y93.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_0/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_0/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_0/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_1/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_1/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_1/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_2/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_2/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_2/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_3/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_3/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_3/CK
  Location pin: SLICE_X34Y103.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_4/CK
  Location pin: SLICE_X34Y104.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_4/CK
  Location pin: SLICE_X34Y104.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_4/CK
  Location pin: SLICE_X34Y104.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_5/CK
  Location pin: SLICE_X34Y104.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_5/CK
  Location pin: SLICE_X34Y104.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK
  Logical resource: sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_5/CK
  Location pin: SLICE_X34Y104.CLK
  Clock network: sytem_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.099ns (data path - clock path skew + uncertainty)
  Source:               sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.064ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.DQ     Tcko                  0.456   sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X29Y102.C3     net (fanout=1)        0.500   sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X29Y102.CLK    Tas                   0.108   sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]_rt
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.564ns logic, 0.500ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Delay:                  0.879ns (data path - clock path skew + uncertainty)
  Source:               sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sytem_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sytem_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.BQ     Tcko                  0.456   sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X29Y102.DX     net (fanout=1)        0.330   sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X29Y102.CLK    Tdick                 0.058   sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
                                                       sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.514ns logic, 0.330ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 43621 paths, 0 nets, and 5234 connections

Design statistics:
   Minimum period:   7.289ns{1}   (Maximum frequency: 137.193MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 23 20:21:49 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 415 MB



