// Seed: 3140666444
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    output tri  id_2,
    output tri  id_3,
    input  wand id_4
);
endmodule
module module_1 #(
    parameter id_0 = 32'd40,
    parameter id_2 = 32'd90,
    parameter id_4 = 32'd84,
    parameter id_6 = 32'd76
) (
    input wor _id_0,
    output wor id_1,
    output supply0 _id_2,
    output wor id_3,
    input wor _id_4,
    input supply0 id_5,
    input tri1 _id_6,
    input supply1 id_7,
    output tri0 id_8
);
  logic id_10 = id_6;
  reg [id_0 : -1] id_11;
  wire [id_0 : id_6] id_12;
  logic [1 : id_4] id_13;
  ;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_1,
      id_8,
      id_5
  );
  assign modCall_1.id_2 = 0;
  always id_11 <= -1;
  struct packed {
    logic [1 'h0 : -1] id_14;
    logic id_15;
    logic [-1 : id_2] id_16;
  } id_17;
  wire id_18;
endmodule
