library ieee;
use ieee.std_logic_1164.all; 

entity comparador is 
	generic (numero_de_bits : positive := 16);
	
	port( saida_ula : in std_logic_vector(numero_de_bits-1 downto 0);
			saida_comparador : out std_logic);
end entity;


architecture behavior of comparador is 


begin

 saida_comparador <= nor saida_ula;

end architecture;
	