INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:40:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.545ns period=7.090ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.545ns period=7.090ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.090ns  (clk rise@7.090ns - clk rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.019ns (30.565%)  route 4.587ns (69.435%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.573 - 7.090 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2043, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X39Y140        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y140        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=27, routed)          0.437     1.161    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X36Y140        LUT5 (Prop_lut5_I0_O)        0.043     1.204 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.204    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.455 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.455    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.504 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.504    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.553 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.553    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.698 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=9, routed)           0.218     1.916    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X37Y142        LUT3 (Prop_lut3_I0_O)        0.120     2.036 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          0.779     2.816    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9_n_0
    SLICE_X20Y144        LUT6 (Prop_lut6_I5_O)        0.043     2.859 r  lsq1/handshake_lsq_lsq1_core/dataReg[2]_i_2/O
                         net (fo=2, routed)           0.465     3.324    lsq1/handshake_lsq_lsq1_core/dataReg[2]_i_2_n_0
    SLICE_X20Y145        LUT6 (Prop_lut6_I2_O)        0.043     3.367 r  lsq1/handshake_lsq_lsq1_core/level5_c1[5]_i_2/O
                         net (fo=7, routed)           0.538     3.905    lsq1/handshake_lsq_lsq1_core/level5_c1[5]_i_2_n_0
    SLICE_X22Y148        LUT4 (Prop_lut4_I1_O)        0.043     3.948 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9/O
                         net (fo=1, routed)           0.358     4.306    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9_n_0
    SLICE_X22Y149        LUT6 (Prop_lut6_I2_O)        0.043     4.349 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.101     4.450    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X22Y149        LUT5 (Prop_lut5_I4_O)        0.043     4.493 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.212     4.704    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X23Y148        LUT3 (Prop_lut3_I0_O)        0.043     4.747 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.747    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X23Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.934 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.934    addf0/operator/ltOp_carry__2_n_0
    SLICE_X23Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.061 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.449     5.510    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X23Y150        LUT2 (Prop_lut2_I0_O)        0.138     5.648 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.648    addf0/operator/p_1_in[0]
    SLICE_X23Y150        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     5.880 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.341     6.221    addf0/operator/RightShifterComponent/O[1]
    SLICE_X23Y152        LUT4 (Prop_lut4_I0_O)        0.118     6.339 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.184     6.523    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X22Y153        LUT5 (Prop_lut5_I0_O)        0.043     6.566 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.301     6.867    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X21Y157        LUT3 (Prop_lut3_I1_O)        0.043     6.910 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.203     7.114    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X23Y157        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.090     7.090 r  
                                                      0.000     7.090 r  clk (IN)
                         net (fo=2043, unset)         0.483     7.573    addf0/operator/RightShifterComponent/clk
    SLICE_X23Y157        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     7.573    
                         clock uncertainty           -0.035     7.537    
    SLICE_X23Y157        FDRE (Setup_fdre_C_R)       -0.295     7.242    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.242    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  0.129    




