INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/FULL ADDER STRUCTURAL/FULL ADDER STRUCTURAL.srcs/sources_1/imports/sabyasachi_005/OR_Gate/OR_Gate.srcs/sources_1/new/OR_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR_Gate_DF
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/FULL ADDER STRUCTURAL/FULL ADDER STRUCTURAL.srcs/sources_1/imports/sabyasachi_005/HFADD_DF/HFADD_DF.srcs/sources_1/new/HFADD_DF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HFADD_DF
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/FULL ADDER STRUCTURAL/FULL ADDER STRUCTURAL.srcs/sources_1/new/FULL ADDER STRUCT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULL_ADDER_STRUCTURAL
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/FULL ADDER STRUCTURAL/FULL ADDER STRUCTURAL.srcs/sim_1/new/FULL_ADDER_STRUCTURAL_TBW.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULL_ADDER_STRUCTURAL_TBW
