

================================================================
== Vivado HLS Report for 'matrix_vector_act_un_6'
================================================================
* Date:           Mon Sep  6 00:44:11 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.839 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    57608|   230408| 0.288 ms | 1.152 ms |  57608|  230408|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_bn_qurelu_fu_524  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_533  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_542  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_551  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_560  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_569  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_578  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_587  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_596  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_605  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_614  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_623  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_632  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_641  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_650  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_bn_qurelu_fu_659  |bn_qurelu  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_668   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_675   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_682   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_689   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_696   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_703   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_710   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_717   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_724   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_731   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_738   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_745   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_752   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_759   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_766   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_simd_mul_fu_773   |simd_mul   |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |- Loop 1  |    57605|   230405|         7|          1|          1| 57600 ~ 230400 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      2|        0|     1332|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|     64|     1232|     2928|    -|
|Memory               |        1|      -|      181|       32|    0|
|Multiplexer          |        -|      -|        -|      168|    -|
|Register             |        0|      -|     1729|      128|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|     66|     3142|     4588|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      2|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+----+-----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E| FF | LUT | URAM|
    +----------------------+-----------+---------+-------+----+-----+-----+
    |grp_bn_qurelu_fu_524  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_533  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_542  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_551  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_560  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_569  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_578  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_587  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_596  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_605  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_614  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_623  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_632  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_641  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_650  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_bn_qurelu_fu_659  |bn_qurelu  |        0|      2|  37|  134|    0|
    |grp_simd_mul_fu_668   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_675   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_682   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_689   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_696   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_703   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_710   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_717   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_724   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_731   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_738   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_745   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_752   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_759   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_766   |simd_mul   |        0|      2|  40|   49|    0|
    |grp_simd_mul_fu_773   |simd_mul   |        0|      2|  40|   49|    0|
    +----------------------+-----------+---------+-------+----+-----+-----+
    |Total                 |           |        0|     64|1232| 2928|    0|
    +----------------------+-----------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_0_w_V_14_U  |matrix_vector_actAem  |        0|  11|   2|    0|     9|   11|     1|           99|
    |conv_0_w_V_15_U  |matrix_vector_actBew  |        0|  12|   2|    0|     9|   12|     1|          108|
    |row_store_V_U    |matrix_vector_actCeG  |        1|   0|   0|    0|     9|   24|     1|          216|
    |conv_0_w_V_0_U   |matrix_vector_actmb6  |        0|  10|   2|    0|     9|   10|     1|           90|
    |conv_0_w_V_1_U   |matrix_vector_actncg  |        0|  12|   2|    0|     9|   12|     1|          108|
    |conv_0_w_V_2_U   |matrix_vector_actocq  |        0|  10|   2|    0|     9|   10|     1|           90|
    |conv_0_w_V_3_U   |matrix_vector_actpcA  |        0|  12|   2|    0|     9|   12|     1|          108|
    |conv_0_w_V_4_U   |matrix_vector_actqcK  |        0|  11|   2|    0|     9|   11|     1|           99|
    |conv_0_w_V_5_U   |matrix_vector_actrcU  |        0|  12|   2|    0|     9|   12|     1|          108|
    |conv_0_w_V_6_U   |matrix_vector_actsc4  |        0|  11|   2|    0|     9|   11|     1|           99|
    |conv_0_w_V_7_U   |matrix_vector_acttde  |        0|  12|   2|    0|     9|   12|     1|          108|
    |conv_0_w_V_8_U   |matrix_vector_actudo  |        0|  12|   2|    0|     9|   12|     1|          108|
    |conv_0_w_V_9_U   |matrix_vector_actvdy  |        0|   9|   2|    0|     9|    9|     1|           81|
    |conv_0_w_V_10_U  |matrix_vector_actwdI  |        0|  12|   2|    0|     9|   12|     1|          108|
    |conv_0_w_V_11_U  |matrix_vector_actxdS  |        0|  12|   2|    0|     9|   12|     1|          108|
    |conv_0_w_V_12_U  |matrix_vector_actyd2  |        0|  12|   2|    0|     9|   12|     1|          108|
    |conv_0_w_V_13_U  |matrix_vector_actzec  |        0|  11|   2|    0|     9|   11|     1|           99|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                      |        1| 181|  32|    0|   153|  205|    17|         1845|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln355_fu_795_p2               |     *    |      2|  0|  20|          32|          21|
    |acc_0_V_fu_1122_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_10_V_fu_1222_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_11_V_fu_1232_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_12_V_fu_1242_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_13_V_fu_1252_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_14_V_fu_1262_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_15_V_fu_1272_p2               |     +    |      0|  0|  32|          32|          32|
    |acc_1_V_fu_1132_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_2_V_fu_1142_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_3_V_fu_1152_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_4_V_fu_1162_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_5_V_fu_1172_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_6_V_fu_1182_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_7_V_fu_1192_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_8_V_fu_1202_p2                |     +    |      0|  0|  32|          32|          32|
    |acc_9_V_fu_1212_p2                |     +    |      0|  0|  32|          32|          32|
    |in_fold_cnt_fu_871_p2             |     +    |      0|  0|  32|          32|           1|
    |out_fold_cnt_fu_896_p2            |     +    |      0|  0|  32|          32|           1|
    |rep_fu_805_p2                     |     +    |      0|  0|  32|          32|           1|
    |tile_fu_865_p2                    |     +    |      0|  0|  32|          32|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter6  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_935                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op57_read_state4     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln355_fu_800_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln361_fu_814_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln370_fu_839_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln391_fu_877_p2              |   icmp   |      0|  0|  20|          32|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln370_10_fu_1027_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_11_fu_1034_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_12_fu_1041_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_13_fu_1048_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_14_fu_1055_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_15_fu_1062_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_16_fu_1069_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_17_fu_1076_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_18_fu_1083_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_19_fu_1090_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_20_fu_1097_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_21_fu_1104_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_22_fu_1111_p3        |  select  |      0|  0|  32|           1|           1|
    |select_ln370_8_fu_1013_p3         |  select  |      0|  0|  32|           1|           1|
    |select_ln370_9_fu_1020_p3         |  select  |      0|  0|  32|           1|           1|
    |select_ln370_fu_1006_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln402_2_fu_909_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln402_fu_902_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0|1332|         827|         602|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_p_013_i_reg_514   |   9|          2|   24|         48|
    |ap_phi_reg_pp0_iter3_p_013_i_reg_514   |   9|          2|   24|         48|
    |ap_sig_allocacmp_out_fold_cnt_0_i_loa  |   9|          2|   32|         64|
    |in_fold_cnt_3_fu_232                   |   9|          2|   32|         64|
    |out_V_V_blk_n                          |   9|          2|    1|          2|
    |out_fold_cnt_0_i_fu_236                |   9|          2|   32|         64|
    |real_start                             |   9|          2|    1|          2|
    |rep_0_i_reg_503                        |   9|          2|   32|         64|
    |reps_blk_n                             |   9|          2|    1|          2|
    |reps_out_blk_n                         |   9|          2|    1|          2|
    |tile_3_fu_228                          |  15|          3|   32|         96|
    |vec_V_V_blk_n                          |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 168|         36|  217|        469|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |acc_0_V_3_fu_164                      |  32|   0|   32|          0|
    |acc_0_V_reg_1739                      |  32|   0|   32|          0|
    |acc_10_V_1_fu_204                     |  32|   0|   32|          0|
    |acc_10_V_reg_1789                     |  32|   0|   32|          0|
    |acc_11_V_1_fu_208                     |  32|   0|   32|          0|
    |acc_11_V_reg_1794                     |  32|   0|   32|          0|
    |acc_12_V_1_fu_212                     |  32|   0|   32|          0|
    |acc_12_V_reg_1799                     |  32|   0|   32|          0|
    |acc_13_V_1_fu_216                     |  32|   0|   32|          0|
    |acc_13_V_reg_1804                     |  32|   0|   32|          0|
    |acc_14_V_1_fu_220                     |  32|   0|   32|          0|
    |acc_14_V_reg_1809                     |  32|   0|   32|          0|
    |acc_15_V_1_fu_224                     |  32|   0|   32|          0|
    |acc_15_V_reg_1814                     |  32|   0|   32|          0|
    |acc_1_V_3_fu_168                      |  32|   0|   32|          0|
    |acc_1_V_reg_1744                      |  32|   0|   32|          0|
    |acc_2_V_2_fu_172                      |  32|   0|   32|          0|
    |acc_2_V_reg_1749                      |  32|   0|   32|          0|
    |acc_3_V_2_fu_176                      |  32|   0|   32|          0|
    |acc_3_V_reg_1754                      |  32|   0|   32|          0|
    |acc_4_V_2_fu_180                      |  32|   0|   32|          0|
    |acc_4_V_reg_1759                      |  32|   0|   32|          0|
    |acc_5_V_2_fu_184                      |  32|   0|   32|          0|
    |acc_5_V_reg_1764                      |  32|   0|   32|          0|
    |acc_6_V_2_fu_188                      |  32|   0|   32|          0|
    |acc_6_V_reg_1769                      |  32|   0|   32|          0|
    |acc_7_V_2_fu_192                      |  32|   0|   32|          0|
    |acc_7_V_reg_1774                      |  32|   0|   32|          0|
    |acc_8_V_1_fu_196                      |  32|   0|   32|          0|
    |acc_8_V_reg_1779                      |  32|   0|   32|          0|
    |acc_9_V_1_fu_200                      |  32|   0|   32|          0|
    |acc_9_V_reg_1784                      |  32|   0|   32|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_013_i_reg_514  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_p_013_i_reg_514  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter3_p_013_i_reg_514  |  24|   0|   24|          0|
    |conv_0_w_V_0_load_reg_1659            |  10|   0|   10|          0|
    |conv_0_w_V_10_load_reg_1709           |  12|   0|   12|          0|
    |conv_0_w_V_11_load_reg_1714           |  12|   0|   12|          0|
    |conv_0_w_V_12_load_reg_1719           |  12|   0|   12|          0|
    |conv_0_w_V_13_load_reg_1724           |  11|   0|   11|          0|
    |conv_0_w_V_14_load_reg_1729           |  11|   0|   11|          0|
    |conv_0_w_V_15_load_reg_1734           |  12|   0|   12|          0|
    |conv_0_w_V_1_load_reg_1664            |  12|   0|   12|          0|
    |conv_0_w_V_2_load_reg_1669            |  10|   0|   10|          0|
    |conv_0_w_V_3_load_reg_1674            |  12|   0|   12|          0|
    |conv_0_w_V_4_load_reg_1679            |  11|   0|   11|          0|
    |conv_0_w_V_5_load_reg_1684            |  12|   0|   12|          0|
    |conv_0_w_V_6_load_reg_1689            |  11|   0|   11|          0|
    |conv_0_w_V_7_load_reg_1694            |  12|   0|   12|          0|
    |conv_0_w_V_8_load_reg_1699            |  12|   0|   12|          0|
    |conv_0_w_V_9_load_reg_1704            |   9|   0|    9|          0|
    |icmp_ln355_reg_1525                   |   1|   0|    1|          0|
    |icmp_ln361_reg_1534                   |   1|   0|    1|          0|
    |icmp_ln370_reg_1550                   |   1|   0|    1|          0|
    |icmp_ln391_reg_1650                   |   1|   0|    1|          0|
    |in_fold_cnt_3_fu_232                  |  32|   0|   32|          0|
    |mul_ln355_reg_1520                    |  19|   0|   32|         13|
    |out_fold_cnt_0_i_fu_236               |  32|   0|   32|          0|
    |rep_0_i_reg_503                       |  32|   0|   32|          0|
    |reps_read_reg_1515                    |  32|   0|   32|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |tile_3_fu_228                         |  32|   0|   32|          0|
    |icmp_ln355_reg_1525                   |  64|  32|    1|          0|
    |icmp_ln361_reg_1534                   |  64|  32|    1|          0|
    |icmp_ln370_reg_1550                   |  64|  32|    1|          0|
    |icmp_ln391_reg_1650                   |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1729| 128| 1490|         13|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | matrix_vector_act_un.6 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | matrix_vector_act_un.6 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | matrix_vector_act_un.6 | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | matrix_vector_act_un.6 | return value |
|ap_done          | out |    1| ap_ctrl_hs | matrix_vector_act_un.6 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | matrix_vector_act_un.6 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | matrix_vector_act_un.6 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | matrix_vector_act_un.6 | return value |
|start_out        | out |    1| ap_ctrl_hs | matrix_vector_act_un.6 | return value |
|start_write      | out |    1| ap_ctrl_hs | matrix_vector_act_un.6 | return value |
|vec_V_V_dout     |  in |   24|   ap_fifo  |         vec_V_V        |    pointer   |
|vec_V_V_empty_n  |  in |    1|   ap_fifo  |         vec_V_V        |    pointer   |
|vec_V_V_read     | out |    1|   ap_fifo  |         vec_V_V        |    pointer   |
|out_V_V_din      | out |   64|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |          reps          |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |          reps          |    pointer   |
|reps_read        | out |    1|   ap_fifo  |          reps          |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |        reps_out        |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |        reps_out        |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |        reps_out        |    pointer   |
+-----------------+-----+-----+------------+------------------------+--------------+

