{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458362175098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458362175099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 23:36:13 2016 " "Processing started: Fri Mar 18 23:36:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458362175099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458362175099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458362175099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458362175726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll/synthesis/clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll/synthesis/clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll " "Found entity 1: clk_pll" {  } { { "clk_pll/synthesis/clk_pll.v" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/clk_pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175810 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "serializer.sv(39) " "Verilog HDL information at serializer.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "serializer.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/serializer.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1458362175813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file serializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serializer " "Found entity 1: serializer" {  } { { "serializer.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/serializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175813 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "deserializer.sv(40) " "Verilog HDL information at deserializer.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "deserializer.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/deserializer.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1458362175815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deserializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file deserializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deserializer " "Found entity 1: deserializer" {  } { { "deserializer.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/deserializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2N " "Found entity 1: clk_div_2N" {  } { { "clk_div_N.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_div_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.sv 1 1 " "Found 1 design units, including 1 entities, in source file router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "router.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_24.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_24.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_24 " "Found entity 1: mux_24" {  } { { "mux_24.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/mux_24.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_24.sv 1 1 " "Found 1 design units, including 1 entities, in source file demux_24.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_24 " "Found entity 1: demux_24" {  } { { "demux_24.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/demux_24.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_pedal.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsp_pedal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_pedal " "Found entity 1: dsp_pedal" {  } { { "dsp_pedal.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dsp_pedal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsp " "Found entity 1: dsp" {  } { { "dsp.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dsp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/mux_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file router_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router_control " "Found entity 1: router_control" {  } { { "router_control.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/router_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_route.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsp_route.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_route " "Found entity 1: dsp_route" {  } { { "dsp_route.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dsp_route.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458362175873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458362175873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsp_route " "Elaborating entity \"dsp_route\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458362175921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router:route " "Elaborating entity \"router\" for hierarchy \"router:route\"" {  } { { "dsp_route.sv" "route" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dsp_route.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458362175950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_24 router:route\|mux_24:mux_a " "Elaborating entity \"mux_24\" for hierarchy \"router:route\|mux_24:mux_a\"" {  } { { "router.sv" "mux_a" { Text "C:/Users/Justin/Documents/GitHub/ECE445/router.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458362175972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsp_pedal router:route\|dsp_pedal:a " "Elaborating entity \"dsp_pedal\" for hierarchy \"router:route\|dsp_pedal:a\"" {  } { { "router.sv" "a" { Text "C:/Users/Justin/Documents/GitHub/ECE445/router.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458362175980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsp router:route\|dsp_pedal:a\|dsp:DSP " "Elaborating entity \"dsp\" for hierarchy \"router:route\|dsp_pedal:a\|dsp:DSP\"" {  } { { "dsp_pedal.sv" "DSP" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dsp_pedal.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458362175990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 router:route\|dsp_pedal:a\|mux_2:dspmux " "Elaborating entity \"mux_2\" for hierarchy \"router:route\|dsp_pedal:a\|mux_2:dspmux\"" {  } { { "dsp_pedal.sv" "dspmux" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dsp_pedal.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458362176000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_24 router:route\|demux_24:demux_a " "Elaborating entity \"demux_24\" for hierarchy \"router:route\|demux_24:demux_a\"" {  } { { "router.sv" "demux_a" { Text "C:/Users/Justin/Documents/GitHub/ECE445/router.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458362176029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_control router_control:control " "Elaborating entity \"router_control\" for hierarchy \"router_control:control\"" {  } { { "dsp_route.sv" "control" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dsp_route.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458362176051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Justin/Documents/GitHub/ECE445/output_files/Final_Project.map.smsg " "Generated suppressed messages file C:/Users/Justin/Documents/GitHub/ECE445/output_files/Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1458362177465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458362177836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458362177836 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "dsp_route.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dsp_route.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458362178324 "|dsp_route|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1458362178324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "676 " "Implemented 676 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "106 " "Implemented 106 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458362178325 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458362178325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "474 " "Implemented 474 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458362178325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458362178325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458362178434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 23:36:18 2016 " "Processing ended: Fri Mar 18 23:36:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458362178434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458362178434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458362178434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458362178434 ""}
