Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: rebota.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rebota.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rebota"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : rebota
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P6\VGA\hvsync_generator.v" into library work
Parsing module <hvsync_generator>.
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P6\VGA\HM_10.v" into library work
Parsing module <HM_10>.
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P6\VGA\rebota.v" into library work
Parsing module <rebota>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <rebota>.

Elaborating module <hvsync_generator>.
WARNING:HDLCompiler:413 - "C:\Users\saulc\Documents\DispLogicosISE\P6\VGA\hvsync_generator.v" Line 17: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saulc\Documents\DispLogicosISE\P6\VGA\hvsync_generator.v" Line 20: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <HM_10>.
WARNING:HDLCompiler:413 - "C:\Users\saulc\Documents\DispLogicosISE\P6\VGA\HM_10.v" Line 36: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saulc\Documents\DispLogicosISE\P6\VGA\HM_10.v" Line 50: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saulc\Documents\DispLogicosISE\P6\VGA\HM_10.v" Line 132: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rebota>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P6\VGA\rebota.v".
WARNING:Xst:2999 - Signal 'kirbyR', unconnected in block 'rebota', is tied to its initial value.
WARNING:Xst:2999 - Signal 'kirbyG', unconnected in block 'rebota', is tied to its initial value.
WARNING:Xst:2999 - Signal 'kirbyB', unconnected in block 'rebota', is tied to its initial value.
    Found 2-bit register for signal <sampled_pausa>.
    Found 23-bit register for signal <cont_100ms>.
    Found 1-bit register for signal <banderaStart>.
    Found 1-bit register for signal <audio>.
    Found 25-bit register for signal <cont_500ms>.
    Found 3-bit register for signal <bolacont>.
    Found 20-bit register for signal <cont_20ms>.
    Found 1-bit register for signal <Xdir>.
    Found 10-bit register for signal <pos_bolaX>.
    Found 1-bit register for signal <Ydir>.
    Found 9-bit register for signal <pos_bolaY>.
    Found 1-bit register for signal <vga_R>.
    Found 1-bit register for signal <vga_G>.
    Found 1-bit register for signal <vga_B>.
    Found 1-bit register for signal <clk_25MHz>.
    Found 10-bit subtractor for signal <pos_bolaX[9]_GND_1_o_sub_50_OUT> created at line 437.
    Found 9-bit subtractor for signal <pos_bolaY[8]_GND_1_o_sub_55_OUT> created at line 441.
    Found 23-bit adder for signal <cont_100ms[22]_GND_1_o_add_5_OUT> created at line 363.
    Found 10-bit adder for signal <X2> created at line 400.
    Found 9-bit adder for signal <Y2> created at line 401.
    Found 3-bit adder for signal <bolacont[2]_GND_1_o_add_35_OUT> created at line 417.
    Found 25-bit adder for signal <cont_500ms[24]_GND_1_o_add_37_OUT> created at line 419.
    Found 10-bit adder for signal <pos_bolaX[9]_GND_1_o_add_48_OUT> created at line 436.
    Found 9-bit adder for signal <pos_bolaY[8]_GND_1_o_add_53_OUT> created at line 440.
    Found 20-bit adder for signal <cont_20ms[19]_GND_1_o_add_56_OUT> created at line 443.
    Found 7-bit subtractor for signal <CounterY[8]_Y1[8]_sub_24_OUT<6:0>> created at line 403.
    Found 7-bit subtractor for signal <CounterX[9]_X1[9]_sub_25_OUT<6:0>> created at line 403.
    Found 16384x3-bit Read Only RAM for signal <_n16638>
    Found 10-bit comparator lessequal for signal <n0028> created at line 402
    Found 10-bit comparator lessequal for signal <n0030> created at line 402
    Found 9-bit comparator lessequal for signal <n0033> created at line 402
    Found 9-bit comparator lessequal for signal <n0036> created at line 402
    Found 10-bit comparator greater for signal <n0059> created at line 434
    Found 9-bit comparator greater for signal <n0067> created at line 438
    Summary:
	inferred   1 RAM(s).
	inferred  10 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <rebota> synthesized.

Synthesizing Unit <hvsync_generator>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P6\VGA\hvsync_generator.v".
    Found 9-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_2_o_add_2_OUT> created at line 17.
    Found 9-bit adder for signal <CounterY[8]_GND_2_o_add_6_OUT> created at line 20.
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_2_o_LessThan_15_o> created at line 32
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <hvsync_generator> synthesized.

Synthesizing Unit <HM_10>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P6\VGA\HM_10.v".
        EDO_1 = 2'b00
        EDO_2 = 2'b10
    Found 2-bit register for signal <presentstate>.
    Found 1-bit register for signal <delay>.
    Found 2-bit register for signal <c2>.
    Found 9-bit register for signal <tmp>.
    Found 8-bit register for signal <leds>.
    Found 4-bit register for signal <i>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <pausa>.
    Found 10-bit register for signal <c>.
    Found finite state machine <FSM_0> for signal <presentstate>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | capture (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <c[9]_GND_3_o_add_2_OUT> created at line 36.
    Found 2-bit adder for signal <c2[1]_GND_3_o_add_7_OUT> created at line 50.
    Found 4-bit adder for signal <i[3]_GND_3_o_add_35_OUT> created at line 132.
WARNING:Xst:737 - Found 1-bit latch for signal <control>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <c[9]_PWR_3_o_LessThan_2_o> created at line 35
    Found 2-bit comparator greater for signal <GND_3_o_c2[1]_LessThan_7_o> created at line 47
    Found 4-bit comparator greater for signal <n0034> created at line 122
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <HM_10> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16384x3-bit single-port Read Only RAM                 : 1
# Adders/Subtractors                                   : 15
 10-bit adder                                          : 3
 10-bit addsub                                         : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 23-bit adder                                          : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 7-bit subtractor                                      : 2
 9-bit adder                                           : 2
 9-bit addsub                                          : 1
# Registers                                            : 28
 1-bit register                                        : 14
 10-bit register                                       : 3
 2-bit register                                        : 2
 20-bit register                                       : 1
 23-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 3
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 10
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <tmp_0> of sequential type is unconnected in block <bluetooth>.

Synthesizing (advanced) Unit <HM_10>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
The following registers are absorbed into counter <c2>: 1 register on signal <c2>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <HM_10> synthesized (advanced).

Synthesizing (advanced) Unit <hvsync_generator>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator> synthesized (advanced).

Synthesizing (advanced) Unit <rebota>.
The following registers are absorbed into counter <pos_bolaX>: 1 register on signal <pos_bolaX>.
The following registers are absorbed into counter <pos_bolaY>: 1 register on signal <pos_bolaY>.
The following registers are absorbed into counter <cont_100ms>: 1 register on signal <cont_100ms>.
The following registers are absorbed into counter <cont_500ms>: 1 register on signal <cont_500ms>.
The following registers are absorbed into counter <cont_20ms>: 1 register on signal <cont_20ms>.
The following registers are absorbed into counter <bolacont>: 1 register on signal <bolacont>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n16638> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 3-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(CounterY[8]_Y1[8]_sub_24_OUT,CounterX[9]_X1[9]_sub_25_OUT)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rebota> synthesized (advanced).
WARNING:Xst:2677 - Node <tmp_0> of sequential type is unconnected in block <HM_10>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16384x3-bit single-port distributed Read Only RAM     : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 7-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Counters                                             : 11
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 23-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
 9-bit updown counter                                  : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 10
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <bluetooth/FSM_0> on signal <presentstate[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 10    | 1
-------------------
WARNING:Xst:1294 - Latch <control> is equivalent to a wire in block <HM_10>.

Optimizing unit <rebota> ...

Optimizing unit <HM_10> ...

Optimizing unit <hvsync_generator> ...
INFO:Xst:2261 - The FF/Latch <cont_20ms_0> in Unit <rebota> is equivalent to the following FF/Latch, which will be removed : <cont_500ms_0> 
INFO:Xst:2261 - The FF/Latch <cont_20ms_1> in Unit <rebota> is equivalent to the following FF/Latch, which will be removed : <cont_500ms_1> 
INFO:Xst:2261 - The FF/Latch <cont_20ms_2> in Unit <rebota> is equivalent to the following FF/Latch, which will be removed : <cont_500ms_2> 
INFO:Xst:2261 - The FF/Latch <cont_20ms_3> in Unit <rebota> is equivalent to the following FF/Latch, which will be removed : <cont_500ms_3> 
INFO:Xst:2261 - The FF/Latch <cont_20ms_4> in Unit <rebota> is equivalent to the following FF/Latch, which will be removed : <cont_500ms_4> 
INFO:Xst:2261 - The FF/Latch <cont_20ms_5> in Unit <rebota> is equivalent to the following FF/Latch, which will be removed : <cont_500ms_5> 
INFO:Xst:2261 - The FF/Latch <pos_bolaX_0> in Unit <rebota> is equivalent to the following FF/Latch, which will be removed : <pos_bolaY_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rebota, actual ratio is 19.
FlipFlop pos_bolaX_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 152
 Flip-Flops                                            : 152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : rebota.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1379
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 91
#      LUT2                        : 86
#      LUT3                        : 57
#      LUT4                        : 128
#      LUT5                        : 179
#      LUT6                        : 500
#      MUXCY                       : 136
#      MUXF7                       : 60
#      VCC                         : 1
#      XORCY                       : 123
# FlipFlops/Latches                : 152
#      FD                          : 23
#      FDC                         : 1
#      FDE                         : 39
#      FDR                         : 12
#      FDRE                        : 77
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 2
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:             152  out of  11440     1%  
 Number of Slice LUTs:                 1058  out of   5720    18%  
    Number used as Logic:              1058  out of   5720    18%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1086
   Number with an unused Flip Flop:     934  out of   1086    86%  
   Number with an unused LUT:            28  out of   1086     2%  
   Number of fully used LUT-FF pairs:   124  out of   1086    11%  
   Number of unique control sets:        20

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    160    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
clk                                             | BUFGP                  | 105   |
bluetooth/c2_1_glue_rst(bluetooth/capture<1>1:O)| BUFG(*)(bluetooth/i_3) | 23    |
clk_25MHz                                       | BUFG                   | 22    |
bluetooth/delay                                 | NONE(bluetooth/c2_1)   | 2     |
------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.840ns (Maximum Frequency: 72.253MHz)
   Minimum input arrival time before clock: 6.420ns
   Maximum output required time after clock: 5.054ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.840ns (frequency: 72.253MHz)
  Total number of paths / destination ports: 43569 / 216
-------------------------------------------------------------------------
Delay:               13.840ns (Levels of Logic = 12)
  Source:            pos_bolaX_1 (FF)
  Destination:       vga_B (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pos_bolaX_1 to vga_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.525   1.039  pos_bolaX_1 (pos_bolaX_1)
     LUT2:I1->O            1   0.254   0.000  Msub_CounterX[9]_X1[9]_sub_25_OUT<6:0>_lut<1> (Msub_CounterX[9]_X1[9]_sub_25_OUT<6:0>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Msub_CounterX[9]_X1[9]_sub_25_OUT<6:0>_cy<1> (Msub_CounterX[9]_X1[9]_sub_25_OUT<6:0>_cy<1>)
     XORCY:CI->O         342   0.206   2.441  Msub_CounterX[9]_X1[9]_sub_25_OUT<6:0>_xor<2> (CounterX[9]_X1[9]_sub_25_OUT<2>)
     LUT5:I4->O            1   0.254   0.910  Mram__n16638116194_SW1 (N164)
     LUT6:I3->O           12   0.235   1.069  Mram__n16638116194 (Mram__n16638116193)
     LUT5:I4->O            1   0.254   0.910  SF26661_SW0 (N283)
     LUT6:I3->O            5   0.235   0.949  SF26661 (SF26661)
     LUT6:I4->O            1   0.250   0.682  Mram__n16638116123166_SW2 (N339)
     LUT6:I5->O            1   0.254   0.958  Mram__n16638116123166 (Mram__n16638116123165)
     LUT6:I2->O            1   0.254   0.682  Mram__n16638116123188 (Mram__n16638116123187)
     LUT6:I5->O            1   0.254   0.682  Mram__n16638116123189 (_n16638<2>)
     LUT5:I4->O            1   0.254   0.000  vga_B_rstpot (vga_B_rstpot)
     FD:D                      0.074          vga_B
    ----------------------------------------
    Total                     13.840ns (3.518ns logic, 10.322ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bluetooth/c2_1_glue_rst'
  Clock period: 5.684ns (frequency: 175.932MHz)
  Total number of paths / destination ports: 144 / 48
-------------------------------------------------------------------------
Delay:               5.684ns (Levels of Logic = 3)
  Source:            bluetooth/done (FF)
  Destination:       bluetooth/pausa (FF)
  Source Clock:      bluetooth/c2_1_glue_rst rising
  Destination Clock: bluetooth/c2_1_glue_rst rising

  Data Path: bluetooth/done to bluetooth/pausa
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.525   0.994  bluetooth/done (bluetooth/done)
     LUT3:I0->O           11   0.235   1.494  bluetooth/control1 (bluetooth/control)
     LUT6:I0->O            5   0.254   0.949  bluetooth/_n0115_inv11 (bluetooth/_n0115_inv1)
     LUT6:I4->O            1   0.250   0.681  bluetooth/_n0115_inv (bluetooth/_n0115_inv)
     FDE:CE                    0.302          bluetooth/pausa
    ----------------------------------------
    Total                      5.684ns (1.566ns logic, 4.118ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25MHz'
  Clock period: 5.222ns (frequency: 191.498MHz)
  Total number of paths / destination ports: 330 / 41
-------------------------------------------------------------------------
Delay:               5.222ns (Levels of Logic = 3)
  Source:            syncgen/CounterX_6 (FF)
  Destination:       syncgen/inDisplayArea (FF)
  Source Clock:      clk_25MHz rising
  Destination Clock: clk_25MHz rising

  Data Path: syncgen/CounterX_6 to syncgen/inDisplayArea
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.525   1.438  syncgen/CounterX_6 (syncgen/CounterX_6)
     LUT5:I0->O            1   0.254   0.682  syncgen/Mmux_GND_2_o_CounterXmaxed_MUX_29_o13_SW0 (N18)
     LUT6:I5->O           20   0.254   1.741  syncgen/Mmux_GND_2_o_CounterXmaxed_MUX_29_o13 (syncgen/CounterXmaxed)
     LUT6:I0->O            1   0.254   0.000  syncgen/Mmux_GND_2_o_CounterXmaxed_MUX_29_o14 (syncgen/GND_2_o_CounterXmaxed_MUX_29_o)
     FD:D                      0.074          syncgen/inDisplayArea
    ----------------------------------------
    Total                      5.222ns (1.361ns logic, 3.861ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bluetooth/delay'
  Clock period: 1.683ns (frequency: 594.177MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.683ns (Levels of Logic = 1)
  Source:            bluetooth/c2_0 (FF)
  Destination:       bluetooth/c2_1 (FF)
  Source Clock:      bluetooth/delay rising
  Destination Clock: bluetooth/delay rising

  Data Path: bluetooth/c2_0 to bluetooth/c2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.834  bluetooth/c2_0 (bluetooth/c2_0)
     LUT2:I0->O            1   0.250   0.000  bluetooth/capture<1>1 (bluetooth/c2_1_glue_rst)
     FD:D                      0.074          bluetooth/c2_1
    ----------------------------------------
    Total                      1.683ns (0.849ns logic, 0.834ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bluetooth/c2_1_glue_rst'
  Total number of paths / destination ports: 48 / 38
-------------------------------------------------------------------------
Offset:              6.420ns (Levels of Logic = 4)
  Source:            rx (PAD)
  Destination:       bluetooth/pausa (FF)
  Destination Clock: bluetooth/c2_1_glue_rst rising

  Data Path: rx to bluetooth/pausa
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.912  rx_IBUF (rx_IBUF)
     LUT3:I1->O           11   0.250   1.494  bluetooth/control1 (bluetooth/control)
     LUT6:I0->O            5   0.254   0.949  bluetooth/_n0115_inv11 (bluetooth/_n0115_inv1)
     LUT6:I4->O            1   0.250   0.681  bluetooth/_n0115_inv (bluetooth/_n0115_inv)
     FDE:CE                    0.302          bluetooth/pausa
    ----------------------------------------
    Total                      6.420ns (2.384ns logic, 4.036ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bluetooth/c2_1_glue_rst'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            bluetooth/leds_7 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      bluetooth/c2_1_glue_rst rising

  Data Path: bluetooth/leds_7 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  bluetooth/leds_7 (bluetooth/leds_7)
     OBUF:I->O                 2.912          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25MHz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.054ns (Levels of Logic = 2)
  Source:            syncgen/vga_HS (FF)
  Destination:       vga_h_sync (PAD)
  Source Clock:      clk_25MHz rising

  Data Path: syncgen/vga_HS to vga_h_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  syncgen/vga_HS (syncgen/vga_HS)
     INV:I->O              1   0.255   0.681  syncgen/vga_h_sync1_INV_0 (vga_h_sync_OBUF)
     OBUF:I->O                 2.912          vga_h_sync_OBUF (vga_h_sync)
    ----------------------------------------
    Total                      5.054ns (3.692ns logic, 1.362ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            vga_R (FF)
  Destination:       vga_R (PAD)
  Source Clock:      clk rising

  Data Path: vga_R to vga_R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  vga_R (vga_R_OBUF)
     OBUF:I->O                 2.912          vga_R_OBUF (vga_R)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock bluetooth/c2_1_glue_rst
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
bluetooth/c2_1_glue_rst|    5.684|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bluetooth/delay
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bluetooth/delay|    1.683|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
bluetooth/c2_1_glue_rst|    4.273|         |         |         |
clk                    |   13.840|         |         |         |
clk_25MHz              |   14.046|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_25MHz      |    5.222|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 35.54 secs
 
--> 

Total memory usage is 4536040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    9 (   0 filtered)

