
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 6.69

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: system_expander.link_regAddr[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: system_expander.link_regAddr[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.25    0.00    0.00 ^ system_expander.link_regAddr[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.04    0.24    0.24 v system_expander.link_regAddr[0]$_DFFE_PP_/Q_N (sg13g2_dfrbp_1)
                                         _0026_ (net)
                  0.04    0.00    0.24 v _1242_/A (sg13g2_nand2_1)
     1    0.00    0.03    0.03    0.27 ^ _1242_/Y (sg13g2_nand2_1)
                                         _0570_ (net)
                  0.03    0.00    0.27 ^ _1243_/B1 (sg13g2_o21ai_1)
     1    0.00    0.03    0.04    0.31 v _1243_/Y (sg13g2_o21ai_1)
                                         _0184_ (net)
                  0.03    0.00    0.31 v system_expander.link_regAddr[0]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  0.31   data arrival time

                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ system_expander.link_regAddr[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                          0.01    0.16   library hold time
                                  0.16   data required time
-----------------------------------------------------------------------------
                                  0.16   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: io_i2c_sda_PAD (input port clocked by clk_core)
Endpoint: system_expander.i2cCtrl.io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          8.00    8.00 v input external delay
     2    5.20    4.53    2.23   10.23 v io_i2c_sda_PAD (inout)
                                         io_i2c_sda_PAD (net)
                  4.53    0.00   10.23 v sg13g2_IOPad_io_i2c_sda/pad (sg13g2_IOPadInOut4mA)
     1    0.01    0.13    2.77   13.01 v sg13g2_IOPad_io_i2c_sda/p2c (sg13g2_IOPadInOut4mA)
                                         sg13g2_IOPad_io_i2c_sda_p2c (net)
                  0.10    0.00   13.01 v system_expander.i2cCtrl.io_i2c_sda_read_buffercc/_5_/A_N (sg13g2_nand2b_1)
     1    0.00    0.03    0.10   13.11 v system_expander.i2cCtrl.io_i2c_sda_read_buffercc/_5_/Y (sg13g2_nand2b_1)
                                         system_expander.i2cCtrl.io_i2c_sda_read_buffercc/_0_ (net)
                  0.03    0.00   13.11 v system_expander.i2cCtrl.io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_/D (sg13g2_dfrbp_1)
                                 13.11   data arrival time

                  0.25   20.00   20.00   clock clk_core (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.15   19.85   clock uncertainty
                          0.00   19.85   clock reconvergence pessimism
                                 19.85 ^ system_expander.i2cCtrl.io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_/CLK (sg13g2_dfrbp_1)
                         -0.06   19.79   library setup time
                                 19.79   data required time
-----------------------------------------------------------------------------
                                 19.79   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                  6.69   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: io_i2c_sda_PAD (input port clocked by clk_core)
Endpoint: system_expander.i2cCtrl.io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          8.00    8.00 v input external delay
     2    5.20    4.53    2.23   10.23 v io_i2c_sda_PAD (inout)
                                         io_i2c_sda_PAD (net)
                  4.53    0.00   10.23 v sg13g2_IOPad_io_i2c_sda/pad (sg13g2_IOPadInOut4mA)
     1    0.01    0.13    2.77   13.01 v sg13g2_IOPad_io_i2c_sda/p2c (sg13g2_IOPadInOut4mA)
                                         sg13g2_IOPad_io_i2c_sda_p2c (net)
                  0.10    0.00   13.01 v system_expander.i2cCtrl.io_i2c_sda_read_buffercc/_5_/A_N (sg13g2_nand2b_1)
     1    0.00    0.03    0.10   13.11 v system_expander.i2cCtrl.io_i2c_sda_read_buffercc/_5_/Y (sg13g2_nand2b_1)
                                         system_expander.i2cCtrl.io_i2c_sda_read_buffercc/_0_ (net)
                  0.03    0.00   13.11 v system_expander.i2cCtrl.io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_/D (sg13g2_dfrbp_1)
                                 13.11   data arrival time

                  0.25   20.00   20.00   clock clk_core (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.15   19.85   clock uncertainty
                          0.00   19.85   clock reconvergence pessimism
                                 19.85 ^ system_expander.i2cCtrl.io_i2c_sda_read_buffercc/buffers_0$_SDFF_PN1_/CLK (sg13g2_dfrbp_1)
                         -0.06   19.79   library setup time
                                 19.79   data required time
-----------------------------------------------------------------------------
                                 19.79   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                  6.69   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
io_i2c_scl_PAD                          1.20    4.92   -3.72 (VIOLATED)
io_i2c_sda_PAD                          1.20    4.92   -3.72 (VIOLATED)
sg13g2_IOPad_io_i2c_scl/pad             1.20    4.92   -3.72 (VIOLATED)
sg13g2_IOPad_io_i2c_sda/pad             1.20    4.92   -3.72 (VIOLATED)
sg13g2_IOPad_io_i2c_interrupt/pad       1.20    4.68   -3.48 (VIOLATED)
io_i2c_interrupt_PAD                    1.20    4.68   -3.48 (VIOLATED)
IO_BOND_sg13g2_IOPad_io_i2c_scl/pad     3.00    3.69   -0.69 (VIOLATED)
sg13g2_IOPad_io_gpio_5/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_6/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_7/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_4/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_0/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_3/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_1/pad              1.20    1.43   -0.23 (VIOLATED)
sg13g2_IOPad_io_gpio_2/pad              1.20    1.43   -0.23 (VIOLATED)
io_gpio_0_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_1_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_2_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_3_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_4_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_5_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_6_PAD                           1.20    1.43   -0.23 (VIOLATED)
io_gpio_7_PAD                           1.20    1.43   -0.23 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
io_gpio_0_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_1_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_2_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_3_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_4_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_5_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_6_PAD                           0.50    5.28   -4.78 (VIOLATED)
io_gpio_7_PAD                           0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_0/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_1/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_2/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_3/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_4/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_5/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_6/pad              0.50    5.28   -4.78 (VIOLATED)
sg13g2_IOPad_io_gpio_7/pad              0.50    5.28   -4.78 (VIOLATED)
io_address_0_PAD                        0.50    5.24   -4.74 (VIOLATED)
io_address_1_PAD                        0.50    5.24   -4.74 (VIOLATED)
io_address_2_PAD                        0.50    5.24   -4.74 (VIOLATED)
io_clock_PAD                            0.50    5.24   -4.74 (VIOLATED)
io_reset_PAD                            0.50    5.24   -4.74 (VIOLATED)
io_i2c_scl_PAD                          0.50    5.21   -4.71 (VIOLATED)
io_i2c_sda_PAD                          0.50    5.21   -4.71 (VIOLATED)
sg13g2_IOPad_io_i2c_scl/pad             0.50    5.21   -4.71 (VIOLATED)
sg13g2_IOPad_io_i2c_sda/pad             0.50    5.21   -4.71 (VIOLATED)
io_i2c_interrupt_PAD                    0.50    5.00   -4.50 (VIOLATED)
sg13g2_IOPad_io_i2c_interrupt/pad       0.50    5.00   -4.50 (VIOLATED)


==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
-3.717238664627075

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.2000000476837158

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
-3.0977

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
resizer max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
-4.784241676330566

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.5

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-9.5685

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 23

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 27

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: system_expander.link_regAddr[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: system_expander.irq_low_masks[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_core (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ system_expander.link_regAddr[4]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.29    0.29 v system_expander.link_regAddr[4]$_DFFE_PP_/Q (sg13g2_dfrbp_1)
   0.08    0.37 v _1276_/X (sg13g2_buf_8)
   0.36    0.73 ^ _1368_/Y (sg13g2_nor4_1)
   0.14    0.87 v _1604_/Y (sg13g2_nand3_1)
   0.10    0.98 v _1605_/X (sg13g2_buf_1)
   0.13    1.10 v fanout195/X (sg13g2_buf_1)
   0.30    1.40 ^ _1707_/Y (sg13g2_nor4_1)
   0.16    1.57 ^ _1708_/X (sg13g2_buf_1)
   0.14    1.70 ^ fanout183/X (sg13g2_buf_1)
   0.07    1.78 v _1713_/Y (sg13g2_nand2_1)
   0.07    1.85 ^ _1714_/Y (sg13g2_a21oi_1)
   0.00    1.85 ^ system_expander.irq_low_masks[1]$_SDFFE_PN0P_/D (sg13g2_dfrbp_1)
           1.85   data arrival time

  20.00   20.00   clock clk_core (rise edge)
   0.00   20.00   clock network delay (ideal)
  -0.15   19.85   clock uncertainty
   0.00   19.85   clock reconvergence pessimism
          19.85 ^ system_expander.irq_low_masks[1]$_SDFFE_PN0P_/CLK (sg13g2_dfrbp_1)
  -0.09   19.76   library setup time
          19.76   data required time
---------------------------------------------------------
          19.76   data required time
          -1.85   data arrival time
---------------------------------------------------------
          17.92   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: system_expander.link_regAddr[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: system_expander.link_regAddr[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_core (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ system_expander.link_regAddr[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.24    0.24 v system_expander.link_regAddr[0]$_DFFE_PP_/Q_N (sg13g2_dfrbp_1)
   0.03    0.27 ^ _1242_/Y (sg13g2_nand2_1)
   0.04    0.31 v _1243_/Y (sg13g2_o21ai_1)
   0.00    0.31 v system_expander.link_regAddr[0]$_DFFE_PP_/D (sg13g2_dfrbp_1)
           0.31   data arrival time

   0.00    0.00   clock clk_core (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.15    0.15   clock uncertainty
   0.00    0.15   clock reconvergence pessimism
           0.15 ^ system_expander.link_regAddr[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
   0.01    0.16   library hold time
           0.16   data required time
---------------------------------------------------------
           0.16   data required time
          -0.31   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
13.1058

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
6.6879

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
51.030078

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-04   8.32e-06   9.50e-08   1.14e-04  59.9%
Combinational          3.72e-05   3.60e-05   1.20e-07   7.33e-05  38.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    6.79e-07   2.25e-06   2.80e-08   2.96e-06   1.6%
----------------------------------------------------------------
Total                  1.43e-04   4.65e-05   2.43e-07   1.90e-04 100.0%
                          75.4%      24.5%       0.1%
