{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669142521906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669142521912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 13:42:01 2022 " "Processing started: Tue Nov 22 13:42:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669142521912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142521912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eicherbe_etch -c eicherbe_etch " "Command: quartus_map --read_settings_files=on --write_settings_files=off eicherbe_etch -c eicherbe_etch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142521912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669142522386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669142522386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_counter_800x525.v 1 1 " "Found 1 design units, including 1 entities, in source file double_counter_800x525.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_counter_800x525 " "Found entity 1: double_counter_800x525" {  } { { "double_counter_800x525.v" "" { Text "M:/ECE287/EtchASketch/Project/double_counter_800x525.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142530010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142530010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "M:/ECE287/EtchASketch/Project/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142530015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142530015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 eicherbe_etch.v(84) " "Verilog HDL Expression warning at eicherbe_etch.v(84): truncated literal to match 2 bits" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1669142530019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eicherbe_etch.v 1 1 " "Found 1 design units, including 1 entities, in source file eicherbe_etch.v" { { "Info" "ISGN_ENTITY_NAME" "1 eicherbe_etch " "Found entity 1: eicherbe_etch" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142530019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142530019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "M:/ECE287/EtchASketch/Project/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142530024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142530024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eicherbe_etch " "Elaborating entity \"eicherbe_etch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669142530093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 eicherbe_etch.v(25) " "Verilog HDL assignment warning at eicherbe_etch.v(25): truncated value with size 32 to match size of target (14)" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669142530094 "|eicherbe_etch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 eicherbe_etch.v(28) " "Verilog HDL assignment warning at eicherbe_etch.v(28): truncated value with size 32 to match size of target (14)" {  } { { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669142530094 "|eicherbe_etch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:disp " "Elaborating entity \"vga\" for hierarchy \"vga:disp\"" {  } { { "eicherbe_etch.v" "disp" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669142530188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_counter_800x525 vga:disp\|double_counter_800x525:counter " "Elaborating entity \"double_counter_800x525\" for hierarchy \"vga:disp\|double_counter_800x525:counter\"" {  } { { "vga.v" "counter" { Text "M:/ECE287/EtchASketch/Project/vga.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669142530193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem1 " "Elaborating entity \"memory\" for hierarchy \"memory:mem1\"" {  } { { "eicherbe_etch.v" "mem1" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669142530203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:mem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:mem1\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "M:/ECE287/EtchASketch/Project/memory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669142530256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:mem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:mem1\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "M:/ECE287/EtchASketch/Project/memory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669142530263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:mem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:mem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669142530263 ""}  } { { "memory.v" "" { Text "M:/ECE287/EtchASketch/Project/memory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669142530263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6pn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6pn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6pn1 " "Found entity 1: altsyncram_6pn1" {  } { { "db/altsyncram_6pn1.tdf" "" { Text "M:/ECE287/EtchASketch/Project/db/altsyncram_6pn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142530315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142530315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6pn1 memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated " "Elaborating entity \"altsyncram_6pn1\" for hierarchy \"memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669142530317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "M:/ECE287/EtchASketch/Project/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142530371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142530371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_6pn1.tdf" "decode2" { Text "M:/ECE287/EtchASketch/Project/db/altsyncram_6pn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669142530371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "M:/ECE287/EtchASketch/Project/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142530412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142530412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|decode_f8a:rden_decode_b " "Elaborating entity \"decode_f8a\" for hierarchy \"memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|decode_f8a:rden_decode_b\"" {  } { { "db/altsyncram_6pn1.tdf" "rden_decode_b" { Text "M:/ECE287/EtchASketch/Project/db/altsyncram_6pn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669142530412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "M:/ECE287/EtchASketch/Project/db/mux_vmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669142530452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142530452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmb memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|mux_vmb:mux3 " "Elaborating entity \"mux_vmb\" for hierarchy \"memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|mux_vmb:mux3\"" {  } { { "db/altsyncram_6pn1.tdf" "mux3" { Text "M:/ECE287/EtchASketch/Project/db/altsyncram_6pn1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669142530452 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem3\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a2 " "Synthesized away node \"memory:mem3\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_6pn1.tdf" "" { Text "M:/ECE287/EtchASketch/Project/db/altsyncram_6pn1.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "M:/ECE287/EtchASketch/Project/memory.v" 89 0 0 } } { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669142530948 "|eicherbe_etch|memory:mem3|altsyncram:altsyncram_component|altsyncram_6pn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem2\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a2 " "Synthesized away node \"memory:mem2\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_6pn1.tdf" "" { Text "M:/ECE287/EtchASketch/Project/db/altsyncram_6pn1.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "M:/ECE287/EtchASketch/Project/memory.v" 89 0 0 } } { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669142530948 "|eicherbe_etch|memory:mem2|altsyncram:altsyncram_component|altsyncram_6pn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a2 " "Synthesized away node \"memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_6pn1.tdf" "" { Text "M:/ECE287/EtchASketch/Project/db/altsyncram_6pn1.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "M:/ECE287/EtchASketch/Project/memory.v" 89 0 0 } } { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669142530948 "|eicherbe_etch|memory:mem1|altsyncram:altsyncram_component|altsyncram_6pn1:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669142530948 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669142530948 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a3 " "Synthesized away node \"memory:mem1\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_6pn1.tdf" "" { Text "M:/ECE287/EtchASketch/Project/db/altsyncram_6pn1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "M:/ECE287/EtchASketch/Project/memory.v" 89 0 0 } } { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669142531081 "|eicherbe_etch|memory:mem1|altsyncram:altsyncram_component|altsyncram_6pn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem2\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a3 " "Synthesized away node \"memory:mem2\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_6pn1.tdf" "" { Text "M:/ECE287/EtchASketch/Project/db/altsyncram_6pn1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "M:/ECE287/EtchASketch/Project/memory.v" 89 0 0 } } { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669142531081 "|eicherbe_etch|memory:mem2|altsyncram:altsyncram_component|altsyncram_6pn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem3\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a3 " "Synthesized away node \"memory:mem3\|altsyncram:altsyncram_component\|altsyncram_6pn1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_6pn1.tdf" "" { Text "M:/ECE287/EtchASketch/Project/db/altsyncram_6pn1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.v" "" { Text "M:/ECE287/EtchASketch/Project/memory.v" 89 0 0 } } { "eicherbe_etch.v" "" { Text "M:/ECE287/EtchASketch/Project/eicherbe_etch.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669142531081 "|eicherbe_etch|memory:mem3|altsyncram:altsyncram_component|altsyncram_6pn1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669142531081 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669142531081 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669142531366 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga.v" "" { Text "M:/ECE287/EtchASketch/Project/vga.v" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669142531387 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669142531387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669142531465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669142532281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669142532281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669142532696 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669142532696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Implemented 182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669142532696 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669142532696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669142532696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669142532851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 13:42:12 2022 " "Processing ended: Tue Nov 22 13:42:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669142532851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669142532851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669142532851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669142532851 ""}
