// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mul_I_O_HH_
#define _mul_I_O_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "karastuba_mul_mulbkb.h"

namespace ap_rtl {

struct mul_I_O : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<2> > u_tmp_bits_read;
    sc_out< sc_lv<3> > u_digits_data_V_address0;
    sc_out< sc_logic > u_digits_data_V_ce0;
    sc_in< sc_lv<64> > u_digits_data_V_q0;
    sc_in< sc_lv<2> > v_tmp_bits_read;
    sc_out< sc_lv<3> > v_digits_data_V_address0;
    sc_out< sc_logic > v_digits_data_V_ce0;
    sc_in< sc_lv<64> > v_digits_data_V_q0;
    sc_out< sc_lv<4> > w_digits_data_V_address0;
    sc_out< sc_logic > w_digits_data_V_ce0;
    sc_out< sc_logic > w_digits_data_V_we0;
    sc_out< sc_lv<64> > w_digits_data_V_d0;
    sc_in< sc_lv<64> > w_digits_data_V_q0;
    sc_out< sc_lv<4> > w_digits_data_V_address1;
    sc_out< sc_logic > w_digits_data_V_ce1;
    sc_out< sc_logic > w_digits_data_V_we1;
    sc_out< sc_lv<64> > w_digits_data_V_d1;
    sc_in< sc_lv<64> > w_digits_data_V_q1;
    sc_out< sc_lv<4> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    mul_I_O(sc_module_name name);
    SC_HAS_PROCESS(mul_I_O);

    ~mul_I_O();

    sc_trace_file* mVcdFile;

    karastuba_mul_mulbkb<1,6,64,64,128>* karastuba_mul_mulbkb_U1;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<64> > p_0176_1_reg_192;
    sc_signal< sc_lv<4> > i_0_reg_204;
    sc_signal< sc_lv<2> > p_0288_0_reg_215;
    sc_signal< sc_lv<4> > i2_0_reg_227;
    sc_signal< sc_lv<5> > j3_0_reg_239;
    sc_signal< sc_lv<2> > p_0356_0_reg_262;
    sc_signal< sc_lv<4> > i6_0_reg_274;
    sc_signal< sc_lv<5> > j7_0_reg_286;
    sc_signal< sc_lv<64> > reg_306;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln110_reg_699;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln132_reg_772;
    sc_signal< sc_lv<1> > icmp_ln132_reg_772_pp1_iter1_reg;
    sc_signal< sc_lv<64> > reg_310;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< bool > ap_block_state26_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state27_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter4;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln146_reg_822;
    sc_signal< sc_lv<1> > icmp_ln146_reg_822_pp2_iter1_reg;
    sc_signal< sc_lv<64> > reg_314;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln110_reg_699_pp0_iter1_reg;
    sc_signal< sc_lv<64> > reg_314_pp1_iter2_reg;
    sc_signal< sc_lv<64> > reg_314_pp2_iter2_reg;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<5> > j_fu_325_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln107_fu_336_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > j_2_fu_342_p2;
    sc_signal< sc_lv<4> > j_2_reg_685;
    sc_signal< sc_lv<3> > v_digits_data_V_addr_reg_690;
    sc_signal< sc_lv<1> > icmp_ln128_fu_353_p2;
    sc_signal< sc_lv<1> > icmp_ln110_fu_358_p2;
    sc_signal< sc_lv<1> > icmp_ln110_reg_699_pp0_iter2_reg;
    sc_signal< sc_lv<4> > add_ln110_fu_364_p2;
    sc_signal< sc_lv<4> > add_ln110_reg_703;
    sc_signal< sc_lv<4> > add_ln113_fu_370_p2;
    sc_signal< sc_lv<4> > add_ln113_reg_708;
    sc_signal< sc_lv<4> > add_ln113_reg_708_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state6_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<128> > grp_fu_389_p2;
    sc_signal< sc_lv<128> > mul_ln700_reg_728;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state7_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<4> > w_digits_data_V_addr_1_reg_733;
    sc_signal< sc_lv<128> > add_ln700_fu_403_p2;
    sc_signal< sc_lv<128> > add_ln700_reg_738;
    sc_signal< sc_lv<64> > trunc_ln700_fu_408_p1;
    sc_signal< sc_lv<64> > trunc_ln700_reg_743;
    sc_signal< sc_lv<64> > add_ln209_1_fu_412_p2;
    sc_signal< sc_lv<64> > add_ln209_1_reg_748;
    sc_signal< sc_lv<1> > icmp_ln883_fu_436_p2;
    sc_signal< sc_lv<1> > icmp_ln883_reg_758;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<4> > w_digits_data_V_addr_3_reg_762;
    sc_signal< sc_lv<64> > add_ln209_2_fu_453_p2;
    sc_signal< sc_lv<64> > add_ln209_2_reg_767;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<1> > icmp_ln132_fu_459_p2;
    sc_signal< sc_lv<1> > icmp_ln132_reg_772_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln132_reg_772_pp1_iter3_reg;
    sc_signal< sc_lv<4> > i_fu_465_p2;
    sc_signal< sc_lv<4> > i_reg_776;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<4> > w_digits_data_V_addr_2_reg_781;
    sc_signal< sc_lv<4> > w_digits_data_V_addr_2_reg_781_pp1_iter1_reg;
    sc_signal< sc_lv<4> > w_digits_data_V_addr_2_reg_781_pp1_iter2_reg;
    sc_signal< sc_lv<4> > w_digits_data_V_addr_2_reg_781_pp1_iter3_reg;
    sc_signal< sc_lv<5> > j_1_fu_476_p2;
    sc_signal< sc_lv<65> > add_ln700_2_fu_495_p2;
    sc_signal< sc_lv<65> > add_ln700_2_reg_797;
    sc_signal< sc_lv<64> > add_ln209_fu_524_p2;
    sc_signal< sc_lv<64> > add_ln209_reg_802;
    sc_signal< sc_lv<2> > trunc_ln858_1_reg_807;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<3> > zext_ln142_fu_540_p1;
    sc_signal< sc_lv<3> > zext_ln142_reg_812;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<1> > icmp_ln142_fu_544_p2;
    sc_signal< sc_lv<1> > icmp_ln146_fu_549_p2;
    sc_signal< sc_lv<1> > icmp_ln146_reg_822_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln146_reg_822_pp2_iter3_reg;
    sc_signal< sc_lv<4> > i_1_fu_555_p2;
    sc_signal< sc_lv<4> > i_1_reg_826;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<4> > w_digits_data_V_addr_4_reg_831;
    sc_signal< sc_lv<4> > w_digits_data_V_addr_4_reg_831_pp2_iter1_reg;
    sc_signal< sc_lv<4> > w_digits_data_V_addr_4_reg_831_pp2_iter2_reg;
    sc_signal< sc_lv<4> > w_digits_data_V_addr_4_reg_831_pp2_iter3_reg;
    sc_signal< sc_lv<5> > j_3_fu_566_p2;
    sc_signal< sc_lv<65> > add_ln700_4_fu_585_p2;
    sc_signal< sc_lv<65> > add_ln700_4_reg_847;
    sc_signal< sc_lv<64> > add_ln209_3_fu_614_p2;
    sc_signal< sc_lv<64> > add_ln209_3_reg_852;
    sc_signal< sc_lv<2> > trunc_ln858_2_reg_857;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_lv<3> > add_ln154_fu_634_p2;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state26;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_lv<5> > j_0_reg_169;
    sc_signal< sc_lv<1> > icmp_ln104_fu_319_p2;
    sc_signal< sc_lv<4> > j1_0_reg_180;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<4> > ap_phi_mux_i_0_phi_fu_208_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_p_0288_0_phi_fu_219_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_i2_0_phi_fu_231_p4;
    sc_signal< sc_lv<2> > w_tmp_bits_0_reg_250;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<2> > ap_phi_mux_p_0356_0_phi_fu_266_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_i6_0_phi_fu_278_p4;
    sc_signal< sc_lv<3> > w_tmp_bits_1_reg_297;
    sc_signal< sc_lv<64> > zext_ln104_fu_331_p1;
    sc_signal< sc_lv<64> > zext_ln115_fu_348_p1;
    sc_signal< sc_lv<64> > zext_ln115_1_fu_376_p1;
    sc_signal< sc_lv<64> > zext_ln115_2_fu_395_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln122_fu_448_p1;
    sc_signal< sc_lv<64> > zext_ln136_fu_471_p1;
    sc_signal< sc_lv<64> > zext_ln135_fu_482_p1;
    sc_signal< sc_lv<64> > zext_ln150_fu_561_p1;
    sc_signal< sc_lv<64> > zext_ln149_fu_572_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > grp_fu_389_p0;
    sc_signal< sc_lv<64> > grp_fu_389_p1;
    sc_signal< sc_lv<128> > zext_ln110_fu_399_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<128> > zext_ln700_2_fu_417_p1;
    sc_signal< sc_lv<128> > k_V_fu_421_p2;
    sc_signal< sc_lv<4> > xor_ln122_fu_442_p2;
    sc_signal< sc_lv<65> > zext_ln136_1_fu_487_p1;
    sc_signal< sc_lv<65> > zext_ln700_3_fu_491_p1;
    sc_signal< sc_lv<66> > zext_ln700_5_fu_509_p1;
    sc_signal< sc_lv<66> > zext_ln132_fu_501_p1;
    sc_signal< sc_lv<64> > zext_ln700_4_fu_505_p1;
    sc_signal< sc_lv<64> > add_ln209_4_fu_518_p2;
    sc_signal< sc_lv<66> > tmp_V_fu_512_p2;
    sc_signal< sc_lv<65> > zext_ln150_1_fu_577_p1;
    sc_signal< sc_lv<65> > zext_ln700_6_fu_581_p1;
    sc_signal< sc_lv<66> > zext_ln700_8_fu_599_p1;
    sc_signal< sc_lv<66> > zext_ln146_fu_591_p1;
    sc_signal< sc_lv<64> > zext_ln700_7_fu_595_p1;
    sc_signal< sc_lv<64> > add_ln209_5_fu_608_p2;
    sc_signal< sc_lv<66> > tmp_V_1_fu_602_p2;
    sc_signal< sc_lv<3> > zext_ln154_fu_630_p1;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<2> > mul_ln156_fu_649_p0;
    sc_signal< sc_lv<2> > mul_ln156_fu_649_p1;
    sc_signal< sc_lv<4> > zext_ln156_fu_639_p1;
    sc_signal< sc_lv<4> > mul_ln156_fu_649_p2;
    sc_signal< sc_lv<4> > add_ln156_fu_655_p2;
    sc_signal< sc_lv<4> > ap_return_preg;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_lv<128> > grp_fu_389_p00;
    sc_signal< sc_lv<128> > grp_fu_389_p10;
    sc_signal< sc_lv<4> > mul_ln156_fu_649_p00;
    sc_signal< sc_lv<4> > mul_ln156_fu_649_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_pp0_stage0;
    static const sc_lv<17> ap_ST_fsm_pp0_stage1;
    static const sc_lv<17> ap_ST_fsm_pp0_stage2;
    static const sc_lv<17> ap_ST_fsm_pp0_stage3;
    static const sc_lv<17> ap_ST_fsm_state15;
    static const sc_lv<17> ap_ST_fsm_state16;
    static const sc_lv<17> ap_ST_fsm_state17;
    static const sc_lv<17> ap_ST_fsm_state18;
    static const sc_lv<17> ap_ST_fsm_pp1_stage0;
    static const sc_lv<17> ap_ST_fsm_state24;
    static const sc_lv<17> ap_ST_fsm_state25;
    static const sc_lv<17> ap_ST_fsm_pp2_stage0;
    static const sc_lv<17> ap_ST_fsm_state31;
    static const sc_lv<17> ap_ST_fsm_state32;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_10;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln110_fu_364_p2();
    void thread_add_ln113_fu_370_p2();
    void thread_add_ln154_fu_634_p2();
    void thread_add_ln156_fu_655_p2();
    void thread_add_ln209_1_fu_412_p2();
    void thread_add_ln209_2_fu_453_p2();
    void thread_add_ln209_3_fu_614_p2();
    void thread_add_ln209_4_fu_518_p2();
    void thread_add_ln209_5_fu_608_p2();
    void thread_add_ln209_fu_524_p2();
    void thread_add_ln700_2_fu_495_p2();
    void thread_add_ln700_4_fu_585_p2();
    void thread_add_ln700_fu_403_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp0_stage2_iter1();
    void thread_ap_block_state11_pp0_stage3_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state21_pp1_stage0_iter2();
    void thread_ap_block_state22_pp1_stage0_iter3();
    void thread_ap_block_state23_pp1_stage0_iter4();
    void thread_ap_block_state26_pp2_stage0_iter0();
    void thread_ap_block_state27_pp2_stage0_iter1();
    void thread_ap_block_state28_pp2_stage0_iter2();
    void thread_ap_block_state29_pp2_stage0_iter3();
    void thread_ap_block_state30_pp2_stage0_iter4();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state6_pp0_stage2_iter0();
    void thread_ap_block_state7_pp0_stage3_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_block_state9_pp0_stage1_iter1();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_condition_pp2_exit_iter0_state26();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_i2_0_phi_fu_231_p4();
    void thread_ap_phi_mux_i6_0_phi_fu_278_p4();
    void thread_ap_phi_mux_i_0_phi_fu_208_p4();
    void thread_ap_phi_mux_p_0288_0_phi_fu_219_p4();
    void thread_ap_phi_mux_p_0356_0_phi_fu_266_p4();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_fu_389_p0();
    void thread_grp_fu_389_p00();
    void thread_grp_fu_389_p1();
    void thread_grp_fu_389_p10();
    void thread_i_1_fu_555_p2();
    void thread_i_fu_465_p2();
    void thread_icmp_ln104_fu_319_p2();
    void thread_icmp_ln107_fu_336_p2();
    void thread_icmp_ln110_fu_358_p2();
    void thread_icmp_ln128_fu_353_p2();
    void thread_icmp_ln132_fu_459_p2();
    void thread_icmp_ln142_fu_544_p2();
    void thread_icmp_ln146_fu_549_p2();
    void thread_icmp_ln883_fu_436_p2();
    void thread_j_1_fu_476_p2();
    void thread_j_2_fu_342_p2();
    void thread_j_3_fu_566_p2();
    void thread_j_fu_325_p2();
    void thread_k_V_fu_421_p2();
    void thread_mul_ln156_fu_649_p0();
    void thread_mul_ln156_fu_649_p00();
    void thread_mul_ln156_fu_649_p1();
    void thread_mul_ln156_fu_649_p10();
    void thread_mul_ln156_fu_649_p2();
    void thread_tmp_V_1_fu_602_p2();
    void thread_tmp_V_fu_512_p2();
    void thread_trunc_ln700_fu_408_p1();
    void thread_u_digits_data_V_address0();
    void thread_u_digits_data_V_ce0();
    void thread_v_digits_data_V_address0();
    void thread_v_digits_data_V_ce0();
    void thread_w_digits_data_V_address0();
    void thread_w_digits_data_V_address1();
    void thread_w_digits_data_V_ce0();
    void thread_w_digits_data_V_ce1();
    void thread_w_digits_data_V_d0();
    void thread_w_digits_data_V_d1();
    void thread_w_digits_data_V_we0();
    void thread_w_digits_data_V_we1();
    void thread_xor_ln122_fu_442_p2();
    void thread_zext_ln104_fu_331_p1();
    void thread_zext_ln110_fu_399_p1();
    void thread_zext_ln115_1_fu_376_p1();
    void thread_zext_ln115_2_fu_395_p1();
    void thread_zext_ln115_fu_348_p1();
    void thread_zext_ln122_fu_448_p1();
    void thread_zext_ln132_fu_501_p1();
    void thread_zext_ln135_fu_482_p1();
    void thread_zext_ln136_1_fu_487_p1();
    void thread_zext_ln136_fu_471_p1();
    void thread_zext_ln142_fu_540_p1();
    void thread_zext_ln146_fu_591_p1();
    void thread_zext_ln149_fu_572_p1();
    void thread_zext_ln150_1_fu_577_p1();
    void thread_zext_ln150_fu_561_p1();
    void thread_zext_ln154_fu_630_p1();
    void thread_zext_ln156_fu_639_p1();
    void thread_zext_ln700_2_fu_417_p1();
    void thread_zext_ln700_3_fu_491_p1();
    void thread_zext_ln700_4_fu_505_p1();
    void thread_zext_ln700_5_fu_509_p1();
    void thread_zext_ln700_6_fu_581_p1();
    void thread_zext_ln700_7_fu_595_p1();
    void thread_zext_ln700_8_fu_599_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
