#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Aug  4 11:41:42 2025
# Process ID: 1396
# Current directory: C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18152 C:\Users\fs09192\Downloads\proj\CNN-on-FPGA\project_2\project_2.xpr
# Log file: C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/vivado.log
# Journal file: C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/aa08453/Desktop/project_2' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/weightMem.v', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/src/weightMem.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/compD.v', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/src/compD.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/ftCounter.v', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/src/ftCounter.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/dense.v', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/src/dense.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/channelMem.v', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/src/channelMem.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol0.mem', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/mem/weightCol0.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol1.mem', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/mem/weightCol1.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol6.mem', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/mem/weightCol6.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol4.mem', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/mem/weightCol4.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol5.mem', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/mem/weightCol5.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol2.mem', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/mem/weightCol2.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol7.mem', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/mem/weightCol7.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol9.mem', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/mem/weightCol9.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol8.mem', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/mem/weightCol8.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol3.mem', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/mem/weightCol3.mem'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/fc1_bias.mem', nor could it be found using path 'C:/Users/aa08453/CNN-on-FPGA/mem/fc1_bias.mem'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/fc1_bias.mem] -no_script -reset -force -quiet
remove_files  C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/fc1_bias.mem
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol0.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol1.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol2.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol3.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol4.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol5.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol6.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol7.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol8.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol9.mem] -no_script -reset -force -quiet
remove_files  {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol0.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol1.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol2.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol3.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol4.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol5.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol6.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol7.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol8.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol9.mem}
add_files -norecurse {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol5.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol6.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/fc1_bias.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol9.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol8.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol7.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol4.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol3.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol0.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol1.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol2.mem}
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/ftCounter.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/channelMem.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/compD.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/dense.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/weightMem.v] -no_script -reset -force -quiet
remove_files  {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/ftCounter.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/channelMem.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/compD.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/dense.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/weightMem.v}
add_files -norecurse {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v}
set_property file_type SystemVerilog [get_files  C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v]
close [ open C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v w ]
add_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v
set_property file_type SystemVerilog [get_files  C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v]
set_property file_type SystemVerilog [get_files  C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v]
set_property file_type SystemVerilog [get_files  C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv2_weight.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv1_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv1_weight.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/image.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv2_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/fc1_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol9.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol8.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol7.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol4.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol3.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/functions.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module patch_addr_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_data_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module patch_data_latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_kernels
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_counters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counters_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_layer1_mem
INFO: [VRFC 10-2458] undeclared symbol load1, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1_mem.v:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_control_tb
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer_control.v:23]
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'monitor' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer_control.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module result_registerFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_control_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_layer1
INFO: [VRFC 10-2458] undeclared symbol load1, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:32]
INFO: [VRFC 10-2458] undeclared symbol mem_addr1, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:33]
INFO: [VRFC 10-2458] undeclared symbol mem_addr2, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:34]
INFO: [VRFC 10-2458] undeclared symbol mem_data1, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:35]
INFO: [VRFC 10-2458] undeclared symbol mem_data2, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:36]
INFO: [VRFC 10-2458] undeclared symbol store1, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:55]
INFO: [VRFC 10-2458] undeclared symbol address1, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:56]
INFO: [VRFC 10-2458] undeclared symbol result1, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:57]
INFO: [VRFC 10-2458] undeclared symbol bias1, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:58]
INFO: [VRFC 10-2458] undeclared symbol pool1, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:59]
INFO: [VRFC 10-2458] undeclared symbol pool1_done, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:61]
INFO: [VRFC 10-2458] undeclared symbol cout1_done, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:62]
INFO: [VRFC 10-2458] undeclared symbol out_c1, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_layer1.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_load_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_load_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_image_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_image_mem
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_image_ram.v:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_tb
INFO: [VRFC 10-2458] undeclared symbol load, assumed default net type wire [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_conv.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_mult_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_mux_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_products_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module products_reg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_load_bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_bias_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/pool_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1237.434 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 71b8265eb37641a98b35c6c6c3b84f9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 71b8265eb37641a98b35c6c6c3b84f9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'addr1' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:69]
WARNING: [VRFC 10-3823] variable 'done' might have multiple concurrent drivers [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:65]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v" Line 1. Module ftCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v" Line 1. Module weightMem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol0.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol1.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol2.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol3.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol4.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol5.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol6.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol7.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol8.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol9.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v" Line 1. Module ftCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v" Line 1. Module weightMem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol0.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol1.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol2.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol3.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol4.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol5.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol6.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol7.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol8.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol9.mem") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.image_mem
Compiling module xil_defaultlib.layer_control
Compiling module xil_defaultlib.channel_counter
Compiling module xil_defaultlib.load_kernels(VAL=71)
Compiling module xil_defaultlib.load_bias_default
Compiling module xil_defaultlib.conv_control
Compiling module xil_defaultlib.counters
Compiling module xil_defaultlib.patch_addr_gen
Compiling module xil_defaultlib.patch_data_latch
Compiling module xil_defaultlib.comp
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.layer_default
Compiling module xil_defaultlib.pool_control
Compiling module xil_defaultlib.counters(STEP=2)
Compiling module xil_defaultlib.pool_data
Compiling module xil_defaultlib.pool
Compiling module xil_defaultlib.mem(STORE_ADDR_LEN=9)
Compiling module xil_defaultlib.layer_mem(STORE_ADDR_LEN=9)
Compiling module xil_defaultlib.layer_control(IC=7)
Compiling module xil_defaultlib.channel_counter(CHANNELS=15)
Compiling module xil_defaultlib.load_kernels(IC=7)
Compiling module xil_defaultlib.load_bias(OC=15)
Compiling module xil_defaultlib.conv_control(IC=7)
Compiling module xil_defaultlib.patch_addr_gen(IC=7)
Compiling module xil_defaultlib.comp(W=14,ADDR_LEN=7)
Compiling module xil_defaultlib.conv(H=14,W=14,IC=7,STORE_ADDR_L...
Compiling module xil_defaultlib.adder_tree
Compiling module xil_defaultlib.layer(H=14,W=14,OC=15,IC=7,STORE...
Compiling module xil_defaultlib.pool_data(W=14,ADDR_LEN=7)
Compiling module xil_defaultlib.pool(LOAD_ADDR_LEN=7,W=14)
Compiling module xil_defaultlib.mem(DEPTH=195,LOAD_ADDR_LEN=7,W=...
Compiling module xil_defaultlib.layer_mem(CHANNEL_SIZE=195,LOAD_...
Compiling module xil_defaultlib.ftCounter
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.weightMem
Compiling module xil_defaultlib.compD
Compiling module xil_defaultlib.dense
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/tb_top_behav.wcfg} -view {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/conv_tb_behav.wcfg} -view {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/pool_tb_behav.wcfg} -view {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/tb_top_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/tb_top_behav.wcfg
WARNING: Simulation object /tb_layer1_mem/clk was not found in the design.
WARNING: Simulation object /tb_layer1_mem/rst was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_inst/layer_control_inst/state was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/pool was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/pool_done was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /i was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /j was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /counters_inst/i was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /counters_inst/j was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /pool_control_inst/pool_count was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/done was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /pool_load was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /max_done was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /addr1 was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /addr2 was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /data1 was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /data2 was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /pool_data_inst/pixel was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/max was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /pool_store was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].pool_inst /new_addr was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/mem_dout1 was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/mem_dout2 was not found in the design.
WARNING: Simulation object /tb_layer1_mem/layer1_mem_inst/\brams[0].mem_inst /mem was not found in the design.
open_wave_config C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/conv_tb_behav.wcfg
WARNING: Simulation object /conv_tb/clk was not found in the design.
WARNING: Simulation object /conv_tb/rst was not found in the design.
WARNING: Simulation object /conv_tb/conv was not found in the design.
WARNING: Simulation object /conv_tb/dut/i was not found in the design.
WARNING: Simulation object /conv_tb/dut/j was not found in the design.
WARNING: Simulation object /conv_tb/dut/control_inst/state was not found in the design.
WARNING: Simulation object /conv_tb/dut/control_inst/addr_gen was not found in the design.
WARNING: Simulation object /conv_tb/load was not found in the design.
WARNING: Simulation object /conv_tb/dut/patch_data_inst/load_full_patch was not found in the design.
WARNING: Simulation object /conv_tb/dut/control_inst/load_done was not found in the design.
WARNING: Simulation object /conv_tb/dut/control_inst/add was not found in the design.
WARNING: Simulation object /conv_tb/store was not found in the design.
WARNING: Simulation object /conv_tb/dut/control_inst/counter_enable was not found in the design.
WARNING: Simulation object /conv_tb/data1 was not found in the design.
WARNING: Simulation object /conv_tb/data2 was not found in the design.
WARNING: Simulation object /conv_tb/dut/data1 was not found in the design.
WARNING: Simulation object /conv_tb/dut/data2 was not found in the design.
WARNING: Simulation object /conv_tb/mem_inst/data_out1 was not found in the design.
WARNING: Simulation object /conv_tb/mem_inst/data_out2 was not found in the design.
WARNING: Simulation object /conv_tb/dut/addr1 was not found in the design.
WARNING: Simulation object /conv_tb/dut/addr2 was not found in the design.
WARNING: Simulation object /conv_tb/mem_inst/addr1 was not found in the design.
WARNING: Simulation object /conv_tb/mem_inst/addr2 was not found in the design.
WARNING: Simulation object /conv_tb/dut/addr1 was not found in the design.
WARNING: Simulation object /conv_tb/dut/addr2 was not found in the design.
WARNING: Simulation object /conv_tb/kernel was not found in the design.
WARNING: Simulation object /conv_tb/dut/patch_addr_inst/pixel_addr was not found in the design.
WARNING: Simulation object /conv_tb/dut/comp_inst/image_data was not found in the design.
WARNING: Simulation object /conv_tb/dut/comp_inst/q was not found in the design.
WARNING: Simulation object /conv_tb/dut/comp_inst/p was not found in the design.
WARNING: Simulation object /conv_tb/dut/comp_inst/sum0 was not found in the design.
WARNING: Simulation object /conv_tb/dut/comp_inst/sum1 was not found in the design.
WARNING: Simulation object /conv_tb/dut/comp_inst/sum2 was not found in the design.
WARNING: Simulation object /conv_tb/dut/comp_inst/final_sum was not found in the design.
WARNING: Simulation object /conv_tb/address was not found in the design.
WARNING: Simulation object /conv_tb/result was not found in the design.
open_wave_config C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/pool_tb_behav.wcfg
WARNING: Simulation object /pool_tb/clk was not found in the design.
WARNING: Simulation object /pool_tb/rst was not found in the design.
WARNING: Simulation object /pool_tb/pool was not found in the design.
WARNING: Simulation object /pool_tb/dut/pool_control_inst/state was not found in the design.
WARNING: Simulation object /pool_tb/dut/counters_inst/i was not found in the design.
WARNING: Simulation object /pool_tb/dut/counters_inst/j was not found in the design.
WARNING: Simulation object /pool_tb/new_addr was not found in the design.
WARNING: Simulation object /pool_tb/pool_load was not found in the design.
WARNING: Simulation object /pool_tb/dut/pool_control_inst/max_done was not found in the design.
WARNING: Simulation object /pool_tb/pool_store was not found in the design.
WARNING: Simulation object /pool_tb/dut/pool_control_inst/pool_count was not found in the design.
WARNING: Simulation object /pool_tb/channel_done was not found in the design.
WARNING: Simulation object /pool_tb/dut/pool_data_inst/addr was not found in the design.
WARNING: Simulation object /pool_tb/dut/pool_data_inst/pixel was not found in the design.
WARNING: Simulation object /pool_tb/dut/pool_data_inst/state was not found in the design.
WARNING: Simulation object /pool_tb/addr1 was not found in the design.
WARNING: Simulation object /pool_tb/addr2 was not found in the design.
WARNING: Simulation object /pool_tb/data1 was not found in the design.
WARNING: Simulation object /pool_tb/data2 was not found in the design.
WARNING: Simulation object /pool_tb/dut/pool_data_inst/max1 was not found in the design.
WARNING: Simulation object /pool_tb/dut/pool_data_inst/max2 was not found in the design.
WARNING: Simulation object /pool_tb/max was not found in the design.
WARNING: Simulation object /pool_tb/mem was not found in the design.
open_wave_config C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/tb_top_behav1.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
----- Starting Top Module Testbench -----
Layer 1 computation done at time 891785000
Pooling complete layer1 at time 1028715000
Layer 2 computation done at time 1513045000
Pooling complete layer2 at time 1549665000
WARNING: file C:/Users/aa08453/verification/pool_2/pool0.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool1.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool2.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool3.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool4.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool5.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool6.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool7.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool8.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool9.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poola.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolb.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolc.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poold.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poole.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolf.mem could not be opened
Dense layer computation complete at time 1554175000
$finish called at time : 1554175 ns : File "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v" Line 104
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1237.434 ; gain = 0.000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1237.434 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv2_weight.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv1_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv1_weight.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/image.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv2_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/fc1_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol9.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol8.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol7.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol4.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol3.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 71b8265eb37641a98b35c6c6c3b84f9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 71b8265eb37641a98b35c6c6c3b84f9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'addr1' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:69]
WARNING: [VRFC 10-3823] variable 'done' might have multiple concurrent drivers [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:65]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
----- Starting Top Module Testbench -----
Layer 1 computation done at time 891785000
Pooling complete layer1 at time 1028715000
Layer 2 computation done at time 1513045000
Pooling complete layer2 at time 1549665000
WARNING: file C:/Users/aa08453/verification/pool_2/pool0.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool1.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool2.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool3.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool4.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool5.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool6.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool7.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool8.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool9.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poola.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolb.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolc.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poold.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poole.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolf.mem could not be opened
Dense layer computation complete at time 1554175000
$finish called at time : 1554175 ns : File "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v" Line 104
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv2_weight.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv1_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv1_weight.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/image.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv2_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/fc1_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol9.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol8.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol7.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol4.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol3.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 71b8265eb37641a98b35c6c6c3b84f9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 71b8265eb37641a98b35c6c6c3b84f9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'addr1' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:69]
WARNING: [VRFC 10-3823] variable 'done' might have multiple concurrent drivers [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:65]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
----- Starting Top Module Testbench -----
Layer 1 computation done at time 891785000
Pooling complete layer1 at time 1028715000
Layer 2 computation done at time 1513045000
Pooling complete layer2 at time 1549665000
WARNING: file C:/Users/aa08453/verification/pool_2/pool0.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool1.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool2.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool3.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool4.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool5.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool6.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool7.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool8.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool9.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poola.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolb.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolc.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poold.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poole.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolf.mem could not be opened
Dense layer computation complete at time 1554175000
$finish called at time : 1554175 ns : File "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v" Line 104
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv2_weight.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv1_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv1_weight.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/image.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv2_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/fc1_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol9.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol8.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol7.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol4.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol3.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module patch_addr_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_data_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module patch_data_latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_kernels
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 71b8265eb37641a98b35c6c6c3b84f9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 71b8265eb37641a98b35c6c6c3b84f9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'addr1' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:69]
WARNING: [VRFC 10-3823] variable 'done' might have multiple concurrent drivers [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:65]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v" Line 1. Module ftCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v" Line 1. Module weightMem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol0.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol1.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol2.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol3.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol4.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol5.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol6.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol7.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol8.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol9.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v" Line 1. Module ftCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v" Line 1. Module weightMem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol0.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol1.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol2.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol3.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol4.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol5.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol6.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol7.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol8.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v" Line 1. Module memory(DEPTH=783,LOAD_ADDR_LEN=9,FILE="weightCol9.mem") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.image_mem
Compiling module xil_defaultlib.layer_control
Compiling module xil_defaultlib.channel_counter
Compiling module xil_defaultlib.load_kernels(VAL=71)
Compiling module xil_defaultlib.load_bias_default
Compiling module xil_defaultlib.conv_control
Compiling module xil_defaultlib.counters
Compiling module xil_defaultlib.patch_addr_gen
Compiling module xil_defaultlib.patch_data_latch
Compiling module xil_defaultlib.comp
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.layer_default
Compiling module xil_defaultlib.pool_control
Compiling module xil_defaultlib.counters(STEP=2)
Compiling module xil_defaultlib.pool_data
Compiling module xil_defaultlib.pool
Compiling module xil_defaultlib.mem(STORE_ADDR_LEN=9)
Compiling module xil_defaultlib.layer_mem(STORE_ADDR_LEN=9)
Compiling module xil_defaultlib.layer_control(IC=7)
Compiling module xil_defaultlib.channel_counter(CHANNELS=15)
Compiling module xil_defaultlib.load_kernels(IC=7)
Compiling module xil_defaultlib.load_bias(OC=15)
Compiling module xil_defaultlib.conv_control(IC=7)
Compiling module xil_defaultlib.patch_addr_gen(IC=7)
Compiling module xil_defaultlib.comp(W=14,ADDR_LEN=7)
Compiling module xil_defaultlib.conv(H=14,W=14,IC=7,STORE_ADDR_L...
Compiling module xil_defaultlib.adder_tree
Compiling module xil_defaultlib.layer(H=14,W=14,OC=15,IC=7,STORE...
Compiling module xil_defaultlib.pool_data(W=14,ADDR_LEN=7)
Compiling module xil_defaultlib.pool(LOAD_ADDR_LEN=7,W=14)
Compiling module xil_defaultlib.mem(DEPTH=195,LOAD_ADDR_LEN=7,W=...
Compiling module xil_defaultlib.layer_mem(CHANNEL_SIZE=195,LOAD_...
Compiling module xil_defaultlib.ftCounter
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.memory(DEPTH=783,LOAD_ADDR_LEN=9...
Compiling module xil_defaultlib.weightMem
Compiling module xil_defaultlib.compD
Compiling module xil_defaultlib.dense
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.434 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
----- Starting Top Module Testbench -----
Layer 1 computation done at time 891785000
Pooling complete layer1 at time 1028715000
Layer 2 computation done at time 1513045000
Pooling complete layer2 at time 1549665000
WARNING: file C:/Users/aa08453/verification/pool_2/pool0.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool1.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool2.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool3.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool4.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool5.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool6.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool7.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool8.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool9.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poola.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolb.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolc.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poold.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poole.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolf.mem could not be opened
Dense layer computation complete at time 1554175000
$finish called at time : 1554175 ns : File "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v" Line 104
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv2_weight.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv1_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv1_weight.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/image.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/conv2_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol5.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol6.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/fc1_bias.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol9.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol8.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol7.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol4.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol3.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol0.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol1.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim/weightCol2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 71b8265eb37641a98b35c6c6c3b84f9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 71b8265eb37641a98b35c6c6c3b84f9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'addr1' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:69]
WARNING: [VRFC 10-3823] variable 'done' might have multiple concurrent drivers [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:65]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
----- Starting Top Module Testbench -----
Layer 1 computation done at time 891785000
Pooling complete layer1 at time 1028715000
Layer 2 computation done at time 1513045000
Pooling complete layer2 at time 1549665000
WARNING: file C:/Users/aa08453/verification/pool_2/pool0.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool1.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool2.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool3.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool4.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool5.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool6.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool7.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool8.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/pool9.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poola.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolb.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolc.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poold.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poole.mem could not be opened
WARNING: file C:/Users/aa08453/verification/pool_2/poolf.mem could not be opened
Dense layer computation complete at time 1554175000
$finish called at time : 1554175 ns : File "C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sim_1/new/tb_top.v" Line 104
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.434 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1237.434 ; gain = 0.000
save_wave_config {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/tb_top_behav1.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 10
[Mon Aug  4 12:33:53 2025] Launched synth_1...
Run output will be captured here: C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.runs/synth_1/runme.log
