<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv</a>
time_elapsed: 0.092s
ram usage: 11652 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;randsequence&#39;
 randsequence( bin_op )
 ^~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv:5</a>: syntax error, unexpected void
  void bin_op : value operator value  
  ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv:8</a>: syntax error, unexpected IDENTIFIER, expecting &#34;&#39;{&#34;
  bit [7:0] value : { return $urandom; } ;
            ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv:8</a>: Unsupported or unknown PLI call: $urandom
  bit [7:0] value : { return $urandom; } ;
                             ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p550.sv:13</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
 endsequence
 ^~~~~~~~~~~
%Error: Exiting due to 5 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>