FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * arch/xtensa/platform/xtavnet/include/platform/hardware.h
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 2006 Tensilica Inc.
 */

/*
 * This file contains the hardware configuration of the XTAVNET boards.
 */

#include <asm/types.h>

#ifndef __XTENSA_XTAVNET_HARDWARE_H
#define __XTENSA_XTAVNET_HARDWARE_H

/* Default assignment of LX60 devices to external interrupts. */

#ifdef CONFIG_XTENSA_MX
#define DUART16552_INTNUM	XCHAL_EXTINT3_NUM
/* bench 19701.0.0 024da0fd9f60 */
/* bench 19701.0.1 4c8b715868cb */
/* bench 19701.0.2 7bfda894d79d */
/* bench 19701.0.3 0fe71e4b8474 */
/* bench 19701.0.4 d6bdcdd00cff */
/* bench 19701.0.5 1cb80d32a9ce */
/* bench 19701.0.6 2a3524b885af */
#define C67X00_IRQ		XCHAL_EXTINT8_NUM
#else
#define DUART16552_INTNUM	XCHAL_EXTINT0_NUM
#define OETH_IRQ		XCHAL_EXTINT1_NUM
#define C67X00_IRQ		XCHAL_EXTINT5_NUM
/* bench 9887.0.0 03ed412acb3a */
/* bench 9887.0.1 2445b0e8d796 */
/* bench 9887.0.2 dacbf6780c18 */
/* bench 9887.0.3 81d7ff01a85c */
/* bench 9887.0.4 7995f135df9a */
/* bench 9887.0.5 b6f377f4f066 */
/* bench 9887.0.6 50d5f8dfdb6d */
/* bench 9887.0.7 d11567fb1df3 */
/* bench 9887.0.8 b767d9a4c1e0 */
/* bench 9887.0.9 4dc57bc117a2 */
/* bench 9887.0.10 456fdb32dd16 */
/* bench 9887.0.11 e27aab1053e4 */
/* bench 9887.0.12 ebd02957d7d4 */
/* bench 9887.0.13 812185e9f070 */
 *  Device addresses and parameters.
 */

/* UART */
#define DUART16552_PADDR	(XCHAL_KIO_PADDR + 0x0D050020)

/* Misc. */
#define XTFPGA_FPGAREGS_VADDR	IOADDR(0x0D020000)
/* bench 9417.0.0 32aa9d3f885e */
/* bench 14756.3.0 214f657a4a83 */
/* bench 14756.3.1 5a93f659a763 */
/* bench 14756.3.2 e772b37596b2 */
/* bench 14756.3.3 7adb39d344e5 */
/* bench 14756.3.4 b6da1b5cb041 */
/* bench 14756.3.5 d203887310eb */
/* bench 14756.3.6 1df7565fae25 */
/* bench 14756.3.7 8b5aafc36cf5 */
/* bench 9417.0.1 0e4e2d08344d */
/* bench 9417.0.2 bcbf4336d575 */
/* bench 9417.0.3 263a080b778a */
/* bench 9417.0.4 622e356eff19 */
/* bench 9417.0.5 ced9e36b899a */
/* bench 9417.0.6 04c17f5cfe37 */
/* bench 9417.0.7 d14930ec2774 */
/* bench 9417.0.8 4b0c23e202ec */
/* bench 9417.0.9 b4e4c55ebc80 */
/* Setting of 8 DIP switches:  */
#define DIP_SWITCHES_VADDR	(XTFPGA_FPGAREGS_VADDR + 0x0C)
/* Software reset (write 0xdead):  */
#define XTFPGA_SWRST_VADDR	(XTFPGA_FPGAREGS_VADDR + 0x10)

/*  OpenCores Ethernet controller:  */
				/* regs + RX/TX descriptors */
/* bench 15929.3.0 b8a2a4663b49 */
/* bench 15929.3.1 1321a1167265 */
/* bench 15929.3.2 d7b01c695003 */
/* bench 15929.3.3 225488a42d68 */

				/* 5*rx buffs + 5*tx buffs */
#define OETH_SRAMBUFF_SIZE	(5 * 0x600 + 5 * 0x600)

#define C67X00_PADDR		(XCHAL_KIO_PADDR + 0x0D0D0000)
#define C67X00_SIZE		0x10

#endif /* __XTENSA_XTAVNET_HARDWARE_H */
