// Seed: 531219413
module module_0 (
    output wand id_0
);
  wire id_3;
endmodule
program module_1 (
    output tri0 id_0,
    input wand id_1,
    output uwire id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wand id_5,
    input wand id_6,
    input wire id_7,
    output uwire id_8,
    input uwire id_9,
    input supply0 id_10,
    input wire id_11,
    output tri0 id_12,
    input wand id_13,
    output wand id_14,
    output wor id_15,
    input tri0 id_16,
    input wire id_17,
    input supply0 id_18,
    output logic id_19
);
  always @(negedge 1)
    if (id_17) begin
      begin
        id_19 <= id_11 || 1'd0;
      end
    end else begin
      disable id_21#(.id_22(1));
    end
  module_0(
      id_2
  );
  tri1 id_23 = id_6, id_24, id_25, id_26;
  uwire id_27 = 1'b0;
endprogram
