INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task1_1/new_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task1_1/task1_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
