{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497815267183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497815267183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 16:47:47 2017 " "Processing started: Sun Jun 18 16:47:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497815267183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497815267183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste2 -c teste2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste2 -c teste2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497815267183 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1497815267653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "teste2.v(25) " "Verilog HDL warning at teste2.v(25): extended using \"x\" or \"z\"" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1497815281753 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "teste2.v(26) " "Verilog HDL warning at teste2.v(26): extended using \"x\" or \"z\"" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1497815281753 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "teste2.v(28) " "Verilog HDL warning at teste2.v(28): extended using \"x\" or \"z\"" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1497815281753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste2.v 1 1 " "Found 1 design units, including 1 entities, in source file teste2.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste2 " "Found entity 1: teste2" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497815281753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497815281753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste2 " "Elaborating entity \"teste2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1497815281893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 teste2.v(59) " "Verilog HDL or VHDL warning at teste2.v(59): object \"r0\" assigned a value but never read" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1497815281993 "|teste2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teste2.v(80) " "Verilog HDL assignment warning at teste2.v(80): truncated value with size 32 to match size of target (10)" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497815282013 "|teste2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teste2.v(92) " "Verilog HDL assignment warning at teste2.v(92): truncated value with size 32 to match size of target (10)" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497815282023 "|teste2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teste2.v(104) " "Verilog HDL assignment warning at teste2.v(104): truncated value with size 32 to match size of target (10)" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497815282023 "|teste2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teste2.v(148) " "Verilog HDL assignment warning at teste2.v(148): truncated value with size 32 to match size of target (10)" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497815282023 "|teste2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teste2.v(187) " "Verilog HDL assignment warning at teste2.v(187): truncated value with size 32 to match size of target (10)" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497815282023 "|teste2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teste2.v(202) " "Verilog HDL assignment warning at teste2.v(202): truncated value with size 32 to match size of target (10)" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497815282023 "|teste2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teste2.v(206) " "Verilog HDL assignment warning at teste2.v(206): truncated value with size 32 to match size of target (10)" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497815282033 "|teste2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teste2.v(214) " "Verilog HDL assignment warning at teste2.v(214): truncated value with size 32 to match size of target (10)" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497815282033 "|teste2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teste2.v(224) " "Verilog HDL assignment warning at teste2.v(224): truncated value with size 32 to match size of target (10)" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497815282033 "|teste2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teste2.v(234) " "Verilog HDL assignment warning at teste2.v(234): truncated value with size 32 to match size of target (10)" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497815282033 "|teste2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 teste2.v(253) " "Verilog HDL assignment warning at teste2.v(253): truncated value with size 32 to match size of target (10)" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497815282033 "|teste2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_frame VCC " "Pin \"data_frame\" is stuck at VCC" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497815284243 "|teste2|data_frame"} { "Warning" "WMLS_MLS_STUCK_PIN" "getframe VCC " "Pin \"getframe\" is stuck at VCC" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497815284243 "|teste2|getframe"} { "Warning" "WMLS_MLS_STUCK_PIN" "ext_frame VCC " "Pin \"ext_frame\" is stuck at VCC" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497815284243 "|teste2|ext_frame"} { "Warning" "WMLS_MLS_STUCK_PIN" "std_frame VCC " "Pin \"std_frame\" is stuck at VCC" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497815284243 "|teste2|std_frame"} { "Warning" "WMLS_MLS_STUCK_PIN" "remote_frame VCC " "Pin \"remote_frame\" is stuck at VCC" {  } { { "teste2.v" "" { Text "//Mac/Home/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/teste2.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1497815284243 "|teste2|remote_frame"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1497815284243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1497815284434 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1497815284923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/output_files/teste2.map.smsg " "Generated suppressed messages file /Documents/Davison/Redes Automotivas/CANDecoder/CANDecoder/output_files/teste2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1497815284993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1497815285213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497815285213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "475 " "Implemented 475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1497815285377 ""} { "Info" "ICUT_CUT_TM_OPINS" "141 " "Implemented 141 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1497815285377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "332 " "Implemented 332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1497815285377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1497815285377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497815285413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 16:48:05 2017 " "Processing ended: Sun Jun 18 16:48:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497815285413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497815285413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497815285413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497815285413 ""}
